// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vga_protocol_top")
  (DATE "04/20/2023 18:09:01")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE v_sync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1683:1683:1683) (1655:1655:1655))
        (IOPATH i o (2846:2846:2846) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE h_sync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3778:3778:3778) (3844:3844:3844))
        (IOPATH i o (2796:2796:2796) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1820:1820:1820) (1937:1937:1937))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4710:4710:4710) (4714:4714:4714))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3444:3444:3444) (3557:3557:3557))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2165:2165:2165) (2281:2281:2281))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2658:2658:2658) (2747:2747:2747))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2151:2151:2151) (2278:2278:2278))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5913:5913:5913) (5998:5998:5998))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4916:4916:4916) (4818:4818:4818))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE disp_vld\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2155:2155:2155) (2185:2185:2185))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5319:5319:5319) (5296:5296:5296))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2289:2289:2289) (2293:2293:2293))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4453:4453:4453) (4412:4412:4412))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2687:2687:2687) (2755:2755:2755))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4112:4112:4112) (4109:4109:4109))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5246:5246:5246) (5199:5199:5199))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4174:4174:4174) (4168:4168:4168))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2779:2779:2779) (2898:2898:2898))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2323:2323:2323) (2321:2321:2321))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3827:3827:3827) (3829:3829:3829))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4148:4148:4148) (4270:4270:4270))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3165:3165:3165) (3291:3291:3291))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2468:2468:2468) (2520:2520:2520))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3311:3311:3311) (3330:3330:3330))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4856:4856:4856) (5014:5014:5014))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2875:2875:2875) (2872:2872:2872))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4372:4372:4372) (4166:4166:4166))
        (IOPATH i o (2846:2846:2846) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_counter25M\|clk_25M\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1055:1055:1055))
        (IOPATH dataa combout (429:429:429) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_counter25M\|clk_25M\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (878:878:878))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_counter25M\|clk_25M)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1289:1289:1289))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2182:2182:2182) (2167:2167:2167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_counter25M\|clk_25M\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (860:860:860) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (448:448:448))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (435:435:435))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (426:426:426) (431:431:431))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (427:427:427))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (427:427:427))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (564:564:564))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (336:336:336))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (862:862:862))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (335:335:335))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (558:558:558))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (569:569:569))
        (PORT datab (535:535:535) (585:585:585))
        (PORT datac (500:500:500) (550:550:550))
        (PORT datad (717:717:717) (747:747:747))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (598:598:598))
        (PORT datab (425:425:425) (441:441:441))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (551:551:551))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (338:338:338))
        (PORT datab (461:461:461) (470:470:470))
        (PORT datac (1085:1085:1085) (1081:1081:1081))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2172:2172:2172))
        (PORT ena (1834:1834:1834) (1796:1796:1796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (547:547:547))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (341:341:341))
        (PORT datab (1119:1119:1119) (1115:1115:1115))
        (PORT datac (374:374:374) (390:390:390))
        (PORT datad (253:253:253) (290:290:290))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2172:2172:2172))
        (PORT ena (1834:1834:1834) (1796:1796:1796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (407:407:407))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (469:469:469))
        (PORT datab (454:454:454) (458:458:458))
        (PORT datac (1072:1072:1072) (1060:1060:1060))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (805:805:805))
        (PORT datab (359:359:359) (456:456:456))
        (PORT datac (698:698:698) (738:738:738))
        (PORT datad (319:319:319) (398:398:398))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (590:590:590))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (343:343:343))
        (PORT datab (1121:1121:1121) (1117:1117:1117))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (254:254:254) (291:291:291))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2172:2172:2172))
        (PORT ena (1834:1834:1834) (1796:1796:1796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (478:478:478) (527:527:527))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2171:2171:2171))
        (PORT ena (1823:1823:1823) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (473:473:473))
        (PORT datab (544:544:544) (590:590:590))
        (PORT datac (497:497:497) (554:554:554))
        (PORT datad (449:449:449) (500:500:500))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (334:334:334))
        (PORT datab (356:356:356) (453:453:453))
        (PORT datac (697:697:697) (737:737:737))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (526:526:526))
        (PORT datad (487:487:487) (539:539:539))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (593:593:593))
        (PORT datab (424:424:424) (440:440:440))
        (PORT datac (477:477:477) (525:525:525))
        (PORT datad (497:497:497) (544:544:544))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (814:814:814))
        (PORT datab (553:553:553) (600:600:600))
        (PORT datac (513:513:513) (565:565:565))
        (PORT datad (486:486:486) (541:541:541))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (560:560:560))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (489:489:489) (544:544:544))
        (PORT datad (487:487:487) (540:540:540))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (557:557:557))
        (PORT datac (289:289:289) (377:377:377))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (618:618:618) (605:605:605))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (449:449:449))
        (PORT datab (339:339:339) (426:426:426))
        (PORT datac (476:476:476) (525:525:525))
        (PORT datad (319:319:319) (398:398:398))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (414:414:414))
        (PORT datac (291:291:291) (380:380:380))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (447:447:447))
        (PORT datab (340:340:340) (427:427:427))
        (PORT datac (229:229:229) (260:260:260))
        (PORT datad (313:313:313) (391:391:391))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (594:594:594))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (563:563:563))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (580:580:580))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (552:552:552))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (601:601:601))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (606:606:606))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (582:582:582))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (592:592:592))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (467:467:467) (525:525:525))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (533:533:533))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (801:801:801))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (843:843:843))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (806:806:806))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (827:827:827))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (848:848:848))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (827:827:827))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (822:822:822))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (754:754:754))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (803:803:803))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (561:561:561))
        (PORT datab (355:355:355) (451:451:451))
        (PORT datac (490:490:490) (543:543:543))
        (PORT datad (482:482:482) (535:535:535))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (774:774:774))
        (PORT datab (529:529:529) (581:581:581))
        (PORT datac (475:475:475) (535:535:535))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (805:805:805))
        (PORT datab (358:358:358) (455:455:455))
        (PORT datac (497:497:497) (554:554:554))
        (PORT datad (320:320:320) (398:398:398))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (305:305:305) (389:389:389))
        (PORT datad (289:289:289) (367:367:367))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (411:411:411) (420:420:420))
        (PORT datad (410:410:410) (420:420:420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (747:747:747))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (839:839:839))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (770:770:770))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2159:2159:2159))
        (PORT sclr (1209:1209:1209) (1236:1236:1236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (780:780:780))
        (PORT datab (831:831:831) (873:873:873))
        (PORT datac (787:787:787) (827:827:827))
        (PORT datad (775:775:775) (820:820:820))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (741:741:741))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (974:974:974) (1004:1004:1004))
        (PORT datad (792:792:792) (845:845:845))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (616:616:616))
        (PORT datad (481:481:481) (530:530:530))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT sclr (1278:1278:1278) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (545:545:545))
        (PORT datab (508:508:508) (568:568:568))
        (PORT datac (454:454:454) (506:506:506))
        (PORT datad (474:474:474) (524:524:524))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (575:575:575))
        (PORT datab (515:515:515) (584:584:584))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (451:451:451))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (361:361:361) (369:369:369))
        (PORT datad (657:657:657) (653:653:653))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (441:441:441))
        (PORT datac (327:327:327) (424:424:424))
        (PORT datad (307:307:307) (398:398:398))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (486:486:486))
        (PORT datab (581:581:581) (647:647:647))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (534:534:534))
        (PORT datad (475:475:475) (525:525:525))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (869:869:869))
        (PORT datab (1060:1060:1060) (1078:1078:1078))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (869:869:869))
        (PORT datab (726:726:726) (781:781:781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (880:880:880))
        (PORT datab (813:813:813) (848:848:848))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (815:815:815))
        (PORT datab (695:695:695) (686:686:686))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1148:1148:1148))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (567:567:567))
        (PORT datab (450:450:450) (456:456:456))
        (PORT datad (313:313:313) (369:369:369))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (567:567:567))
        (PORT datab (346:346:346) (414:414:414))
        (PORT datad (376:376:376) (384:384:384))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (566:566:566))
        (PORT datab (355:355:355) (425:425:425))
        (PORT datad (409:409:409) (417:417:417))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (567:567:567))
        (PORT datab (353:353:353) (422:422:422))
        (PORT datad (377:377:377) (385:385:385))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (655:655:655))
        (PORT datab (351:351:351) (419:419:419))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (581:581:581) (647:647:647))
        (PORT datac (531:531:531) (597:597:597))
        (PORT datad (523:523:523) (590:590:590))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (451:451:451))
        (PORT datab (336:336:336) (430:430:430))
        (PORT datac (334:334:334) (432:432:432))
        (PORT datad (312:312:312) (402:402:402))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (451:451:451))
        (PORT datab (369:369:369) (469:469:469))
        (PORT datac (302:302:302) (396:396:396))
        (PORT datad (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (586:586:586))
        (PORT datad (501:501:501) (564:564:564))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (448:448:448))
        (PORT datab (368:368:368) (468:468:468))
        (PORT datac (301:301:301) (395:395:395))
        (PORT datad (311:311:311) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (446:446:446))
        (PORT datab (361:361:361) (460:460:460))
        (PORT datac (296:296:296) (389:389:389))
        (PORT datad (305:305:305) (395:395:395))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (830:830:830))
        (PORT datab (493:493:493) (511:511:511))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (868:868:868))
        (PORT datab (486:486:486) (499:499:499))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (512:512:512))
        (PORT datab (654:654:654) (646:646:646))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (458:458:458))
        (PORT datab (444:444:444) (472:472:472))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (746:746:746) (794:794:794))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1274:1274:1274))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1120:1120:1120))
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (1016:1016:1016) (1033:1033:1033))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (464:464:464))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (315:315:315))
        (PORT datab (266:266:266) (305:305:305))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (568:568:568))
        (PORT datab (406:406:406) (425:425:425))
        (PORT datad (309:309:309) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (567:567:567))
        (PORT datab (449:449:449) (454:454:454))
        (PORT datad (319:319:319) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[10\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (567:567:567))
        (PORT datab (352:352:352) (421:421:421))
        (PORT datad (596:596:596) (573:573:573))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (858:858:858))
        (PORT datab (581:581:581) (647:647:647))
        (PORT datac (531:531:531) (597:597:597))
        (PORT datad (495:495:495) (562:562:562))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1119:1119:1119))
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (433:433:433))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (313:313:313))
        (PORT datab (268:268:268) (306:306:306))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (617:617:617))
        (PORT datab (517:517:517) (587:587:587))
        (PORT datac (477:477:477) (534:534:534))
        (PORT datad (481:481:481) (530:530:530))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (616:616:616))
        (PORT datab (515:515:515) (584:584:584))
        (PORT datac (476:476:476) (533:533:533))
        (PORT datad (481:481:481) (530:530:530))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (674:674:674))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (660:660:660))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (828:828:828) (878:878:878))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (781:781:781))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (425:425:425))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (696:696:696))
        (PORT datab (744:744:744) (745:745:745))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2582:2582:2582))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (795:795:795))
        (PORT datad (767:767:767) (799:799:799))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datac (971:971:971) (1001:1001:1001))
        (PORT datad (764:764:764) (802:802:802))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (617:617:617))
        (PORT datab (518:518:518) (587:587:587))
        (PORT datac (477:477:477) (534:534:534))
        (PORT datad (482:482:482) (531:531:531))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (645:645:645) (635:635:635))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (664:664:664))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (457:457:457))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (695:695:695))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2582:2582:2582))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1014:1014:1014) (1010:1010:1010))
        (PORT datad (428:428:428) (483:483:483))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (476:476:476))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (396:396:396) (401:401:401))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (547:547:547))
        (PORT datab (284:284:284) (332:332:332))
        (PORT datad (810:810:810) (852:852:852))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (552:552:552))
        (PORT datab (283:283:283) (331:331:331))
        (PORT datad (617:617:617) (602:602:602))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (841:841:841))
        (PORT datab (284:284:284) (332:332:332))
        (PORT datad (474:474:474) (501:501:501))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (545:545:545))
        (PORT datab (284:284:284) (332:332:332))
        (PORT datad (775:775:775) (819:819:819))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (657:657:657))
        (PORT datab (347:347:347) (415:415:415))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (471:471:471))
        (PORT datab (418:418:418) (433:433:433))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2582:2582:2582))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2163:2163:2163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (793:793:793))
        (PORT datad (766:766:766) (797:797:797))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1181:1181:1181))
        (PORT d[1] (1196:1196:1196) (1239:1239:1239))
        (PORT d[2] (1189:1189:1189) (1244:1244:1244))
        (PORT d[3] (1175:1175:1175) (1220:1220:1220))
        (PORT d[4] (1549:1549:1549) (1595:1595:1595))
        (PORT d[5] (1144:1144:1144) (1172:1172:1172))
        (PORT d[6] (1163:1163:1163) (1210:1210:1210))
        (PORT d[7] (1507:1507:1507) (1554:1554:1554))
        (PORT d[8] (2523:2523:2523) (2558:2558:2558))
        (PORT clk (2514:2514:2514) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2529:2529:2529))
        (PORT d[0] (1502:1502:1502) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2144:2144:2144))
        (PORT asdata (686:686:686) (763:763:763))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1595:1595:1595))
        (PORT d[1] (1920:1920:1920) (1955:1955:1955))
        (PORT d[2] (1533:1533:1533) (1578:1578:1578))
        (PORT d[3] (1894:1894:1894) (1931:1931:1931))
        (PORT d[4] (1545:1545:1545) (1591:1591:1591))
        (PORT d[5] (1479:1479:1479) (1514:1514:1514))
        (PORT d[6] (1488:1488:1488) (1530:1530:1530))
        (PORT d[7] (2440:2440:2440) (2618:2618:2618))
        (PORT d[8] (1443:1443:1443) (1481:1481:1481))
        (PORT d[9] (1580:1580:1580) (1627:1627:1627))
        (PORT d[10] (1473:1473:1473) (1505:1505:1505))
        (PORT d[11] (1505:1505:1505) (1534:1534:1534))
        (PORT d[12] (1565:1565:1565) (1611:1611:1611))
        (PORT clk (2491:2491:2491) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2506:2506:2506))
        (PORT d[0] (1793:1793:1793) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2144:2144:2144))
        (PORT asdata (687:687:687) (763:763:763))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (763:763:763) (791:791:791))
        (PORT datad (765:765:765) (796:796:796))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1595:1595:1595))
        (PORT d[1] (1618:1618:1618) (1669:1669:1669))
        (PORT d[2] (1723:1723:1723) (1744:1744:1744))
        (PORT d[3] (1546:1546:1546) (1596:1596:1596))
        (PORT d[4] (1628:1628:1628) (1678:1678:1678))
        (PORT d[5] (1527:1527:1527) (1565:1565:1565))
        (PORT d[6] (1800:1800:1800) (1838:1838:1838))
        (PORT d[7] (2772:2772:2772) (2937:2937:2937))
        (PORT d[8] (1442:1442:1442) (1485:1485:1485))
        (PORT d[9] (1525:1525:1525) (1574:1574:1574))
        (PORT d[10] (1500:1500:1500) (1531:1531:1531))
        (PORT d[11] (1474:1474:1474) (1507:1507:1507))
        (PORT d[12] (1534:1534:1534) (1581:1581:1581))
        (PORT clk (2473:2473:2473) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2490:2490:2490))
        (PORT d[0] (1749:1749:1749) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1018:1018:1018))
        (PORT datab (1385:1385:1385) (1422:1422:1422))
        (PORT datac (1364:1364:1364) (1405:1405:1405))
        (PORT datad (1299:1299:1299) (1260:1260:1260))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (795:795:795))
        (PORT datad (767:767:767) (798:798:798))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2472:2472:2472))
        (PORT d[1] (2643:2643:2643) (2642:2642:2642))
        (PORT d[2] (2338:2338:2338) (2431:2431:2431))
        (PORT d[3] (4212:4212:4212) (4439:4439:4439))
        (PORT d[4] (4128:4128:4128) (4129:4129:4129))
        (PORT d[5] (3184:3184:3184) (3374:3374:3374))
        (PORT d[6] (3699:3699:3699) (3879:3879:3879))
        (PORT d[7] (2409:2409:2409) (2583:2583:2583))
        (PORT d[8] (3240:3240:3240) (3356:3356:3356))
        (PORT d[9] (4044:4044:4044) (4044:4044:4044))
        (PORT d[10] (3000:3000:3000) (3113:3113:3113))
        (PORT d[11] (3128:3128:3128) (3256:3256:3256))
        (PORT d[12] (3097:3097:3097) (3217:3217:3217))
        (PORT clk (2469:2469:2469) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2484:2484:2484))
        (PORT d[0] (2471:2471:2471) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1291:1291:1291))
        (PORT datab (1367:1367:1367) (1395:1395:1395))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1739:1739:1739) (1745:1745:1745))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1192:1192:1192))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (965:965:965))
        (PORT datac (731:731:731) (774:774:774))
        (PORT datad (1708:1708:1708) (1738:1738:1738))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3676:3676:3676))
        (PORT d[1] (4729:4729:4729) (4616:4616:4616))
        (PORT d[2] (4494:4494:4494) (4416:4416:4416))
        (PORT d[3] (3784:3784:3784) (3898:3898:3898))
        (PORT d[4] (1912:1912:1912) (1986:1986:1986))
        (PORT d[5] (3119:3119:3119) (3283:3283:3283))
        (PORT d[6] (3470:3470:3470) (3383:3383:3383))
        (PORT d[7] (2003:2003:2003) (2102:2102:2102))
        (PORT d[8] (3241:3241:3241) (3354:3354:3354))
        (PORT d[9] (3304:3304:3304) (3322:3322:3322))
        (PORT d[10] (2488:2488:2488) (2605:2605:2605))
        (PORT d[11] (3678:3678:3678) (3858:3858:3858))
        (PORT d[12] (3620:3620:3620) (3652:3652:3652))
        (PORT clk (2508:2508:2508) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2523:2523:2523))
        (PORT d[0] (1703:1703:1703) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3108:3108:3108))
        (PORT d[1] (2439:2439:2439) (2384:2384:2384))
        (PORT d[2] (3353:3353:3353) (3314:3314:3314))
        (PORT d[3] (3088:3088:3088) (3237:3237:3237))
        (PORT d[4] (2094:2094:2094) (2090:2090:2090))
        (PORT d[5] (2766:2766:2766) (2938:2938:2938))
        (PORT d[6] (2348:2348:2348) (2340:2340:2340))
        (PORT d[7] (1632:1632:1632) (1735:1735:1735))
        (PORT d[8] (1779:1779:1779) (1782:1782:1782))
        (PORT d[9] (2430:2430:2430) (2443:2443:2443))
        (PORT d[10] (2396:2396:2396) (2505:2505:2505))
        (PORT d[11] (3280:3280:3280) (3472:3472:3472))
        (PORT d[12] (3210:3210:3210) (3201:3201:3201))
        (PORT clk (2522:2522:2522) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2539:2539:2539))
        (PORT d[0] (1242:1242:1242) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3677:3677:3677))
        (PORT d[1] (4701:4701:4701) (4583:4583:4583))
        (PORT d[2] (4472:4472:4472) (4375:4375:4375))
        (PORT d[3] (3764:3764:3764) (3881:3881:3881))
        (PORT d[4] (1903:1903:1903) (1976:1976:1976))
        (PORT d[5] (3164:3164:3164) (3331:3331:3331))
        (PORT d[6] (3450:3450:3450) (3358:3358:3358))
        (PORT d[7] (1655:1655:1655) (1768:1768:1768))
        (PORT d[8] (3214:3214:3214) (3325:3325:3325))
        (PORT d[9] (3571:3571:3571) (3568:3568:3568))
        (PORT d[10] (2723:2723:2723) (2849:2849:2849))
        (PORT d[11] (3655:3655:3655) (3831:3831:3831))
        (PORT d[12] (3620:3620:3620) (3653:3653:3653))
        (PORT clk (2506:2506:2506) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2522:2522:2522))
        (PORT d[0] (2026:2026:2026) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2078:2078:2078))
        (PORT datab (2006:2006:2006) (1974:1974:1974))
        (PORT datac (730:730:730) (711:711:711))
        (PORT datad (1111:1111:1111) (1070:1070:1070))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1388:1388:1388))
        (PORT datab (2006:2006:2006) (1974:1974:1974))
        (PORT datac (1475:1475:1475) (1406:1406:1406))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1885:1885:1885) (1827:1827:1827))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2574:2574:2574))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (774:774:774))
        (PORT datac (738:738:738) (756:756:756))
        (PORT datad (1251:1251:1251) (1274:1274:1274))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3395:3395:3395))
        (PORT d[1] (3784:3784:3784) (3723:3723:3723))
        (PORT d[2] (3294:3294:3294) (3252:3252:3252))
        (PORT d[3] (2326:2326:2326) (2284:2284:2284))
        (PORT d[4] (1689:1689:1689) (1687:1687:1687))
        (PORT d[5] (2772:2772:2772) (2945:2945:2945))
        (PORT d[6] (2049:2049:2049) (2050:2050:2050))
        (PORT d[7] (2704:2704:2704) (2825:2825:2825))
        (PORT d[8] (2779:2779:2779) (2770:2770:2770))
        (PORT d[9] (2762:2762:2762) (2756:2756:2756))
        (PORT d[10] (2468:2468:2468) (2584:2584:2584))
        (PORT d[11] (3239:3239:3239) (3386:3386:3386))
        (PORT d[12] (2275:2275:2275) (2250:2250:2250))
        (PORT clk (2521:2521:2521) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2537:2537:2537))
        (PORT d[0] (583:583:583) (514:514:514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3055:3055:3055))
        (PORT d[1] (2897:2897:2897) (2859:2859:2859))
        (PORT d[2] (3150:3150:3150) (3158:3158:3158))
        (PORT d[3] (3116:3116:3116) (3266:3266:3266))
        (PORT d[4] (3000:3000:3000) (3147:3147:3147))
        (PORT d[5] (2776:2776:2776) (2950:2950:2950))
        (PORT d[6] (2083:2083:2083) (2085:2085:2085))
        (PORT d[7] (1908:1908:1908) (2003:2003:2003))
        (PORT d[8] (2138:2138:2138) (2139:2139:2139))
        (PORT d[9] (2461:2461:2461) (2467:2467:2467))
        (PORT d[10] (2103:2103:2103) (2226:2226:2226))
        (PORT d[11] (3237:3237:3237) (3425:3425:3425))
        (PORT d[12] (3190:3190:3190) (3179:3179:3179))
        (PORT clk (2525:2525:2525) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2543:2543:2543))
        (PORT d[0] (1305:1305:1305) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1997:1997:1997))
        (PORT datab (1814:1814:1814) (1907:1907:1907))
        (PORT datac (968:968:968) (933:933:933))
        (PORT datad (407:407:407) (410:410:410))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3647:3647:3647))
        (PORT d[1] (4642:4642:4642) (4522:4522:4522))
        (PORT d[2] (4144:4144:4144) (4070:4070:4070))
        (PORT d[3] (3751:3751:3751) (3863:3863:3863))
        (PORT d[4] (2270:2270:2270) (2336:2336:2336))
        (PORT d[5] (3109:3109:3109) (3273:3273:3273))
        (PORT d[6] (3478:3478:3478) (3392:3392:3392))
        (PORT d[7] (2684:2684:2684) (2789:2789:2789))
        (PORT d[8] (2909:2909:2909) (3024:3024:3024))
        (PORT d[9] (3553:3553:3553) (3549:3549:3549))
        (PORT d[10] (2478:2478:2478) (2594:2594:2594))
        (PORT d[11] (3266:3266:3266) (3448:3448:3448))
        (PORT d[12] (3632:3632:3632) (3667:3667:3667))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2526:2526:2526))
        (PORT d[0] (1759:1759:1759) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1814:1814:1814) (1907:1907:1907))
        (PORT datac (1392:1392:1392) (1349:1349:1349))
        (PORT datad (1476:1476:1476) (1403:1403:1403))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1978:1978:1978) (1932:1932:1932))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2585:2585:2585))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2189:2189:2189) (2176:2176:2176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (774:774:774))
        (PORT datac (738:738:738) (755:755:755))
        (PORT datad (1326:1326:1326) (1349:1349:1349))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2208:2208:2208))
        (PORT d[1] (1986:1986:1986) (2035:2035:2035))
        (PORT d[2] (1988:1988:1988) (2045:2045:2045))
        (PORT d[3] (2622:2622:2622) (2655:2655:2655))
        (PORT d[4] (3316:3316:3316) (3456:3456:3456))
        (PORT d[5] (2603:2603:2603) (2670:2670:2670))
        (PORT d[6] (1903:1903:1903) (1941:1941:1941))
        (PORT d[7] (2519:2519:2519) (2706:2706:2706))
        (PORT d[8] (2511:2511:2511) (2600:2600:2600))
        (PORT d[9] (2516:2516:2516) (2556:2556:2556))
        (PORT d[10] (2520:2520:2520) (2563:2563:2563))
        (PORT d[11] (2267:2267:2267) (2306:2306:2306))
        (PORT d[12] (2298:2298:2298) (2338:2338:2338))
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (PORT d[0] (1799:1799:1799) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2607:2607:2607))
        (PORT d[1] (1236:1236:1236) (1285:1285:1285))
        (PORT d[2] (1244:1244:1244) (1297:1297:1297))
        (PORT d[3] (1966:1966:1966) (2017:2017:2017))
        (PORT d[4] (1572:1572:1572) (1616:1616:1616))
        (PORT d[5] (1181:1181:1181) (1213:1213:1213))
        (PORT d[6] (1175:1175:1175) (1226:1226:1226))
        (PORT d[7] (1136:1136:1136) (1187:1187:1187))
        (PORT d[8] (2514:2514:2514) (2550:2550:2550))
        (PORT d[9] (1902:1902:1902) (1958:1958:1958))
        (PORT d[10] (1143:1143:1143) (1184:1184:1184))
        (PORT d[11] (1111:1111:1111) (1154:1154:1154))
        (PORT d[12] (1878:1878:1878) (1921:1921:1921))
        (PORT clk (2515:2515:2515) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2531:2531:2531))
        (PORT d[0] (2023:2023:2023) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1862:1862:1862))
        (PORT d[1] (1962:1962:1962) (2007:2007:2007))
        (PORT d[2] (1941:1941:1941) (1998:1998:1998))
        (PORT d[3] (2633:2633:2633) (2681:2681:2681))
        (PORT d[4] (1613:1613:1613) (1661:1661:1661))
        (PORT d[5] (1510:1510:1510) (1537:1537:1537))
        (PORT d[6] (1568:1568:1568) (1616:1616:1616))
        (PORT d[7] (2540:2540:2540) (2729:2729:2729))
        (PORT d[8] (1795:1795:1795) (1827:1827:1827))
        (PORT d[9] (1852:1852:1852) (1906:1906:1906))
        (PORT d[10] (2540:2540:2540) (2585:2585:2585))
        (PORT d[11] (2284:2284:2284) (2326:2326:2326))
        (PORT d[12] (2564:2564:2564) (2594:2594:2594))
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (PORT d[0] (2142:2142:2142) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2230:2230:2230))
        (PORT datab (2027:2027:2027) (2059:2059:2059))
        (PORT datac (773:773:773) (775:775:775))
        (PORT datad (772:772:772) (771:771:771))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2225:2225:2225))
        (PORT datab (1145:1145:1145) (1152:1152:1152))
        (PORT datac (1040:1040:1040) (1033:1033:1033))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1667:1667:1667) (1658:1658:1658))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1931:1931:1931) (1942:1942:1942))
        (PORT datad (1646:1646:1646) (1621:1621:1621))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2247:2247:2247))
        (PORT d[1] (2381:2381:2381) (2424:2424:2424))
        (PORT d[2] (2256:2256:2256) (2305:2305:2305))
        (PORT d[3] (2609:2609:2609) (2651:2651:2651))
        (PORT d[4] (3297:3297:3297) (3436:3436:3436))
        (PORT d[5] (2199:2199:2199) (2273:2273:2273))
        (PORT d[6] (2243:2243:2243) (2277:2277:2277))
        (PORT d[7] (2536:2536:2536) (2724:2724:2724))
        (PORT d[8] (2561:2561:2561) (2653:2653:2653))
        (PORT d[9] (2211:2211:2211) (2258:2258:2258))
        (PORT d[10] (2150:2150:2150) (2189:2189:2189))
        (PORT d[11] (2200:2200:2200) (2243:2243:2243))
        (PORT d[12] (2342:2342:2342) (2386:2386:2386))
        (PORT clk (2495:2495:2495) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2513:2513:2513))
        (PORT d[0] (1833:1833:1833) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1911:1911:1911))
        (PORT d[1] (2003:2003:2003) (2052:2052:2052))
        (PORT d[2] (1929:1929:1929) (1985:1985:1985))
        (PORT d[3] (2633:2633:2633) (2682:2682:2682))
        (PORT d[4] (2924:2924:2924) (3066:3066:3066))
        (PORT d[5] (2580:2580:2580) (2643:2643:2643))
        (PORT d[6] (1912:1912:1912) (1952:1952:1952))
        (PORT d[7] (2559:2559:2559) (2749:2749:2749))
        (PORT d[8] (1725:1725:1725) (1759:1759:1759))
        (PORT d[9] (2550:2550:2550) (2592:2592:2592))
        (PORT d[10] (2539:2539:2539) (2584:2584:2584))
        (PORT d[11] (1880:1880:1880) (1929:1929:1929))
        (PORT d[12] (2596:2596:2596) (2627:2627:2627))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (1798:1798:1798) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2268:2268:2268))
        (PORT d[1] (1642:1642:1642) (1693:1693:1693))
        (PORT d[2] (1580:1580:1580) (1639:1639:1639))
        (PORT d[3] (1936:1936:1936) (1983:1983:1983))
        (PORT d[4] (1528:1528:1528) (1576:1576:1576))
        (PORT d[5] (1487:1487:1487) (1526:1526:1526))
        (PORT d[6] (1529:1529:1529) (1567:1567:1567))
        (PORT d[7] (2553:2553:2553) (2745:2745:2745))
        (PORT d[8] (2156:2156:2156) (2192:2192:2192))
        (PORT d[9] (1847:1847:1847) (1899:1899:1899))
        (PORT d[10] (1512:1512:1512) (1547:1547:1547))
        (PORT d[11] (2290:2290:2290) (2332:2332:2332))
        (PORT d[12] (2272:2272:2272) (2313:2313:2313))
        (PORT clk (2505:2505:2505) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2524:2524:2524))
        (PORT d[0] (2185:2185:2185) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2224:2224:2224))
        (PORT datab (2026:2026:2026) (2056:2056:2056))
        (PORT datac (785:785:785) (788:788:788))
        (PORT datad (792:792:792) (789:789:789))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1126:1126:1126))
        (PORT datab (2026:2026:2026) (2057:2057:2057))
        (PORT datac (1314:1314:1314) (1289:1289:1289))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1665:1665:1665) (1656:1656:1656))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datac (1927:1927:1927) (1938:1938:1938))
        (PORT datad (1641:1641:1641) (1615:1615:1615))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2237:2237:2237))
        (PORT d[1] (2373:2373:2373) (2416:2416:2416))
        (PORT d[2] (2273:2273:2273) (2323:2323:2323))
        (PORT d[3] (2252:2252:2252) (2292:2292:2292))
        (PORT d[4] (2979:2979:2979) (3106:3106:3106))
        (PORT d[5] (2563:2563:2563) (2626:2626:2626))
        (PORT d[6] (1935:1935:1935) (1978:1978:1978))
        (PORT d[7] (2753:2753:2753) (2933:2933:2933))
        (PORT d[8] (2523:2523:2523) (2612:2612:2612))
        (PORT d[9] (2526:2526:2526) (2567:2567:2567))
        (PORT d[10] (2165:2165:2165) (2218:2218:2218))
        (PORT d[11] (2279:2279:2279) (2319:2319:2319))
        (PORT d[12] (2269:2269:2269) (2310:2310:2310))
        (PORT clk (2497:2497:2497) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2515:2515:2515))
        (PORT d[0] (1838:1838:1838) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2281:2281:2281))
        (PORT d[1] (1627:1627:1627) (1675:1675:1675))
        (PORT d[2] (1582:1582:1582) (1642:1642:1642))
        (PORT d[3] (1958:1958:1958) (2008:2008:2008))
        (PORT d[4] (1502:1502:1502) (1545:1545:1545))
        (PORT d[5] (1507:1507:1507) (1533:1533:1533))
        (PORT d[6] (1505:1505:1505) (1540:1540:1540))
        (PORT d[7] (1448:1448:1448) (1489:1489:1489))
        (PORT d[8] (2174:2174:2174) (2219:2219:2219))
        (PORT d[9] (1869:1869:1869) (1923:1923:1923))
        (PORT d[10] (1493:1493:1493) (1545:1545:1545))
        (PORT d[11] (2626:2626:2626) (2660:2660:2660))
        (PORT d[12] (1564:1564:1564) (1614:1614:1614))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (PORT d[0] (1833:1833:1833) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (4010:4010:4010))
        (PORT d[1] (3764:3764:3764) (3768:3768:3768))
        (PORT d[2] (2223:2223:2223) (2294:2294:2294))
        (PORT d[3] (4294:4294:4294) (4534:4534:4534))
        (PORT d[4] (2935:2935:2935) (2937:2937:2937))
        (PORT d[5] (3149:3149:3149) (3319:3319:3319))
        (PORT d[6] (3734:3734:3734) (3890:3890:3890))
        (PORT d[7] (3308:3308:3308) (3534:3534:3534))
        (PORT d[8] (3145:3145:3145) (3228:3228:3228))
        (PORT d[9] (2996:2996:2996) (2998:2998:2998))
        (PORT d[10] (2717:2717:2717) (2827:2827:2827))
        (PORT d[11] (3109:3109:3109) (3234:3234:3234))
        (PORT d[12] (3343:3343:3343) (3397:3397:3397))
        (PORT clk (2499:2499:2499) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (PORT d[0] (1794:1794:1794) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2231:2231:2231))
        (PORT datab (2028:2028:2028) (2059:2059:2059))
        (PORT datac (623:623:623) (603:603:603))
        (PORT datad (1436:1436:1436) (1356:1356:1356))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1131:1131:1131))
        (PORT datab (1710:1710:1710) (1754:1754:1754))
        (PORT datac (1078:1078:1078) (1071:1071:1071))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1667:1667:1667) (1658:1658:1658))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datac (1927:1927:1927) (1938:1938:1938))
        (PORT datad (1640:1640:1640) (1615:1615:1615))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1633:1633:1633))
        (PORT d[1] (1640:1640:1640) (1688:1688:1688))
        (PORT d[2] (1551:1551:1551) (1596:1596:1596))
        (PORT d[3] (1570:1570:1570) (1619:1619:1619))
        (PORT d[4] (1522:1522:1522) (1572:1572:1572))
        (PORT d[5] (1526:1526:1526) (1565:1565:1565))
        (PORT d[6] (1800:1800:1800) (1837:1837:1837))
        (PORT d[7] (2382:2382:2382) (2557:2557:2557))
        (PORT d[8] (1707:1707:1707) (1742:1742:1742))
        (PORT d[9] (1560:1560:1560) (1607:1607:1607))
        (PORT d[10] (1531:1531:1531) (1565:1565:1565))
        (PORT d[11] (1511:1511:1511) (1541:1541:1541))
        (PORT d[12] (1565:1565:1565) (1615:1615:1615))
        (PORT clk (2479:2479:2479) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2496:2496:2496))
        (PORT d[0] (2106:2106:2106) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1609:1609:1609))
        (PORT d[1] (858:858:858) (909:909:909))
        (PORT d[2] (867:867:867) (915:915:915))
        (PORT d[3] (855:855:855) (912:912:912))
        (PORT d[4] (1562:1562:1562) (1613:1613:1613))
        (PORT d[5] (810:810:810) (848:848:848))
        (PORT d[6] (786:786:786) (839:839:839))
        (PORT d[7] (1529:1529:1529) (1579:1579:1579))
        (PORT d[8] (2537:2537:2537) (2576:2576:2576))
        (PORT d[9] (1436:1436:1436) (1478:1478:1478))
        (PORT d[10] (770:770:770) (812:812:812))
        (PORT d[11] (769:769:769) (812:812:812))
        (PORT d[12] (871:871:871) (927:927:927))
        (PORT clk (2509:2509:2509) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2526:2526:2526))
        (PORT d[0] (1226:1226:1226) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1608:1608:1608))
        (PORT d[1] (1529:1529:1529) (1566:1566:1566))
        (PORT d[2] (1193:1193:1193) (1240:1240:1240))
        (PORT d[3] (2226:2226:2226) (2250:2250:2250))
        (PORT d[4] (1551:1551:1551) (1600:1600:1600))
        (PORT d[5] (1149:1149:1149) (1190:1190:1190))
        (PORT d[6] (1085:1085:1085) (1128:1128:1128))
        (PORT d[7] (1530:1530:1530) (1580:1580:1580))
        (PORT d[8] (1832:1832:1832) (1864:1864:1864))
        (PORT d[9] (1194:1194:1194) (1248:1248:1248))
        (PORT d[10] (1467:1467:1467) (1505:1505:1505))
        (PORT d[11] (1133:1133:1133) (1164:1164:1164))
        (PORT d[12] (2202:2202:2202) (2239:2239:2239))
        (PORT clk (2506:2506:2506) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2523:2523:2523))
        (PORT d[0] (1384:1384:1384) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1368:1368:1368))
        (PORT datab (1707:1707:1707) (1743:1743:1743))
        (PORT datac (748:748:748) (745:745:745))
        (PORT datad (407:407:407) (409:409:409))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1371:1371:1371))
        (PORT datab (830:830:830) (823:823:823))
        (PORT datac (1040:1040:1040) (1039:1039:1039))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1153:1153:1153))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (963:963:963))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1708:1708:1708) (1738:1738:1738))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2245:2245:2245))
        (PORT d[1] (2013:2013:2013) (2063:2063:2063))
        (PORT d[2] (2150:2150:2150) (2187:2187:2187))
        (PORT d[3] (2626:2626:2626) (2675:2675:2675))
        (PORT d[4] (1897:1897:1897) (1944:1944:1944))
        (PORT d[5] (2579:2579:2579) (2642:2642:2642))
        (PORT d[6] (1895:1895:1895) (1933:1933:1933))
        (PORT d[7] (2433:2433:2433) (2626:2626:2626))
        (PORT d[8] (2545:2545:2545) (2643:2643:2643))
        (PORT d[9] (2523:2523:2523) (2564:2564:2564))
        (PORT d[10] (1804:1804:1804) (1854:1854:1854))
        (PORT d[11] (2233:2233:2233) (2280:2280:2280))
        (PORT d[12] (1985:1985:1985) (2038:2038:2038))
        (PORT clk (2501:2501:2501) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (PORT d[0] (2134:2134:2134) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2282:2282:2282))
        (PORT d[1] (1209:1209:1209) (1256:1256:1256))
        (PORT d[2] (1280:1280:1280) (1334:1334:1334))
        (PORT d[3] (1967:1967:1967) (2019:2019:2019))
        (PORT d[4] (1289:1289:1289) (1343:1343:1343))
        (PORT d[5] (1153:1153:1153) (1187:1187:1187))
        (PORT d[6] (1176:1176:1176) (1226:1226:1226))
        (PORT d[7] (1147:1147:1147) (1195:1195:1195))
        (PORT d[8] (2170:2170:2170) (2208:2208:2208))
        (PORT d[9] (1856:1856:1856) (1909:1909:1909))
        (PORT d[10] (1494:1494:1494) (1527:1527:1527))
        (PORT d[11] (1176:1176:1176) (1214:1214:1214))
        (PORT d[12] (1221:1221:1221) (1274:1274:1274))
        (PORT clk (2515:2515:2515) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2533:2533:2533))
        (PORT d[0] (2023:2023:2023) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2242:2242:2242))
        (PORT d[1] (1616:1616:1616) (1664:1664:1664))
        (PORT d[2] (1636:1636:1636) (1692:1692:1692))
        (PORT d[3] (1573:1573:1573) (1612:1612:1612))
        (PORT d[4] (1574:1574:1574) (1628:1628:1628))
        (PORT d[5] (1540:1540:1540) (1572:1572:1572))
        (PORT d[6] (1537:1537:1537) (1576:1576:1576))
        (PORT d[7] (2521:2521:2521) (2709:2709:2709))
        (PORT d[8] (2142:2142:2142) (2182:2182:2182))
        (PORT d[9] (1574:1574:1574) (1632:1632:1632))
        (PORT d[10] (1811:1811:1811) (1863:1863:1863))
        (PORT d[11] (1508:1508:1508) (1550:1550:1550))
        (PORT d[12] (2304:2304:2304) (2346:2346:2346))
        (PORT clk (2504:2504:2504) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2524:2524:2524))
        (PORT d[0] (1807:1807:1807) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2233:2233:2233))
        (PORT datab (2028:2028:2028) (2059:2059:2059))
        (PORT datac (718:718:718) (723:723:723))
        (PORT datad (768:768:768) (766:766:766))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2231:2231:2231))
        (PORT datab (1141:1141:1141) (1133:1133:1133))
        (PORT datac (1072:1072:1072) (1071:1071:1071))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1666:1666:1666) (1657:1657:1657))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1930:1930:1930) (1941:1941:1941))
        (PORT datad (1644:1644:1644) (1619:1619:1619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (788:788:788))
        (PORT datad (731:731:731) (730:730:730))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|disp_vld\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1360:1360:1360))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|disp_vld)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3128:3128:3128))
        (PORT d[1] (1892:1892:1892) (1876:1876:1876))
        (PORT d[2] (3135:3135:3135) (3147:3147:3147))
        (PORT d[3] (1762:1762:1762) (1751:1751:1751))
        (PORT d[4] (1759:1759:1759) (1761:1761:1761))
        (PORT d[5] (2752:2752:2752) (2925:2925:2925))
        (PORT d[6] (2061:2061:2061) (2060:2060:2060))
        (PORT d[7] (1925:1925:1925) (2011:2011:2011))
        (PORT d[8] (2445:2445:2445) (2435:2435:2435))
        (PORT d[9] (2398:2398:2398) (2407:2407:2407))
        (PORT d[10] (2082:2082:2082) (2197:2197:2197))
        (PORT d[11] (3276:3276:3276) (3466:3466:3466))
        (PORT d[12] (3209:3209:3209) (3200:3200:3200))
        (PORT clk (2524:2524:2524) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2540:2540:2540))
        (PORT d[0] (1252:1252:1252) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2763:2763:2763))
        (PORT d[1] (2571:2571:2571) (2544:2544:2544))
        (PORT d[2] (3147:3147:3147) (3154:3154:3154))
        (PORT d[3] (3440:3440:3440) (3585:3585:3585))
        (PORT d[4] (1986:1986:1986) (1973:1973:1973))
        (PORT d[5] (2772:2772:2772) (2946:2946:2946))
        (PORT d[6] (2087:2087:2087) (2089:2089:2089))
        (PORT d[7] (2844:2844:2844) (3030:3030:3030))
        (PORT d[8] (2480:2480:2480) (2507:2507:2507))
        (PORT d[9] (2059:2059:2059) (2065:2065:2065))
        (PORT d[10] (2024:2024:2024) (2134:2134:2134))
        (PORT d[11] (3273:3273:3273) (3464:3464:3464))
        (PORT d[12] (2850:2850:2850) (2843:2843:2843))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (PORT d[0] (1299:1299:1299) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3459:3459:3459))
        (PORT d[1] (3772:3772:3772) (3724:3724:3724))
        (PORT d[2] (3307:3307:3307) (3265:3265:3265))
        (PORT d[3] (2332:2332:2332) (2291:2291:2291))
        (PORT d[4] (1427:1427:1427) (1438:1438:1438))
        (PORT d[5] (2773:2773:2773) (2946:2946:2946))
        (PORT d[6] (2034:2034:2034) (2031:2031:2031))
        (PORT d[7] (1984:1984:1984) (2086:2086:2086))
        (PORT d[8] (2170:2170:2170) (2167:2167:2167))
        (PORT d[9] (3346:3346:3346) (3310:3310:3310))
        (PORT d[10] (2475:2475:2475) (2592:2592:2592))
        (PORT d[11] (3203:3203:3203) (3348:3348:3348))
        (PORT d[12] (2300:2300:2300) (2278:2278:2278))
        (PORT clk (2518:2518:2518) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (PORT d[0] (645:645:645) (589:589:589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1662:1662:1662))
        (PORT datab (1951:1951:1951) (2046:2046:2046))
        (PORT datac (1106:1106:1106) (1086:1086:1086))
        (PORT datad (1067:1067:1067) (1045:1045:1045))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (759:759:759))
        (PORT datab (1951:1951:1951) (2046:2046:2046))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1740:1740:1740) (1755:1755:1755))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1700:1700:1700) (1664:1664:1664))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2577:2577:2577))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1128:1128:1128) (1170:1170:1170))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2168:2168:2168))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4000:4000:4000))
        (PORT d[1] (4103:4103:4103) (4104:4104:4104))
        (PORT d[2] (2553:2553:2553) (2624:2624:2624))
        (PORT d[3] (3886:3886:3886) (4121:4121:4121))
        (PORT d[4] (2959:2959:2959) (2943:2943:2943))
        (PORT d[5] (2807:2807:2807) (2975:2975:2975))
        (PORT d[6] (3334:3334:3334) (3499:3499:3499))
        (PORT d[7] (2920:2920:2920) (3147:3147:3147))
        (PORT d[8] (2803:2803:2803) (2884:2884:2884))
        (PORT d[9] (2575:2575:2575) (2565:2565:2565))
        (PORT d[10] (2397:2397:2397) (2507:2507:2507))
        (PORT d[11] (3097:3097:3097) (3227:3227:3227))
        (PORT d[12] (2691:2691:2691) (2769:2769:2769))
        (PORT clk (2487:2487:2487) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (PORT d[0] (1784:1784:1784) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3202:3202:3202))
        (PORT d[1] (3367:3367:3367) (3365:3365:3365))
        (PORT d[2] (1917:1917:1917) (1999:1999:1999))
        (PORT d[3] (3904:3904:3904) (4110:4110:4110))
        (PORT d[4] (3365:3365:3365) (3372:3372:3372))
        (PORT d[5] (3521:3521:3521) (3693:3693:3693))
        (PORT d[6] (3020:3020:3020) (3040:3040:3040))
        (PORT d[7] (3042:3042:3042) (3199:3199:3199))
        (PORT d[8] (3497:3497:3497) (3576:3576:3576))
        (PORT d[9] (3346:3346:3346) (3348:3348:3348))
        (PORT d[10] (3083:3083:3083) (3193:3193:3193))
        (PORT d[11] (3459:3459:3459) (3580:3580:3580))
        (PORT d[12] (3730:3730:3730) (3794:3794:3794))
        (PORT clk (2495:2495:2495) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (PORT d[0] (2353:2353:2353) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (3986:3986:3986))
        (PORT d[1] (4122:4122:4122) (4124:4124:4124))
        (PORT d[2] (2554:2554:2554) (2624:2624:2624))
        (PORT d[3] (4289:4289:4289) (4528:4528:4528))
        (PORT d[4] (2630:2630:2630) (2634:2634:2634))
        (PORT d[5] (2816:2816:2816) (2982:2982:2982))
        (PORT d[6] (3678:3678:3678) (3830:3830:3830))
        (PORT d[7] (2955:2955:2955) (3185:3185:3185))
        (PORT d[8] (2780:2780:2780) (2866:2866:2866))
        (PORT d[9] (2967:2967:2967) (2964:2964:2964))
        (PORT d[10] (2718:2718:2718) (2832:2832:2832))
        (PORT d[11] (3106:3106:3106) (3237:3237:3237))
        (PORT d[12] (2986:2986:2986) (3063:3063:3063))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (1748:1748:1748) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1912:1912:1912))
        (PORT datab (2846:2846:2846) (2920:2920:2920))
        (PORT datac (998:998:998) (973:973:973))
        (PORT datad (1423:1423:1423) (1398:1398:1398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1312:1312:1312))
        (PORT datab (2845:2845:2845) (2919:2919:2919))
        (PORT datac (1383:1383:1383) (1369:1369:1369))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (2009:2009:2009) (2040:2040:2040))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1042:1042:1042) (1089:1089:1089))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2128:2128:2128))
        (PORT ena (2077:2077:2077) (2078:2078:2078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3517:3517:3517))
        (PORT d[1] (3738:3738:3738) (3737:3737:3737))
        (PORT d[2] (2003:2003:2003) (2098:2098:2098))
        (PORT d[3] (3531:3531:3531) (3738:3738:3738))
        (PORT d[4] (3329:3329:3329) (3334:3334:3334))
        (PORT d[5] (3512:3512:3512) (3684:3684:3684))
        (PORT d[6] (2631:2631:2631) (2663:2663:2663))
        (PORT d[7] (3326:3326:3326) (3559:3559:3559))
        (PORT d[8] (3483:3483:3483) (3562:3562:3562))
        (PORT d[9] (3345:3345:3345) (3348:3348:3348))
        (PORT d[10] (3075:3075:3075) (3185:3185:3185))
        (PORT d[11] (3446:3446:3446) (3566:3566:3566))
        (PORT d[12] (3762:3762:3762) (3868:3868:3868))
        (PORT clk (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2513:2513:2513))
        (PORT d[0] (1459:1459:1459) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3658:3658:3658))
        (PORT d[1] (3736:3736:3736) (3737:3737:3737))
        (PORT d[2] (2302:2302:2302) (2387:2387:2387))
        (PORT d[3] (4269:4269:4269) (4508:4508:4508))
        (PORT d[4] (3000:3000:3000) (3007:3007:3007))
        (PORT d[5] (3180:3180:3180) (3356:3356:3356))
        (PORT d[6] (3740:3740:3740) (3903:3903:3903))
        (PORT d[7] (3287:3287:3287) (3515:3515:3515))
        (PORT d[8] (3153:3153:3153) (3237:3237:3237))
        (PORT d[9] (2997:2997:2997) (2999:2999:2999))
        (PORT d[10] (2749:2749:2749) (2867:2867:2867))
        (PORT d[11] (2787:2787:2787) (2934:2934:2934))
        (PORT d[12] (3349:3349:3349) (3420:3420:3420))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
        (PORT d[0] (2332:2332:2332) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1910:1910:1910))
        (PORT datab (2844:2844:2844) (2918:2918:2918))
        (PORT datac (699:699:699) (684:684:684))
        (PORT datad (1072:1072:1072) (1050:1050:1050))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2876:2876:2876))
        (PORT d[1] (3009:3009:3009) (3007:3007:3007))
        (PORT d[2] (2358:2358:2358) (2452:2452:2452))
        (PORT d[3] (4269:4269:4269) (4469:4469:4469))
        (PORT d[4] (4127:4127:4127) (4128:4128:4128))
        (PORT d[5] (3468:3468:3468) (3646:3646:3646))
        (PORT d[6] (3737:3737:3737) (3918:3918:3918))
        (PORT d[7] (2635:2635:2635) (2802:2802:2802))
        (PORT d[8] (3491:3491:3491) (3599:3599:3599))
        (PORT d[9] (4034:4034:4034) (4032:4032:4032))
        (PORT d[10] (3327:3327:3327) (3429:3429:3429))
        (PORT d[11] (3107:3107:3107) (3233:3233:3233))
        (PORT d[12] (3409:3409:3409) (3520:3520:3520))
        (PORT clk (2474:2474:2474) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2489:2489:2489))
        (PORT d[0] (2471:2471:2471) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1911:1911:1911))
        (PORT datab (1415:1415:1415) (1362:1362:1362))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1391:1391:1391) (1363:1363:1363))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (2005:2005:2005) (2035:2035:2035))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (784:784:784))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2141:2141:2141))
        (PORT ena (2167:2167:2167) (2180:2180:2180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2854:2854:2854))
        (PORT d[1] (3315:3315:3315) (3303:3303:3303))
        (PORT d[2] (2634:2634:2634) (2700:2700:2700))
        (PORT d[3] (4179:4179:4179) (4408:4408:4408))
        (PORT d[4] (4093:4093:4093) (4092:4092:4092))
        (PORT d[5] (3912:3912:3912) (4087:4087:4087))
        (PORT d[6] (4058:4058:4058) (4234:4234:4234))
        (PORT d[7] (3011:3011:3011) (3168:3168:3168))
        (PORT d[8] (3506:3506:3506) (3615:3615:3615))
        (PORT d[9] (4038:4038:4038) (4038:4038:4038))
        (PORT d[10] (3618:3618:3618) (3719:3719:3719))
        (PORT d[11] (2810:2810:2810) (2942:2942:2942))
        (PORT d[12] (3423:3423:3423) (3537:3537:3537))
        (PORT clk (2477:2477:2477) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2496:2496:2496))
        (PORT d[0] (1424:1424:1424) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3281:3281:3281))
        (PORT d[1] (3366:3366:3366) (3364:3364:3364))
        (PORT d[2] (2293:2293:2293) (2364:2364:2364))
        (PORT d[3] (3894:3894:3894) (4101:4101:4101))
        (PORT d[4] (3364:3364:3364) (3371:3371:3371))
        (PORT d[5] (3552:3552:3552) (3730:3730:3730))
        (PORT d[6] (3327:3327:3327) (3342:3342:3342))
        (PORT d[7] (3073:3073:3073) (3233:3233:3233))
        (PORT d[8] (3503:3503:3503) (3583:3583:3583))
        (PORT d[9] (3720:3720:3720) (3725:3725:3725))
        (PORT d[10] (3114:3114:3114) (3230:3230:3230))
        (PORT d[11] (3465:3465:3465) (3587:3587:3587))
        (PORT d[12] (3716:3716:3716) (3779:3779:3779))
        (PORT clk (2493:2493:2493) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2509:2509:2509))
        (PORT d[0] (2155:2155:2155) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2876:2876:2876))
        (PORT d[1] (2978:2978:2978) (2977:2977:2977))
        (PORT d[2] (1996:1996:1996) (2095:2095:2095))
        (PORT d[3] (4173:4173:4173) (4400:4400:4400))
        (PORT d[4] (3750:3750:3750) (3756:3756:3756))
        (PORT d[5] (3880:3880:3880) (4051:4051:4051))
        (PORT d[6] (4039:4039:4039) (4213:4213:4213))
        (PORT d[7] (2668:2668:2668) (2841:2841:2841))
        (PORT d[8] (3544:3544:3544) (3658:3658:3658))
        (PORT d[9] (3714:3714:3714) (3718:3718:3718))
        (PORT d[10] (3347:3347:3347) (3451:3451:3451))
        (PORT d[11] (3469:3469:3469) (3589:3589:3589))
        (PORT d[12] (3400:3400:3400) (3510:3510:3510))
        (PORT clk (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2499:2499:2499))
        (PORT d[0] (2688:2688:2688) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1897:1897:1897))
        (PORT datab (3121:3121:3121) (3173:3173:3173))
        (PORT datac (702:702:702) (686:686:686))
        (PORT datad (1068:1068:1068) (1045:1045:1045))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1802:1802:1802))
        (PORT datab (1096:1096:1096) (1076:1076:1076))
        (PORT datac (1646:1646:1646) (1578:1578:1578))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1431:1431:1431) (1449:1449:1449))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2552:2552:2552))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (784:784:784))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2128:2128:2128))
        (PORT ena (2077:2077:2077) (2078:2078:2078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3203:3203:3203))
        (PORT d[1] (3358:3358:3358) (3355:3355:3355))
        (PORT d[2] (2013:2013:2013) (2112:2112:2112))
        (PORT d[3] (3930:3930:3930) (4139:4139:4139))
        (PORT d[4] (3743:3743:3743) (3748:3748:3748))
        (PORT d[5] (3833:3833:3833) (3999:3999:3999))
        (PORT d[6] (4076:4076:4076) (4254:4254:4254))
        (PORT d[7] (3034:3034:3034) (3191:3191:3191))
        (PORT d[8] (3535:3535:3535) (3619:3619:3619))
        (PORT d[9] (3704:3704:3704) (3707:3707:3707))
        (PORT d[10] (3428:3428:3428) (3527:3527:3527))
        (PORT d[11] (3474:3474:3474) (3595:3595:3595))
        (PORT d[12] (3738:3738:3738) (3843:3843:3843))
        (PORT clk (2489:2489:2489) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (PORT d[0] (2135:2135:2135) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3640:3640:3640))
        (PORT d[1] (3728:3728:3728) (3728:3728:3728))
        (PORT d[2] (1990:1990:1990) (2085:2085:2085))
        (PORT d[3] (4628:4628:4628) (4859:4859:4859))
        (PORT d[4] (2991:2991:2991) (2979:2979:2979))
        (PORT d[5] (3470:3470:3470) (3638:3638:3638))
        (PORT d[6] (2789:2789:2789) (2841:2841:2841))
        (PORT d[7] (3347:3347:3347) (3578:3578:3578))
        (PORT d[8] (3185:3185:3185) (3274:3274:3274))
        (PORT d[9] (3338:3338:3338) (3339:3339:3339))
        (PORT d[10] (3117:3117:3117) (3230:3230:3230))
        (PORT d[11] (3084:3084:3084) (3210:3210:3210))
        (PORT d[12] (3393:3393:3393) (3466:3466:3466))
        (PORT clk (2499:2499:2499) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2515:2515:2515))
        (PORT d[0] (2318:2318:2318) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3971:3971:3971))
        (PORT d[1] (4109:4109:4109) (4110:4110:4110))
        (PORT d[2] (2392:2392:2392) (2483:2483:2483))
        (PORT d[3] (4602:4602:4602) (4830:4830:4830))
        (PORT d[4] (2944:2944:2944) (2930:2930:2930))
        (PORT d[5] (3136:3136:3136) (3305:3305:3305))
        (PORT d[6] (3727:3727:3727) (3889:3889:3889))
        (PORT d[7] (2961:2961:2961) (3195:3195:3195))
        (PORT d[8] (3123:3123:3123) (3202:3202:3202))
        (PORT d[9] (2985:2985:2985) (2985:2985:2985))
        (PORT d[10] (2705:2705:2705) (2814:2814:2814))
        (PORT d[11] (3165:3165:3165) (3288:3288:3288))
        (PORT d[12] (3033:3033:3033) (3113:3113:3113))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (1779:1779:1779) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1911:1911:1911))
        (PORT datab (2845:2845:2845) (2919:2919:2919))
        (PORT datac (1038:1038:1038) (1012:1012:1012))
        (PORT datad (1076:1076:1076) (1059:1059:1059))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1911:1911:1911))
        (PORT datab (1063:1063:1063) (1045:1045:1045))
        (PORT datac (1454:1454:1454) (1386:1386:1386))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (2010:2010:2010) (2042:2042:2042))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (816:816:816))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2141:2141:2141))
        (PORT ena (2167:2167:2167) (2180:2180:2180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4376:4376:4376))
        (PORT d[1] (4116:4116:4116) (4004:4004:4004))
        (PORT d[2] (4867:4867:4867) (4826:4826:4826))
        (PORT d[3] (4118:4118:4118) (4334:4334:4334))
        (PORT d[4] (2434:2434:2434) (2479:2479:2479))
        (PORT d[5] (3106:3106:3106) (3270:3270:3270))
        (PORT d[6] (3756:3756:3756) (3656:3656:3656))
        (PORT d[7] (2316:2316:2316) (2399:2399:2399))
        (PORT d[8] (3509:3509:3509) (3608:3608:3608))
        (PORT d[9] (3654:3654:3654) (3698:3698:3698))
        (PORT d[10] (2794:2794:2794) (2921:2921:2921))
        (PORT d[11] (3175:3175:3175) (3313:3313:3313))
        (PORT d[12] (3873:3873:3873) (3918:3918:3918))
        (PORT clk (2483:2483:2483) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2498:2498:2498))
        (PORT d[0] (1680:1680:1680) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2672:2672:2672))
        (PORT d[1] (3407:3407:3407) (3362:3362:3362))
        (PORT d[2] (2651:2651:2651) (2619:2619:2619))
        (PORT d[3] (3858:3858:3858) (4030:4030:4030))
        (PORT d[4] (2398:2398:2398) (2385:2385:2385))
        (PORT d[5] (3116:3116:3116) (3289:3289:3289))
        (PORT d[6] (2360:2360:2360) (2357:2357:2357))
        (PORT d[7] (2722:2722:2722) (2839:2839:2839))
        (PORT d[8] (2492:2492:2492) (2491:2491:2491))
        (PORT d[9] (2947:2947:2947) (2915:2915:2915))
        (PORT d[10] (2401:2401:2401) (2542:2542:2542))
        (PORT d[11] (3085:3085:3085) (3205:3205:3205))
        (PORT d[12] (1700:1700:1700) (1707:1707:1707))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (983:983:983) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2389:2389:2389))
        (PORT d[1] (3410:3410:3410) (3362:3362:3362))
        (PORT d[2] (2990:2990:2990) (2943:2943:2943))
        (PORT d[3] (3824:3824:3824) (4006:4006:4006))
        (PORT d[4] (2349:2349:2349) (2338:2338:2338))
        (PORT d[5] (3138:3138:3138) (3313:3313:3313))
        (PORT d[6] (2710:2710:2710) (2703:2703:2703))
        (PORT d[7] (2017:2017:2017) (2151:2151:2151))
        (PORT d[8] (2412:2412:2412) (2402:2402:2402))
        (PORT d[9] (2925:2925:2925) (2890:2890:2890))
        (PORT d[10] (2381:2381:2381) (2523:2523:2523))
        (PORT d[11] (2802:2802:2802) (2944:2944:2944))
        (PORT d[12] (2038:2038:2038) (2037:2037:2037))
        (PORT clk (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2510:2510:2510))
        (PORT d[0] (1257:1257:1257) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2423:2423:2423))
        (PORT datab (1766:1766:1766) (1768:1768:1768))
        (PORT datac (1039:1039:1039) (1012:1012:1012))
        (PORT datad (1073:1073:1073) (1052:1052:1052))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1653:1653:1653))
        (PORT datab (1522:1522:1522) (1476:1476:1476))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1773:1773:1773) (1783:1783:1783))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1655:1655:1655))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2565:2565:2565))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (1064:1064:1064) (1105:1105:1105))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2168:2168:2168))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1256:1256:1256))
        (PORT d[1] (1273:1273:1273) (1326:1326:1326))
        (PORT d[2] (1934:1934:1934) (1982:1982:1982))
        (PORT d[3] (1209:1209:1209) (1266:1266:1266))
        (PORT d[4] (1282:1282:1282) (1337:1337:1337))
        (PORT d[5] (1168:1168:1168) (1208:1208:1208))
        (PORT d[6] (1507:1507:1507) (1549:1549:1549))
        (PORT d[7] (2421:2421:2421) (2598:2598:2598))
        (PORT d[8] (1116:1116:1116) (1165:1165:1165))
        (PORT d[9] (1572:1572:1572) (1620:1620:1620))
        (PORT d[10] (1159:1159:1159) (1193:1193:1193))
        (PORT d[11] (1157:1157:1157) (1191:1191:1191))
        (PORT d[12] (1186:1186:1186) (1238:1238:1238))
        (PORT clk (2493:2493:2493) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (PORT d[0] (1527:1527:1527) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1561:1561:1561))
        (PORT d[1] (1611:1611:1611) (1660:1660:1660))
        (PORT d[2] (1584:1584:1584) (1634:1634:1634))
        (PORT d[3] (1566:1566:1566) (1616:1616:1616))
        (PORT d[4] (1570:1570:1570) (1604:1604:1604))
        (PORT d[5] (1493:1493:1493) (1530:1530:1530))
        (PORT d[6] (1488:1488:1488) (1530:1530:1530))
        (PORT d[7] (2429:2429:2429) (2603:2603:2603))
        (PORT d[8] (1403:1403:1403) (1448:1448:1448))
        (PORT d[9] (1518:1518:1518) (1566:1566:1566))
        (PORT d[10] (1493:1493:1493) (1524:1524:1524))
        (PORT d[11] (2331:2331:2331) (2426:2426:2426))
        (PORT d[12] (1558:1558:1558) (1607:1607:1607))
        (PORT clk (2486:2486:2486) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2501:2501:2501))
        (PORT d[0] (1749:1749:1749) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1449:1449:1449))
        (PORT datab (1388:1388:1388) (1425:1425:1425))
        (PORT datac (961:961:961) (938:938:938))
        (PORT datad (729:729:729) (726:726:726))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2643:2643:2643))
        (PORT d[1] (1440:1440:1440) (1474:1474:1474))
        (PORT d[2] (1260:1260:1260) (1314:1314:1314))
        (PORT d[3] (1196:1196:1196) (1243:1243:1243))
        (PORT d[4] (1570:1570:1570) (1621:1621:1621))
        (PORT d[5] (1156:1156:1156) (1186:1186:1186))
        (PORT d[6] (1149:1149:1149) (1194:1194:1194))
        (PORT d[7] (1490:1490:1490) (1535:1535:1535))
        (PORT d[8] (2536:2536:2536) (2575:2575:2575))
        (PORT d[9] (1154:1154:1154) (1209:1209:1209))
        (PORT d[10] (1100:1100:1100) (1131:1131:1131))
        (PORT d[11] (1125:1125:1125) (1158:1158:1158))
        (PORT d[12] (1853:1853:1853) (1895:1895:1895))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
        (PORT d[0] (2352:2352:2352) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1449:1449:1449))
        (PORT datab (1113:1113:1113) (1104:1104:1104))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (759:759:759) (756:756:756))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1191:1191:1191))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (510:510:510))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2563:2563:2563))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (PORT ena (2081:2081:2081) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2315:2315:2315))
        (PORT d[1] (3045:3045:3045) (3013:3013:3013))
        (PORT d[2] (3009:3009:3009) (2965:2965:2965))
        (PORT d[3] (3821:3821:3821) (3978:3978:3978))
        (PORT d[4] (2363:2363:2363) (2350:2350:2350))
        (PORT d[5] (3438:3438:3438) (3605:3605:3605))
        (PORT d[6] (2684:2684:2684) (2674:2674:2674))
        (PORT d[7] (2354:2354:2354) (2470:2470:2470))
        (PORT d[8] (2380:2380:2380) (2366:2366:2366))
        (PORT d[9] (2988:2988:2988) (2943:2943:2943))
        (PORT d[10] (2468:2468:2468) (2613:2613:2613))
        (PORT d[11] (3106:3106:3106) (3227:3227:3227))
        (PORT d[12] (2326:2326:2326) (2319:2319:2319))
        (PORT clk (2483:2483:2483) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2499:2499:2499))
        (PORT d[0] (1344:1344:1344) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3606:3606:3606))
        (PORT d[1] (3776:3776:3776) (3728:3728:3728))
        (PORT d[2] (2947:2947:2947) (2911:2911:2911))
        (PORT d[3] (3454:3454:3454) (3641:3641:3641))
        (PORT d[4] (1753:1753:1753) (1751:1751:1751))
        (PORT d[5] (2784:2784:2784) (2962:2962:2962))
        (PORT d[6] (2383:2383:2383) (2382:2382:2382))
        (PORT d[7] (2406:2406:2406) (2536:2536:2536))
        (PORT d[8] (2146:2146:2146) (2141:2141:2141))
        (PORT d[9] (3339:3339:3339) (3302:3302:3302))
        (PORT d[10] (2383:2383:2383) (2524:2524:2524))
        (PORT d[11] (2880:2880:2880) (3035:3035:3035))
        (PORT d[12] (1705:1705:1705) (1710:1710:1710))
        (PORT clk (2512:2512:2512) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
        (PORT d[0] (978:978:978) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4024:4024:4024))
        (PORT d[1] (4776:4776:4776) (4630:4630:4630))
        (PORT d[2] (5194:5194:5194) (5149:5149:5149))
        (PORT d[3] (3961:3961:3961) (4201:4201:4201))
        (PORT d[4] (2102:2102:2102) (2155:2155:2155))
        (PORT d[5] (3080:3080:3080) (3241:3241:3241))
        (PORT d[6] (3435:3435:3435) (3344:3344:3344))
        (PORT d[7] (2722:2722:2722) (2800:2800:2800))
        (PORT d[8] (3854:3854:3854) (3953:3953:3953))
        (PORT d[9] (3631:3631:3631) (3674:3674:3674))
        (PORT d[10] (3151:3151:3151) (3275:3275:3275))
        (PORT d[11] (3525:3525:3525) (3654:3654:3654))
        (PORT d[12] (3903:3903:3903) (3959:3959:3959))
        (PORT clk (2495:2495:2495) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2511:2511:2511))
        (PORT d[0] (2416:2416:2416) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2323:2323:2323) (2418:2418:2418))
        (PORT datab (1764:1764:1764) (1766:1766:1766))
        (PORT datac (731:731:731) (711:711:711))
        (PORT datad (1369:1369:1369) (1323:1323:1323))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1484:1484:1484))
        (PORT datab (1765:1765:1765) (1767:1767:1767))
        (PORT datac (1365:1365:1365) (1334:1334:1334))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1659:1659:1659))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2565:2565:2565))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (1058:1058:1058) (1102:1102:1102))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2150:2150:2150))
        (PORT asdata (817:817:817) (819:819:819))
        (PORT clrn (2181:2181:2181) (2169:2169:2169))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2954:2954:2954))
        (PORT d[1] (2979:2979:2979) (2978:2978:2978))
        (PORT d[2] (1996:1996:1996) (2094:2094:2094))
        (PORT d[3] (3929:3929:3929) (4137:4137:4137))
        (PORT d[4] (3751:3751:3751) (3757:3757:3757))
        (PORT d[5] (3873:3873:3873) (4043:4043:4043))
        (PORT d[6] (2988:2988:2988) (3013:3013:3013))
        (PORT d[7] (3017:3017:3017) (3174:3174:3174))
        (PORT d[8] (3514:3514:3514) (3623:3623:3623))
        (PORT d[9] (3713:3713:3713) (3717:3717:3717))
        (PORT d[10] (3379:3379:3379) (3487:3487:3487))
        (PORT d[11] (3456:3456:3456) (3576:3576:3576))
        (PORT d[12] (3432:3432:3432) (3547:3547:3547))
        (PORT clk (2486:2486:2486) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2503:2503:2503))
        (PORT d[0] (2163:2163:2163) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1629:1629:1629))
        (PORT d[1] (1264:1264:1264) (1316:1316:1316))
        (PORT d[2] (1915:1915:1915) (1962:1962:1962))
        (PORT d[3] (1227:1227:1227) (1284:1284:1284))
        (PORT d[4] (1230:1230:1230) (1272:1272:1272))
        (PORT d[5] (1133:1133:1133) (1171:1171:1171))
        (PORT d[6] (1133:1133:1133) (1182:1182:1182))
        (PORT d[7] (2460:2460:2460) (2640:2640:2640))
        (PORT d[8] (1805:1805:1805) (1836:1836:1836))
        (PORT d[9] (1177:1177:1177) (1230:1230:1230))
        (PORT d[10] (1149:1149:1149) (1182:1182:1182))
        (PORT d[11] (1148:1148:1148) (1181:1181:1181))
        (PORT d[12] (1208:1208:1208) (1263:1263:1263))
        (PORT clk (2503:2503:2503) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
        (PORT d[0] (1403:1403:1403) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1254:1254:1254))
        (PORT d[1] (2212:2212:2212) (2236:2236:2236))
        (PORT d[2] (1914:1914:1914) (1961:1961:1961))
        (PORT d[3] (2219:2219:2219) (2243:2243:2243))
        (PORT d[4] (1176:1176:1176) (1231:1231:1231))
        (PORT d[5] (1167:1167:1167) (1207:1207:1207))
        (PORT d[6] (1129:1129:1129) (1169:1169:1169))
        (PORT d[7] (1853:1853:1853) (1895:1895:1895))
        (PORT d[8] (1088:1088:1088) (1135:1135:1135))
        (PORT d[9] (1185:1185:1185) (1238:1238:1238))
        (PORT d[10] (1189:1189:1189) (1228:1228:1228))
        (PORT d[11] (1439:1439:1439) (1475:1475:1475))
        (PORT d[12] (2177:2177:2177) (2211:2211:2211))
        (PORT clk (2498:2498:2498) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2516:2516:2516))
        (PORT d[0] (1493:1493:1493) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1449:1449:1449))
        (PORT datab (1387:1387:1387) (1424:1424:1424))
        (PORT datac (626:626:626) (607:607:607))
        (PORT datad (995:995:995) (968:968:968))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1449:1449:1449))
        (PORT datab (810:810:810) (806:806:806))
        (PORT datac (1410:1410:1410) (1327:1327:1327))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1192:1192:1192))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2555:2555:2555))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (768:768:768))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2563:2563:2563))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (PORT ena (2081:2081:2081) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3231:3231:3231))
        (PORT d[1] (4313:4313:4313) (4201:4201:4201))
        (PORT d[2] (3824:3824:3824) (3757:3757:3757))
        (PORT d[3] (3735:3735:3735) (3822:3822:3822))
        (PORT d[4] (2310:2310:2310) (2418:2418:2418))
        (PORT d[5] (3471:3471:3471) (3579:3579:3579))
        (PORT d[6] (3698:3698:3698) (3841:3841:3841))
        (PORT d[7] (2317:2317:2317) (2430:2430:2430))
        (PORT d[8] (2900:2900:2900) (3012:3012:3012))
        (PORT d[9] (3272:3272:3272) (3283:3283:3283))
        (PORT d[10] (2360:2360:2360) (2458:2458:2458))
        (PORT d[11] (3234:3234:3234) (3416:3416:3416))
        (PORT d[12] (3249:3249:3249) (3284:3284:3284))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (1723:1723:1723) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2778:2778:2778))
        (PORT d[1] (3235:3235:3235) (3190:3190:3190))
        (PORT d[2] (2814:2814:2814) (2822:2822:2822))
        (PORT d[3] (3059:3059:3059) (3209:3209:3209))
        (PORT d[4] (2934:2934:2934) (3072:3072:3072))
        (PORT d[5] (2824:2824:2824) (3002:3002:3002))
        (PORT d[6] (3065:3065:3065) (3055:3055:3055))
        (PORT d[7] (1999:1999:1999) (2132:2132:2132))
        (PORT d[8] (2692:2692:2692) (2709:2709:2709))
        (PORT d[9] (3068:3068:3068) (3074:3074:3074))
        (PORT d[10] (2341:2341:2341) (2442:2442:2442))
        (PORT d[11] (3273:3273:3273) (3463:3463:3463))
        (PORT d[12] (2800:2800:2800) (2791:2791:2791))
        (PORT clk (2506:2506:2506) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2524:2524:2524))
        (PORT d[0] (1643:1643:1643) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2682:2682:2682))
        (PORT d[1] (3227:3227:3227) (3182:3182:3182))
        (PORT d[2] (2792:2792:2792) (2805:2805:2805))
        (PORT d[3] (3417:3417:3417) (3560:3560:3560))
        (PORT d[4] (3002:3002:3002) (3152:3152:3152))
        (PORT d[5] (2756:2756:2756) (2927:2927:2927))
        (PORT d[6] (2726:2726:2726) (2722:2722:2722))
        (PORT d[7] (2852:2852:2852) (3040:3040:3040))
        (PORT d[8] (3080:3080:3080) (3096:3096:3096))
        (PORT d[9] (2427:2427:2427) (2436:2436:2436))
        (PORT d[10] (2020:2020:2020) (2129:2129:2129))
        (PORT d[11] (3277:3277:3277) (3468:3468:3468))
        (PORT d[12] (2826:2826:2826) (2817:2817:2817))
        (PORT clk (2512:2512:2512) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2531:2531:2531))
        (PORT d[0] (1617:1617:1617) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2062:2062:2062))
        (PORT datab (2470:2470:2470) (2495:2495:2495))
        (PORT datac (1013:1013:1013) (991:991:991))
        (PORT datad (1064:1064:1064) (1043:1043:1043))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1480:1480:1480))
        (PORT datab (2471:2471:2471) (2495:2495:2495))
        (PORT datac (1734:1734:1734) (1752:1752:1752))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (2057:2057:2057) (2018:2018:2018))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2569:2569:2569))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1513:1513:1513) (1602:1602:1602))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT ena (1455:1455:1455) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2757:2757:2757))
        (PORT d[1] (3225:3225:3225) (3178:3178:3178))
        (PORT d[2] (2766:2766:2766) (2772:2772:2772))
        (PORT d[3] (3448:3448:3448) (3592:3592:3592))
        (PORT d[4] (3349:3349:3349) (3496:3496:3496))
        (PORT d[5] (2793:2793:2793) (2968:2968:2968))
        (PORT d[6] (3065:3065:3065) (3056:3056:3056))
        (PORT d[7] (2815:2815:2815) (2998:2998:2998))
        (PORT d[8] (2722:2722:2722) (2743:2743:2743))
        (PORT d[9] (3086:3086:3086) (3086:3086:3086))
        (PORT d[10] (2353:2353:2353) (2455:2455:2455))
        (PORT d[11] (3247:3247:3247) (3436:3436:3436))
        (PORT d[12] (2833:2833:2833) (2825:2825:2825))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (1322:1322:1322) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3118:3118:3118))
        (PORT d[1] (2566:2566:2566) (2532:2532:2532))
        (PORT d[2] (3489:3489:3489) (3496:3496:3496))
        (PORT d[3] (2161:2161:2161) (2220:2220:2220))
        (PORT d[4] (1761:1761:1761) (1764:1764:1764))
        (PORT d[5] (2760:2760:2760) (2932:2932:2932))
        (PORT d[6] (2369:2369:2369) (2365:2365:2365))
        (PORT d[7] (1934:1934:1934) (2021:2021:2021))
        (PORT d[8] (2132:2132:2132) (2132:2132:2132))
        (PORT clk (2524:2524:2524) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2542:2542:2542))
        (PORT d[0] (940:940:940) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2457:2457:2457))
        (PORT d[1] (2915:2915:2915) (2883:2883:2883))
        (PORT d[2] (2446:2446:2446) (2462:2462:2462))
        (PORT d[3] (3113:3113:3113) (3262:3262:3262))
        (PORT d[4] (2991:2991:2991) (3142:3142:3142))
        (PORT d[5] (2745:2745:2745) (2916:2916:2916))
        (PORT d[6] (3046:3046:3046) (3036:3036:3036))
        (PORT d[7] (2480:2480:2480) (2672:2672:2672))
        (PORT d[8] (2108:2108:2108) (2151:2151:2151))
        (PORT d[9] (2786:2786:2786) (2792:2792:2792))
        (PORT d[10] (2277:2277:2277) (2378:2378:2378))
        (PORT d[11] (3227:3227:3227) (3423:3423:3423))
        (PORT d[12] (2513:2513:2513) (2508:2508:2508))
        (PORT clk (2510:2510:2510) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2528:2528:2528))
        (PORT d[0] (1634:1634:1634) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2604:2604:2604))
        (PORT d[1] (2904:2904:2904) (2864:2864:2864))
        (PORT d[2] (2774:2774:2774) (2779:2779:2779))
        (PORT d[3] (3404:3404:3404) (3546:3546:3546))
        (PORT d[4] (2999:2999:2999) (3151:3151:3151))
        (PORT d[5] (2785:2785:2785) (2959:2959:2959))
        (PORT d[6] (3070:3070:3070) (3056:3056:3056))
        (PORT d[7] (2798:2798:2798) (2980:2980:2980))
        (PORT d[8] (3000:3000:3000) (3009:3009:3009))
        (PORT d[9] (2774:2774:2774) (2780:2780:2780))
        (PORT d[10] (2059:2059:2059) (2172:2172:2172))
        (PORT d[11] (3229:3229:3229) (3416:3416:3416))
        (PORT d[12] (2755:2755:2755) (2741:2741:2741))
        (PORT clk (2508:2508:2508) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2526:2526:2526))
        (PORT d[0] (1561:1561:1561) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2374:2374:2374))
        (PORT datab (2040:2040:2040) (2083:2083:2083))
        (PORT datac (694:694:694) (680:680:680))
        (PORT datad (1004:1004:1004) (971:971:971))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2373:2373:2373))
        (PORT datab (1077:1077:1077) (1069:1069:1069))
        (PORT datac (1410:1410:1410) (1385:1385:1385))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (2022:2022:2022) (2011:2011:2011))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2575:2575:2575))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (1793:1793:1793) (1832:1832:1832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2168:2168:2168))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2765:2765:2765))
        (PORT d[1] (2575:2575:2575) (2547:2547:2547))
        (PORT d[2] (2788:2788:2788) (2803:2803:2803))
        (PORT d[3] (3467:3467:3467) (3614:3614:3614))
        (PORT d[4] (1988:1988:1988) (1976:1976:1976))
        (PORT d[5] (2766:2766:2766) (2939:2939:2939))
        (PORT d[6] (2744:2744:2744) (2737:2737:2737))
        (PORT d[7] (2874:2874:2874) (3064:3064:3064))
        (PORT d[8] (2447:2447:2447) (2478:2478:2478))
        (PORT d[9] (2407:2407:2407) (2414:2414:2414))
        (PORT d[10] (1987:1987:1987) (2093:2093:2093))
        (PORT d[11] (3281:3281:3281) (3475:3475:3475))
        (PORT d[12] (2849:2849:2849) (2842:2842:2842))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (PORT d[0] (1652:1652:1652) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2700:2700:2700))
        (PORT d[1] (3266:3266:3266) (3221:3221:3221))
        (PORT d[2] (2780:2780:2780) (2793:2793:2793))
        (PORT d[3] (3406:3406:3406) (3549:3549:3549))
        (PORT d[4] (2663:2663:2663) (2815:2815:2815))
        (PORT d[5] (2744:2744:2744) (2913:2913:2913))
        (PORT d[6] (2725:2725:2725) (2721:2721:2721))
        (PORT d[7] (2861:2861:2861) (3048:3048:3048))
        (PORT d[8] (3049:3049:3049) (3062:3062:3062))
        (PORT d[9] (2421:2421:2421) (2429:2429:2429))
        (PORT d[10] (2007:2007:2007) (2114:2114:2114))
        (PORT d[11] (3220:3220:3220) (3405:3405:3405))
        (PORT d[12] (2841:2841:2841) (2834:2834:2834))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (1332:1332:1332) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (2062:2062:2062))
        (PORT datab (2470:2470:2470) (2495:2495:2495))
        (PORT datac (1041:1041:1041) (1015:1015:1015))
        (PORT datad (699:699:699) (688:688:688))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2880:2880:2880))
        (PORT d[1] (3667:3667:3667) (3567:3567:3567))
        (PORT d[2] (3193:3193:3193) (3141:3141:3141))
        (PORT d[3] (3068:3068:3068) (3186:3186:3186))
        (PORT d[4] (2268:2268:2268) (2377:2377:2377))
        (PORT d[5] (3044:3044:3044) (3154:3154:3154))
        (PORT d[6] (3317:3317:3317) (3469:3469:3469))
        (PORT d[7] (2327:2327:2327) (2438:2438:2438))
        (PORT d[8] (2904:2904:2904) (3018:3018:3018))
        (PORT d[9] (3279:3279:3279) (3290:3290:3290))
        (PORT d[10] (2409:2409:2409) (2510:2510:2510))
        (PORT d[11] (3216:3216:3216) (3397:3397:3397))
        (PORT d[12] (3209:3209:3209) (3237:3237:3237))
        (PORT clk (2493:2493:2493) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2511:2511:2511))
        (PORT d[0] (1763:1763:1763) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2386:2386:2386))
        (PORT datab (1124:1124:1124) (1105:1105:1105))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1502:1502:1502) (1525:1525:1525))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (2054:2054:2054) (2014:2014:2014))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2569:2569:2569))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (1684:1684:1684) (1697:1697:1697))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT ena (1455:1455:1455) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3268:3268:3268))
        (PORT d[1] (4302:4302:4302) (4189:4189:4189))
        (PORT d[2] (4107:4107:4107) (4020:4020:4020))
        (PORT d[3] (3409:3409:3409) (3526:3526:3526))
        (PORT d[4] (2263:2263:2263) (2373:2373:2373))
        (PORT d[5] (3479:3479:3479) (3588:3588:3588))
        (PORT d[6] (3809:3809:3809) (3718:3718:3718))
        (PORT d[7] (2672:2672:2672) (2777:2777:2777))
        (PORT d[8] (3261:3261:3261) (3368:3368:3368))
        (PORT d[9] (3233:3233:3233) (3241:3241:3241))
        (PORT d[10] (2398:2398:2398) (2500:2500:2500))
        (PORT d[11] (3573:3573:3573) (3746:3746:3746))
        (PORT d[12] (3258:3258:3258) (3293:3293:3293))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (PORT d[0] (1750:1750:1750) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3240:3240:3240))
        (PORT d[1] (4350:4350:4350) (4240:4240:4240))
        (PORT d[2] (3817:3817:3817) (3748:3748:3748))
        (PORT d[3] (3430:3430:3430) (3543:3543:3543))
        (PORT d[4] (2251:2251:2251) (2356:2356:2356))
        (PORT d[5] (3421:3421:3421) (3524:3524:3524))
        (PORT d[6] (3710:3710:3710) (3853:3853:3853))
        (PORT d[7] (2628:2628:2628) (2730:2730:2730))
        (PORT d[8] (3286:3286:3286) (3394:3394:3394))
        (PORT d[9] (3292:3292:3292) (3304:3304:3304))
        (PORT d[10] (2075:2075:2075) (2187:2187:2187))
        (PORT d[11] (3614:3614:3614) (3783:3783:3783))
        (PORT d[12] (3257:3257:3257) (3292:3292:3292))
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (PORT d[0] (2093:2093:2093) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3638:3638:3638))
        (PORT d[1] (4696:4696:4696) (4579:4579:4579))
        (PORT d[2] (4171:4171:4171) (4098:4098:4098))
        (PORT d[3] (4073:4073:4073) (4175:4175:4175))
        (PORT d[4] (1913:1913:1913) (1987:1987:1987))
        (PORT d[5] (2823:2823:2823) (2997:2997:2997))
        (PORT d[6] (3446:3446:3446) (3355:3355:3355))
        (PORT d[7] (2689:2689:2689) (2799:2799:2799))
        (PORT d[8] (3196:3196:3196) (3307:3307:3307))
        (PORT d[9] (3353:3353:3353) (3377:3377:3377))
        (PORT d[10] (2457:2457:2457) (2565:2565:2565))
        (PORT d[11] (3607:3607:3607) (3779:3779:3779))
        (PORT d[12] (3613:3613:3613) (3645:3645:3645))
        (PORT clk (2507:2507:2507) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2525:2525:2525))
        (PORT d[0] (1977:1977:1977) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2605:2605:2605))
        (PORT datab (1987:1987:1987) (2078:2078:2078))
        (PORT datac (791:791:791) (795:795:795))
        (PORT datad (408:408:408) (411:411:411))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2248:2248:2248))
        (PORT datab (853:853:853) (851:851:851))
        (PORT datac (1442:1442:1442) (1359:1359:1359))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (2046:2046:2046) (2058:2058:2058))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2567:2567:2567))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (2497:2497:2497) (2511:2511:2511))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2563:2563:2563))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2152:2152:2152))
        (PORT ena (2081:2081:2081) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4325:4325:4325))
        (PORT d[1] (4795:4795:4795) (4650:4650:4650))
        (PORT d[2] (4816:4816:4816) (4734:4734:4734))
        (PORT d[3] (3974:3974:3974) (4215:4215:4215))
        (PORT d[4] (2104:2104:2104) (2155:2155:2155))
        (PORT d[5] (3105:3105:3105) (3266:3266:3266))
        (PORT d[6] (3467:3467:3467) (3380:3380:3380))
        (PORT d[7] (2715:2715:2715) (2793:2793:2793))
        (PORT d[8] (3816:3816:3816) (3911:3911:3911))
        (PORT d[9] (3636:3636:3636) (3681:3681:3681))
        (PORT d[10] (3113:3113:3113) (3232:3232:3232))
        (PORT d[11] (3464:3464:3464) (3592:3592:3592))
        (PORT d[12] (3576:3576:3576) (3643:3643:3643))
        (PORT clk (2491:2491:2491) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2508:2508:2508))
        (PORT d[0] (1611:1611:1611) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3261:3261:3261))
        (PORT d[1] (3420:3420:3420) (3360:3360:3360))
        (PORT d[2] (2934:2934:2934) (2896:2896:2896))
        (PORT d[3] (3847:3847:3847) (4032:4032:4032))
        (PORT d[4] (2427:2427:2427) (2415:2415:2415))
        (PORT d[5] (2785:2785:2785) (2963:2963:2963))
        (PORT d[6] (2359:2359:2359) (2356:2356:2356))
        (PORT d[7] (2723:2723:2723) (2840:2840:2840))
        (PORT d[8] (2461:2461:2461) (2457:2457:2457))
        (PORT d[9] (2979:2979:2979) (2951:2951:2951))
        (PORT d[10] (2428:2428:2428) (2571:2571:2571))
        (PORT d[11] (3090:3090:3090) (3211:3211:3211))
        (PORT d[12] (1710:1710:1710) (1716:1716:1716))
        (PORT clk (2508:2508:2508) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2525:2525:2525))
        (PORT d[0] (986:986:986) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2048:2048:2048))
        (PORT d[1] (2749:2749:2749) (2727:2727:2727))
        (PORT d[2] (2092:2092:2092) (2085:2085:2085))
        (PORT d[3] (3490:3490:3490) (3680:3680:3680))
        (PORT d[4] (2058:2058:2058) (2054:2054:2054))
        (PORT d[5] (3138:3138:3138) (3314:3314:3314))
        (PORT d[6] (2683:2683:2683) (2673:2673:2673))
        (PORT d[7] (2361:2361:2361) (2485:2485:2485))
        (PORT d[8] (2136:2136:2136) (2136:2136:2136))
        (PORT d[9] (2619:2619:2619) (2593:2593:2593))
        (PORT d[10] (2398:2398:2398) (2540:2540:2540))
        (PORT d[11] (3062:3062:3062) (3181:3181:3181))
        (PORT d[12] (2053:2053:2053) (2051:2051:2051))
        (PORT clk (2488:2488:2488) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2505:2505:2505))
        (PORT d[0] (1307:1307:1307) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2417:2417:2417))
        (PORT datab (1764:1764:1764) (1766:1766:1766))
        (PORT datac (1022:1022:1022) (1002:1002:1002))
        (PORT datad (1376:1376:1376) (1348:1348:1348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1653:1653:1653))
        (PORT datab (1394:1394:1394) (1366:1366:1366))
        (PORT datac (1641:1641:1641) (1652:1652:1652))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1662:1662:1662))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2565:2565:2565))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (1029:1029:1029) (1075:1075:1075))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2168:2168:2168))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4341:4341:4341))
        (PORT d[1] (4123:4123:4123) (4011:4011:4011))
        (PORT d[2] (5177:5177:5177) (5129:5129:5129))
        (PORT d[3] (3935:3935:3935) (4169:4169:4169))
        (PORT d[4] (2474:2474:2474) (2511:2511:2511))
        (PORT d[5] (3413:3413:3413) (3568:3568:3568))
        (PORT d[6] (3780:3780:3780) (3679:3679:3679))
        (PORT d[7] (2675:2675:2675) (2750:2750:2750))
        (PORT d[8] (3834:3834:3834) (3931:3931:3931))
        (PORT d[9] (3648:3648:3648) (3693:3693:3693))
        (PORT d[10] (3099:3099:3099) (3216:3216:3216))
        (PORT d[11] (3217:3217:3217) (3355:3355:3355))
        (PORT d[12] (3645:3645:3645) (3705:3705:3705))
        (PORT clk (2486:2486:2486) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2505:2505:2505))
        (PORT d[0] (2422:2422:2422) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4061:4061:4061))
        (PORT d[1] (5069:5069:5069) (4950:4950:4950))
        (PORT d[2] (4515:4515:4515) (4440:4440:4440))
        (PORT d[3] (3969:3969:3969) (4211:4211:4211))
        (PORT d[4] (1872:1872:1872) (1937:1937:1937))
        (PORT d[5] (3140:3140:3140) (3304:3304:3304))
        (PORT d[6] (3445:3445:3445) (3355:3355:3355))
        (PORT d[7] (2012:2012:2012) (2114:2114:2114))
        (PORT d[8] (2880:2880:2880) (2999:2999:2999))
        (PORT d[9] (3684:3684:3684) (3698:3698:3698))
        (PORT d[10] (2847:2847:2847) (2952:2952:2952))
        (PORT d[11] (3558:3558:3558) (3688:3688:3688))
        (PORT d[12] (3923:3923:3923) (3979:3979:3979))
        (PORT clk (2502:2502:2502) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2518:2518:2518))
        (PORT d[0] (2326:2326:2326) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4052:4052:4052))
        (PORT d[1] (5015:5015:5015) (4893:4893:4893))
        (PORT d[2] (4514:4514:4514) (4439:4439:4439))
        (PORT d[3] (4084:4084:4084) (4191:4191:4191))
        (PORT d[4] (1890:1890:1890) (1962:1962:1962))
        (PORT d[5] (3139:3139:3139) (3304:3304:3304))
        (PORT d[6] (2893:2893:2893) (2835:2835:2835))
        (PORT d[7] (2017:2017:2017) (2103:2103:2103))
        (PORT d[8] (3180:3180:3180) (3281:3281:3281))
        (PORT d[9] (3702:3702:3702) (3718:3718:3718))
        (PORT d[10] (2386:2386:2386) (2524:2524:2524))
        (PORT d[11] (3630:3630:3630) (3805:3805:3805))
        (PORT d[12] (3924:3924:3924) (3980:3980:3980))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2520:2520:2520))
        (PORT d[0] (1688:1688:1688) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2350:2350:2350))
        (PORT datab (2874:2874:2874) (2938:2938:2938))
        (PORT datac (757:757:757) (746:746:746))
        (PORT datad (1022:1022:1022) (1001:1001:1001))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2350:2350:2350))
        (PORT datab (1054:1054:1054) (1035:1035:1035))
        (PORT datac (1649:1649:1649) (1669:1669:1669))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1856:1856:1856) (1895:1895:1895))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2547:2547:2547))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1374:1374:1374) (1449:1449:1449))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2581:2581:2581))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2185:2185:2185) (2173:2173:2173))
        (PORT ena (1455:1455:1455) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4062:4062:4062))
        (PORT d[1] (4776:4776:4776) (4630:4630:4630))
        (PORT d[2] (4825:4825:4825) (4742:4742:4742))
        (PORT d[3] (3969:3969:3969) (4210:4210:4210))
        (PORT d[4] (2070:2070:2070) (2120:2120:2120))
        (PORT d[5] (2817:2817:2817) (2989:2989:2989))
        (PORT d[6] (3428:3428:3428) (3336:3336:3336))
        (PORT d[7] (2728:2728:2728) (2809:2809:2809))
        (PORT d[8] (3823:3823:3823) (3919:3919:3919))
        (PORT d[9] (3742:3742:3742) (3761:3761:3761))
        (PORT d[10] (3121:3121:3121) (3240:3240:3240))
        (PORT d[11] (3501:3501:3501) (3632:3632:3632))
        (PORT d[12] (3553:3553:3553) (3614:3614:3614))
        (PORT clk (2498:2498:2498) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2515:2515:2515))
        (PORT d[0] (1681:1681:1681) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3619:3619:3619))
        (PORT d[1] (3765:3765:3765) (3717:3717:3717))
        (PORT d[2] (3007:3007:3007) (2974:2974:2974))
        (PORT d[3] (2645:2645:2645) (2592:2592:2592))
        (PORT d[4] (1679:1679:1679) (1674:1674:1674))
        (PORT d[5] (2808:2808:2808) (2988:2988:2988))
        (PORT d[6] (2394:2394:2394) (2385:2385:2385))
        (PORT d[7] (2714:2714:2714) (2834:2834:2834))
        (PORT d[8] (2151:2151:2151) (2148:2148:2148))
        (PORT d[9] (3314:3314:3314) (3275:3275:3275))
        (PORT d[10] (2445:2445:2445) (2558:2558:2558))
        (PORT d[11] (3201:3201:3201) (3346:3346:3346))
        (PORT d[12] (2255:2255:2255) (2228:2228:2228))
        (PORT clk (2515:2515:2515) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2532:2532:2532))
        (PORT d[0] (855:855:855) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2383:2383:2383))
        (PORT d[1] (3427:3427:3427) (3382:3382:3382))
        (PORT d[2] (2688:2688:2688) (2650:2650:2650))
        (PORT d[3] (4153:4153:4153) (4326:4326:4326))
        (PORT d[4] (2102:2102:2102) (2096:2096:2096))
        (PORT d[5] (3162:3162:3162) (3340:3340:3340))
        (PORT d[6] (2709:2709:2709) (2701:2701:2701))
        (PORT d[7] (2684:2684:2684) (2800:2800:2800))
        (PORT d[8] (2452:2452:2452) (2447:2447:2447))
        (PORT d[9] (2971:2971:2971) (2942:2942:2942))
        (PORT d[10] (2370:2370:2370) (2511:2511:2511))
        (PORT d[11] (3072:3072:3072) (3192:3192:3192))
        (PORT d[12] (1997:1997:1997) (1996:1996:1996))
        (PORT clk (2500:2500:2500) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2515:2515:2515))
        (PORT d[0] (1291:1291:1291) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2423:2423:2423))
        (PORT datab (1415:1415:1415) (1416:1416:1416))
        (PORT datac (732:732:732) (713:713:713))
        (PORT datad (1075:1075:1075) (1053:1053:1053))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1336:1336:1336))
        (PORT datab (1169:1169:1169) (1128:1128:1128))
        (PORT datac (1418:1418:1418) (1394:1394:1394))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1639:1639:1639) (1605:1605:1605))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2569:2569:2569))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (973:973:973) (1007:1007:1007))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2168:2168:2168))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
)
