// Seed: 807164633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_7(
      .id_0(1'b0), .id_1(id_6), .id_2((1 == id_4))
  );
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri0 id_6
);
  rpmos (id_6, 1);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
  assign id_6 = 1'b0;
endmodule
