strict digraph "" {
	node [label="\N"];
	"3362:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f093246fb50>",
		fillcolor=turquoise,
		label="3362:BL
count_timeout <= 12'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f093246f910>]",
		style=filled,
		typ=Block];
	"Leaf_3357:AL"	 [def_var="['count_timeout']",
		label="Leaf_3357:AL"];
	"3362:BL" -> "Leaf_3357:AL"	 [cond="[]",
		lineno=None];
	"3367:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f093246fbd0>",
		fillcolor=springgreen,
		label="3367:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3373:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f093246fc90>",
		fillcolor=turquoise,
		label="3373:BL
count_timeout <= 12'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f093246fc50>]",
		style=filled,
		typ=Block];
	"3367:IF" -> "3373:BL"	 [cond="['count_timeout', 'TIMEOUT_TX', 'state_tx', 'IDLE']",
		label="!(((count_timeout <= TIMEOUT_TX) && (state_tx == IDLE)))",
		lineno=3367];
	"3368:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f093246fe10>",
		fillcolor=turquoise,
		label="3368:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3367:IF" -> "3368:BL"	 [cond="['count_timeout', 'TIMEOUT_TX', 'state_tx', 'IDLE']",
		label="((count_timeout <= TIMEOUT_TX) && (state_tx == IDLE))",
		lineno=3367];
	"3369:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f093246fed0>",
		fillcolor=springgreen,
		label="3369:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3370:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f093246fe90>",
		fillcolor=firebrick,
		label="3370:NS
count_timeout <= count_timeout + 12'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f093246fe90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3369:IF" -> "3370:NS"	 [cond="['SDA', 'SCL']",
		label="((SDA == 1'b0) && (SCL == 1'b0))",
		lineno=3369];
	"3370:NS" -> "Leaf_3357:AL"	 [cond="[]",
		lineno=None];
	"3373:BL" -> "Leaf_3357:AL"	 [cond="[]",
		lineno=None];
	"3368:BL" -> "3369:IF"	 [cond="[]",
		lineno=None];
	"3357:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0932348510>",
		clk_sens=True,
		fillcolor=gold,
		label="3357:AL",
		sens="['PCLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['SCL', 'TIMEOUT_TX', 'count_timeout', 'IDLE', 'SDA', 'PRESETn', 'state_tx']"];
	"3358:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0932348610>",
		fillcolor=turquoise,
		label="3358:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3357:AL" -> "3358:BL"	 [cond="[]",
		lineno=None];
	"3361:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0932348650>",
		fillcolor=springgreen,
		label="3361:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3358:BL" -> "3361:IF"	 [cond="[]",
		lineno=None];
	"3366:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0932348690>",
		fillcolor=turquoise,
		label="3366:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3366:BL" -> "3367:IF"	 [cond="[]",
		lineno=None];
	"3361:IF" -> "3362:BL"	 [cond="['PRESETn']",
		label="(!PRESETn)",
		lineno=3361];
	"3361:IF" -> "3366:BL"	 [cond="['PRESETn']",
		label="!((!PRESETn))",
		lineno=3361];
}
