Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c758f81ad5594ed5a58a99a7822b6a1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_2_2_circuit_tb_behav xil_defaultlib.lab5_2_2_circuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab5_2_2_circuit
Compiling module xil_defaultlib.lab5_2_2_circuit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_2_2_circuit_tb_behav
