#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 18:49:30 2018
# Process ID: 9153
# Current directory: /home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1389.547 ; gain = 69.031 ; free physical = 8048 ; free virtual = 30855
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 274ede59e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bc661522

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 16df5f077

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 134 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 151d8d3d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508
Ending Logic Optimization Task | Checksum: 151d8d3d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 151d8d3d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7701 ; free virtual = 30508
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.977 ; gain = 488.461 ; free physical = 7701 ; free virtual = 30508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.992 ; gain = 0.000 ; free physical = 7696 ; free virtual = 30504
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30493
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30493

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 91acc988

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.8 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.9 OverlappingPBlocksChecker
Phase 1.1.1.9 OverlappingPBlocksChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.10 CheckerForUnsupportedConstraints
Phase 1.1.1.8 CheckerForMandatoryPrePlacedCells | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.13 HdioRelatedChecker
Phase 1.1.1.12 DisallowedInsts | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.14 Laguna PBlock Checker
Phase 1.1.1.14 Laguna PBlock Checker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.10 CheckerForUnsupportedConstraints | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493
Phase 1.1.1.13 HdioRelatedChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7685 ; free virtual = 30493
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8d124e79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8d124e79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1666c7e2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7650 ; free virtual = 30458

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 242b7612f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7646 ; free virtual = 30454

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 242b7612f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7632 ; free virtual = 30440
Phase 1.2.1 Place Init Design | Checksum: 16ed1a17b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.035 ; gain = 37.027 ; free physical = 7610 ; free virtual = 30418
Phase 1.2 Build Placer Netlist Model | Checksum: 16ed1a17b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.035 ; gain = 37.027 ; free physical = 7610 ; free virtual = 30418

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16ed1a17b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.035 ; gain = 37.027 ; free physical = 7626 ; free virtual = 30435
Phase 1 Placer Initialization | Checksum: 16ed1a17b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.035 ; gain = 37.027 ; free physical = 7626 ; free virtual = 30434

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22db2b8ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7614 ; free virtual = 30422

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22db2b8ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7614 ; free virtual = 30422

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1066168e6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7614 ; free virtual = 30422

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eaf6c9fd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7614 ; free virtual = 30422

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1eaf6c9fd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7614 ; free virtual = 30422

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14cb51da1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7613 ; free virtual = 30421

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14cb51da1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7613 ; free virtual = 30421

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 23daed682

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7606 ; free virtual = 30414

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 27a9092b1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7606 ; free virtual = 30414

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 27a9092b1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7606 ; free virtual = 30414

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 27a9092b1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7606 ; free virtual = 30414
Phase 3 Detail Placement | Checksum: 27a9092b1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7606 ; free virtual = 30414

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1a2436070

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7556 ; free virtual = 30364

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.789. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1e48a17db

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364
Phase 4.1 Post Commit Optimization | Checksum: 1e48a17db

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e48a17db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1e48a17db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1e48a17db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1e48a17db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 23d353f20

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23d353f20

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364
Ending Placer Task | Checksum: 18f2e70f9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 1966.062 ; gain = 93.055 ; free physical = 7555 ; free virtual = 30364
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1966.062 ; gain = 0.000 ; free physical = 7544 ; free virtual = 30363
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1966.062 ; gain = 0.000 ; free physical = 7551 ; free virtual = 30362
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1966.062 ; gain = 0.000 ; free physical = 7549 ; free virtual = 30360
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1966.062 ; gain = 0.000 ; free physical = 7549 ; free virtual = 30360
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0f8d384 ConstDB: 0 ShapeSum: be359d75 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 157317b4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2064.871 ; gain = 98.809 ; free physical = 7432 ; free virtual = 30244

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 157317b4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2064.871 ; gain = 98.809 ; free physical = 7435 ; free virtual = 30246

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 157317b4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2064.871 ; gain = 98.809 ; free physical = 7427 ; free virtual = 30239

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 157317b4a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2064.871 ; gain = 98.809 ; free physical = 7427 ; free virtual = 30239
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16cec1d08

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2080.125 ; gain = 114.062 ; free physical = 7391 ; free virtual = 30202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.802  | TNS=0.000  | WHS=-0.174 | THS=-128.856|

Phase 2 Router Initialization | Checksum: 1b61f1a0b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2080.125 ; gain = 114.062 ; free physical = 7395 ; free virtual = 30207

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15d376776

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2080.125 ; gain = 114.062 ; free physical = 7372 ; free virtual = 30184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10109
 Number of Nodes with overlaps = 3725
 Number of Nodes with overlaps = 1549
 Number of Nodes with overlaps = 823
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 215

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15cdae0ba

Time (s): cpu = 00:20:43 ; elapsed = 00:04:44 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 3872 ; free virtual = 26688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 16d1b82fc

Time (s): cpu = 00:20:45 ; elapsed = 00:04:45 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 3872 ; free virtual = 26688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9262
 Number of Nodes with overlaps = 2528
 Number of Nodes with overlaps = 651
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 25e50d38b

Time (s): cpu = 00:30:10 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6773 ; free virtual = 29605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 249db3b6b

Time (s): cpu = 00:30:10 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6773 ; free virtual = 29605
Phase 4 Rip-up And Reroute | Checksum: 249db3b6b

Time (s): cpu = 00:30:10 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29604

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1abc1503c

Time (s): cpu = 00:30:11 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.665  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1abc1503c

Time (s): cpu = 00:30:11 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29603

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1abc1503c

Time (s): cpu = 00:30:11 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603
Phase 5 Delay and Skew Optimization | Checksum: 1abc1503c

Time (s): cpu = 00:30:11 ; elapsed = 00:06:27 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23f273cff

Time (s): cpu = 00:30:12 ; elapsed = 00:06:28 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.665  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f3f88642

Time (s): cpu = 00:30:12 ; elapsed = 00:06:28 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603
Phase 6 Post Hold Fix | Checksum: 1f3f88642

Time (s): cpu = 00:30:12 ; elapsed = 00:06:28 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.49384 %
  Global Horizontal Routing Utilization  = 8.36616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213df7661

Time (s): cpu = 00:30:12 ; elapsed = 00:06:28 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213df7661

Time (s): cpu = 00:30:13 ; elapsed = 00:06:28 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6770 ; free virtual = 29603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cafa3111

Time (s): cpu = 00:30:13 ; elapsed = 00:06:29 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29604

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.665  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cafa3111

Time (s): cpu = 00:30:13 ; elapsed = 00:06:29 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:30:13 ; elapsed = 00:06:29 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29604

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:30:15 ; elapsed = 00:06:30 . Memory (MB): peak = 2142.086 ; gain = 176.023 ; free physical = 6771 ; free virtual = 29604
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2174.102 ; gain = 0.000 ; free physical = 6755 ; free virtual = 29604
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/random_pulse_generator_dt/random_pulse_generator_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 18:56:53 2018...
