#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Dec  3 14:34:46 2018
# Process ID: 9060
# Current directory: w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7564 W:\ELEC3500\lab\lab_9\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
INFO: [Project 1-313] Project file moved from 'E:/Documents/xilinx/fpga_alarm_clock/alarm_clock' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 886.395 ; gain = 156.574
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  3 14:36:24 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 14:36:24 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 899.184 ; gain = 0.000
reset_run impl_1 -prev_step 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.133 ; gain = 103.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 31 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
WARNING: [Synth 8-689] width (11) of port connection 'audio' does not match port width (16) of module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:194]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-689] width (11) of port connection 'duty_in' does not match port width (8) of module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:208]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.824 ; gain = 248.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1179.824 ; gain = 248.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1179.824 ; gain = 248.391
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.859 ; gain = 581.426
56 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.859 ; gain = 582.797
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 31 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-689] width (16) of port connection 'duty_in' does not match port width (8) of module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:208]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1595.531 ; gain = 82.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.531 ; gain = 82.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.531 ; gain = 82.672
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.484 ; gain = 106.625
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1619.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 31 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1625.977 ; gain = 6.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1625.977 ; gain = 6.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1625.977 ; gain = 6.492
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1649.996 ; gain = 30.512
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1649.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 31 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1649.996 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1692.301 ; gain = 42.305
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/audio_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/audio_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  3 14:57:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  3 14:57:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /audio_tb/swg/edge_period was not found in the design.
WARNING: Simulation object /audio_tb/swg/new_edge was not found in the design.
WARNING: Simulation object /audio_tb/swg/change_freq was not found in the design.
WARNING: Simulation object /audio_tb/swg/count was not found in the design.
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1692.301 ; gain = 0.000
run all
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type functional
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.301 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Dec  3 15:02:46 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.301 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/hours_t_bcd_e_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/hours_t_bcd_e_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/pwm_driver_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/pwm_driver_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/mins_t_bcd_e_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/mins_t_bcd_e_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/count_to_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/count_to_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/clock_counter_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/clock_counter_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/debounce_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/debounce_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/master_controller_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/master_controller_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_on_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_on_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/display_mux_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/display_mux_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/increment_driver_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/increment_driver_tb.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/read_audio_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/read_audio_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/sequential_enable_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/sequential_enable_tb.v
close [ open W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/seg_driver_tb.v w ]
add_files -fileset sim_1 W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/seg_driver_tb.v
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 8335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'count_to__parameterized6' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:275]
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2316.426 ; gain = 576.211
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2316.953 ; gain = 624.652
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-311] analyzing module clock_counter_1
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-311] analyzing module count_to__parameterized0
INFO: [VRFC 10-311] analyzing module count_to__parameterized1
INFO: [VRFC 10-311] analyzing module count_to__parameterized1_5
INFO: [VRFC 10-311] analyzing module count_to__parameterized2
INFO: [VRFC 10-311] analyzing module count_to__parameterized2_4
INFO: [VRFC 10-311] analyzing module count_to__parameterized3
INFO: [VRFC 10-311] analyzing module count_to__parameterized3_3
INFO: [VRFC 10-311] analyzing module count_to__parameterized4
INFO: [VRFC 10-311] analyzing module count_to__parameterized5
INFO: [VRFC 10-311] analyzing module count_to__parameterized6
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-311] analyzing module increment_driver_2
INFO: [VRFC 10-311] analyzing module increment_driver_6
INFO: [VRFC 10-311] analyzing module increment_driver_7
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
WARNING: [VRFC 10-2845] overwriting previous definition of module count_to [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
WARNING: [VRFC 10-2845] overwriting previous definition of module pwm_driver [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
WARNING: [VRFC 10-2845] overwriting previous definition of module read_audio [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot audio_tb_func_synth xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2316.953 ; gain = 624.652
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-311] analyzing module clock_counter_1
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-311] analyzing module count_to__parameterized0
INFO: [VRFC 10-311] analyzing module count_to__parameterized1
INFO: [VRFC 10-311] analyzing module count_to__parameterized1_5
INFO: [VRFC 10-311] analyzing module count_to__parameterized2
INFO: [VRFC 10-311] analyzing module count_to__parameterized2_4
INFO: [VRFC 10-311] analyzing module count_to__parameterized3
INFO: [VRFC 10-311] analyzing module count_to__parameterized3_3
INFO: [VRFC 10-311] analyzing module count_to__parameterized4
INFO: [VRFC 10-311] analyzing module count_to__parameterized5
INFO: [VRFC 10-311] analyzing module count_to__parameterized6
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-311] analyzing module increment_driver_2
INFO: [VRFC 10-311] analyzing module increment_driver_6
INFO: [VRFC 10-311] analyzing module increment_driver_7
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
WARNING: [VRFC 10-2845] overwriting previous definition of module count_to [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
WARNING: [VRFC 10-2845] overwriting previous definition of module pwm_driver [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
WARNING: [VRFC 10-2845] overwriting previous definition of module read_audio [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot audio_tb_func_synth xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_func_synth

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/xsim.dir/audio_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/xsim.dir/audio_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  3 15:12:11 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  3 15:12:11 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2316.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_func_synth -key {Post-Synthesis:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /audio_tb/swg/edge_period was not found in the design.
WARNING: Simulation object /audio_tb/swg/new_edge was not found in the design.
WARNING: Simulation object /audio_tb/swg/change_freq was not found in the design.
WARNING: Simulation object /audio_tb/swg/count was not found in the design.
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2316.953 ; gain = 0.000
current_design rtl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.852 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /audio_tb/swg/edge_period was not found in the design.
WARNING: Simulation object /audio_tb/swg/new_edge was not found in the design.
WARNING: Simulation object /audio_tb/swg/change_freq was not found in the design.
WARNING: Simulation object /audio_tb/swg/count was not found in the design.
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2422.852 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2428.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 31 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2515.363 ; gain = 87.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2515.363 ; gain = 87.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2515.363 ; gain = 87.254
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2603.547 ; gain = 176.953
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 15:33:19 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 15:33:19 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2603.547 ; gain = 0.000
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2603.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:81]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:89]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:97]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-3848] Net audio_led in module/entity top does not have driver. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:44]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port audio_led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2603.547 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'audio_out[0]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'audio_out[1]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'audio_out[2]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'audio_out[3]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'audio_out[4]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'audio_out[5]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'audio_out[6]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'audio_out[7]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'audio_out[8]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'audio_out[9]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'audio_out[10]'. [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc:45]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2631.867 ; gain = 28.320
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.867 ; gain = 1.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2632.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_16b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:81]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:89]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:97]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2632.867 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.535 ; gain = 31.668
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 15:52:16 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 15:52:16 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2664.535 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7665A
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7665A
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 8335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'count_to__parameterized0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:275]
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3292.098 ; gain = 128.176
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3292.098 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  3 16:17:43 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 16:17:43 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3292.098 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:59]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:40]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:47]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3292.098 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA79D5A
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:60]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:41]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:48]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3292.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3293.684 ; gain = 1.586
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:60]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:41]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:48]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3293.684 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3293.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3293.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3299.020 ; gain = 5.336
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3299.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:73]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:76]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:83]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3299.020 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3303.414 ; gain = 4.395
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:74]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:80]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:87]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3303.414 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3303.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3303.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3306.379 ; gain = 2.965
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 4 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:48]
WARNING: [VRFC 10-597] element index 5 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:49]
WARNING: [VRFC 10-597] element index 6 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:50]
WARNING: [VRFC 10-597] element index 7 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:51]
WARNING: [VRFC 10-597] element index 8 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:52]
WARNING: [VRFC 10-597] element index 9 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:53]
WARNING: [VRFC 10-597] element index 10 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:54]
WARNING: [VRFC 10-597] element index 11 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:55]
WARNING: [VRFC 10-597] element index 12 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:56]
WARNING: [VRFC 10-597] element index 13 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:57]
WARNING: [VRFC 10-597] element index 14 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:58]
WARNING: [VRFC 10-597] element index 15 into genblk1.audio_data is out of bounds [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16,tb=1)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3306.379 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3306.379 ; gain = 0.000
run all
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16,tb=1)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /audio_tb/swg/edge_period was not found in the design.
WARNING: Simulation object /audio_tb/swg/new_edge was not found in the design.
WARNING: Simulation object /audio_tb/swg/change_freq was not found in the design.
WARNING: Simulation object /audio_tb/swg/count was not found in the design.
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3306.379 ; gain = 0.000
run 200 us
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/audio_tb/audio_pwm}} 
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/audio_tb/pwm_d}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.read_audio(BIT_WIDTH=16,tb=1)
Compiling module xil_defaultlib.pwm_driver(AUDIO_W=16)
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3306.379 ; gain = 0.000
run 200 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=8,COUNT_TO=...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=8,COUNT_TO=...
Compiling module xil_defaultlib.read_audio(tb=1)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3306.379 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3306.379 ; gain = 0.000
run 200 us
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/audio_tb/ra/addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=16,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=8,COUNT_TO=...
Compiling module xil_defaultlib.read_audio(tb=1)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3306.379 ; gain = 0.000
run 200 us
save_wave_config {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg}
save_wave_config {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg}
add_files -fileset sim_1 -norecurse W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
set_property xsim.view {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg} [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  3 17:22:10 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 17:22:10 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3306.379 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=12,COUNT_TO...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=8,COUNT_TO=...
Compiling module xil_defaultlib.read_audio(tb=1)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File music_16b.rom referenced on W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v at line 52 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3306.379 ; gain = 0.000
run 200 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3306.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:74]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:80]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:87]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register pwm_ramp_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:45]
WARNING: [Synth 8-5788] Register pwm_out_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-350] instance 'pwm_d' of module 'pwm_driver' requires 4 connections, but only 3 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:215]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pwm_d:rst to constant 0 [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:215]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3306.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3306.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.262 ; gain = 8.883
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  3 17:32:05 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 17:32:05 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3315.262 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3315.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:74]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:80]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:87]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register pwm_ramp_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:45]
WARNING: [Synth 8-5788] Register pwm_out_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
WARNING: [Synth 8-350] instance 'pwm_d' of module 'pwm_driver' requires 4 connections, but only 3 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:215]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3315.262 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pwm_d:rst to constant 0 [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:215]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3315.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3315.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3329.813 ; gain = 14.551
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3329.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:74]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:80]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:87]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register pwm_ramp_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:45]
WARNING: [Synth 8-5788] Register pwm_out_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3329.813 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3329.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3329.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3346.125 ; gain = 16.313
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  3 17:34:47 2018] Launched synth_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Mon Dec  3 17:34:47 2018] Launched impl_1...
Run output will be captured here: W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3346.125 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3461.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b.rom' is read successfully [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:74]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:80]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_TO bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:87]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-9060-ME4166-20/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_seconds' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register current_duty_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:45]
WARNING: [Synth 8-5788] Register pwm_out_reg in module pwm_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.953 ; gain = 0.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3461.953 ; gain = 0.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3461.953 ; gain = 0.617
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3545.809 ; gain = 84.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3545.809 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 17:47:17 2018...
