{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715211520158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715211520158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 18:38:40 2024 " "Processing started: Wed May 08 18:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715211520158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715211520158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peaje_electronico -c Peaje_electronico " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peaje_electronico -c Peaje_electronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715211520158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715211520429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/13.1maq_estados/maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/13.1maq_estados/maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maq_estados-arch_Maq_estados " "Found design unit 1: Maq_estados-arch_Maq_estados" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520728 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maq_estados " "Found entity 1: Maq_estados" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/track_sensor/track_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/track_sensor/track_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_sensor-track_sensor_arch " "Found design unit 1: track_sensor-track_sensor_arch" {  } { { "../track_sensor/track_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/track_sensor/track_sensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""} { "Info" "ISGN_ENTITY_NAME" "1 track_sensor " "Found entity 1: track_sensor" {  } { { "../track_sensor/track_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/track_sensor/track_sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/semaforo_salida/semaforo_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/semaforo_salida/semaforo_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Semaforo_salida-Semaforo_salida_arch " "Found design unit 1: Semaforo_salida-Semaforo_salida_arch" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Semaforo_salida " "Found entity 1: Semaforo_salida" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/semaforo/semaforotalanquera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/semaforo/semaforotalanquera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SemaforoTalanquera-SemaforoTalanquera_arch " "Found design unit 1: SemaforoTalanquera-SemaforoTalanquera_arch" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520742 ""} { "Info" "ISGN_ENTITY_NAME" "1 SemaforoTalanquera " "Found entity 1: SemaforoTalanquera" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peaje_electronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peaje_electronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Peaje_electronico-Peaje_electronico_arch " "Found design unit 1: Peaje_electronico-Peaje_electronico_arch" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Peaje_electronico " "Found entity 1: Peaje_electronico" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/idvehicular/id_vehiculo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/idvehicular/id_vehiculo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Id_vehiculo-Id_vehiculo_arch " "Found design unit 1: Id_vehiculo-Id_vehiculo_arch" {  } { { "../Idvehicular/Id_vehiculo.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Idvehicular/Id_vehiculo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Id_vehiculo " "Found entity 1: Id_vehiculo" {  } { { "../Idvehicular/Id_vehiculo.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Idvehicular/Id_vehiculo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/front_sensor/front_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/front_sensor/front_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Front_sensor-Front_sensor_Arch " "Found design unit 1: Front_sensor-Front_sensor_Arch" {  } { { "../front_sensor/Front_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/front_sensor/Front_sensor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Front_sensor " "Found entity 1: Front_sensor" {  } { { "../front_sensor/Front_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/front_sensor/Front_sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/div_frecuencia/divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/div_frecuencia/divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_Frecuencia-arch_Divisor_Frecuencia " "Found design unit 1: Divisor_Frecuencia-arch_Divisor_Frecuencia" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520753 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frecuencia " "Found entity 1: Divisor_Frecuencia" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/display_sietesegmentos/display_sevensegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/display_sietesegmentos/display_sevensegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_sevensegmentos-Display_sevensegmentos_arch " "Found design unit 1: Display_sevensegmentos-Display_sevensegmentos_arch" {  } { { "../Display_sietesegmentos/Display_sevensegmentos.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Display_sietesegmentos/Display_sevensegmentos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_sevensegmentos " "Found entity 1: Display_sevensegmentos" {  } { { "../Display_sietesegmentos/Display_sevensegmentos.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Display_sietesegmentos/Display_sevensegmentos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/controlvehicular/controlvehicular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/controlvehicular/controlvehicular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlVehicular-ControlVehicular_arch " "Found design unit 1: ControlVehicular-ControlVehicular_arch" {  } { { "../ControlVehicular/ControlVehicular.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/ControlVehicular/ControlVehicular.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlVehicular " "Found entity 1: ControlVehicular" {  } { { "../ControlVehicular/ControlVehicular.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/ControlVehicular/ControlVehicular.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/calcular_tarifa/calcular_tarifa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/calcular_tarifa/calcular_tarifa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calcular_Tarifa-Calcular_Tarifa_arch " "Found design unit 1: Calcular_Tarifa-Calcular_Tarifa_arch" {  } { { "../Calcular_Tarifa/Calcular_Tarifa.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Calcular_Tarifa/Calcular_Tarifa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calcular_Tarifa " "Found entity 1: Calcular_Tarifa" {  } { { "../Calcular_Tarifa/Calcular_Tarifa.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Calcular_Tarifa/Calcular_Tarifa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715211520759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715211520759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Peaje_electronico " "Elaborating entity \"Peaje_electronico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715211520777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tarifa_calculada Peaje_electronico.vhd(71) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(71): object \"tarifa_calculada\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520777 "|Peaje_electronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cobrar_maq Peaje_electronico.vhd(191) " "VHDL Signal Declaration warning at Peaje_electronico.vhd(191): used implicit default value for signal \"cobrar_maq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715211520777 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tala_ini_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"tala_ini_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520777 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tala_fin_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"tala_fin_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520777 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alar_son_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"alar_son_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520777 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"led_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520791 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sema_ini_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"sema_ini_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520791 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_vehiculo_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"cont_vehiculo_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520791 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador_maq Peaje_electronico.vhd(196) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(196): object \"contador_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520791 "|Peaje_electronico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Front_sensor Front_sensor:Front_sensor_inst " "Elaborating entity \"Front_sensor\" for hierarchy \"Front_sensor:Front_sensor_inst\"" {  } { { "Peaje_electronico.vhd" "Front_sensor_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id_vehiculo Id_vehiculo:Id_vehiculo_inst " "Elaborating entity \"Id_vehiculo\" for hierarchy \"Id_vehiculo:Id_vehiculo_inst\"" {  } { { "Peaje_electronico.vhd" "Id_vehiculo_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemaforoTalanquera SemaforoTalanquera:SemaforoTalanquera_inst " "Elaborating entity \"SemaforoTalanquera\" for hierarchy \"SemaforoTalanquera:SemaforoTalanquera_inst\"" {  } { { "Peaje_electronico.vhd" "SemaforoTalanquera_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Estado SemaforoTalanquera.vhd(29) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(29): signal \"Estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SemaforoRojoTalanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"SemaforoRojoTalanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SemaforoVerdeTalanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"SemaforoVerdeTalanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "talanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"talanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado SemaforoTalanquera.vhd(26) " "Inferred latch for \"Estado\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "talanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"talanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SemaforoVerdeTalanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"SemaforoVerdeTalanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SemaforoRojoTalanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"SemaforoRojoTalanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semaforo_salida Semaforo_salida:Semaforo_salida_inst " "Elaborating entity \"Semaforo_salida\" for hierarchy \"Semaforo_salida:Semaforo_salida_inst\"" {  } { { "Peaje_electronico.vhd" "Semaforo_salida_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado Semaforo_salida.vhd(25) " "VHDL Process Statement warning at Semaforo_salida.vhd(25): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Semaforo_salida:Semaforo_salida_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado Semaforo_salida.vhd(25) " "Inferred latch for \"Estado\" at Semaforo_salida.vhd(25)" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Semaforo_salida:Semaforo_salida_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlVehicular ControlVehicular:ControlVehicular_inst " "Elaborating entity \"ControlVehicular\" for hierarchy \"ControlVehicular:ControlVehicular_inst\"" {  } { { "Peaje_electronico.vhd" "ControlVehicular_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_sevensegmentos Display_sevensegmentos:Display_sevensegmentos_inst " "Elaborating entity \"Display_sevensegmentos\" for hierarchy \"Display_sevensegmentos:Display_sevensegmentos_inst\"" {  } { { "Peaje_electronico.vhd" "Display_sevensegmentos_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calcular_Tarifa Calcular_Tarifa:Calcular_Tarifa_inst " "Elaborating entity \"Calcular_Tarifa\" for hierarchy \"Calcular_Tarifa:Calcular_Tarifa_inst\"" {  } { { "Peaje_electronico.vhd" "Calcular_Tarifa_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frecuencia Divisor_Frecuencia:Divisor_Frecuencia_inst " "Elaborating entity \"Divisor_Frecuencia\" for hierarchy \"Divisor_Frecuencia:Divisor_Frecuencia_inst\"" {  } { { "Peaje_electronico.vhd" "Divisor_Frecuencia_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_prev Divisor_Frecuencia.vhd(23) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(23): signal \"clk_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(24) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(24): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(25) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(25): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_OUT Divisor_Frecuencia.vhd(26) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(26): signal \"CLK_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520823 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_OUT Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"CLK_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT Divisor_Frecuencia.vhd(18) " "Inferred latch for \"CLK_OUT\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[0\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[1\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[2\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[3\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[4\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[5\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[6\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[7\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[8\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[9\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[10\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[11\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520838 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[12\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[13\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maq_estados Maq_estados:Maq_estados_inst " "Elaborating entity \"Maq_estados\" for hierarchy \"Maq_estados:Maq_estados_inst\"" {  } { { "Peaje_electronico.vhd" "Maq_estados_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211520839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x Maq_estados.vhd(18) " "Verilog HDL or VHDL warning at Maq_estados.vhd(18): object \"x\" assigned a value but never read" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "front_sensor Maq_estados.vhd(38) " "VHDL Process Statement warning at Maq_estados.vhd(38): signal \"front_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(46) " "VHDL Process Statement warning at Maq_estados.vhd(46): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(46) " "VHDL warning at Maq_estados.vhd(46): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 46 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(54) " "VHDL Process Statement warning at Maq_estados.vhd(54): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(54) " "VHDL warning at Maq_estados.vhd(54): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 54 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(61) " "VHDL Process Statement warning at Maq_estados.vhd(61): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(61) " "VHDL warning at Maq_estados.vhd(61): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 61 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(63) " "VHDL Process Statement warning at Maq_estados.vhd(63): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE Maq_estados.vhd(63) " "VHDL warning at Maq_estados.vhd(63): comparison between unequal length operands always returns TRUE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 63 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cobrar Maq_estados.vhd(69) " "VHDL Process Statement warning at Maq_estados.vhd(69): signal \"cobrar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "back_sensor Maq_estados.vhd(77) " "VHDL Process Statement warning at Maq_estados.vhd(77): signal \"back_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Maq_estados.vhd(100) " "VHDL Process Statement warning at Maq_estados.vhd(100): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "contador Maq_estados.vhd(10) " "Output port \"contador\" at Maq_estados.vhd(10) has no driver" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715211520839 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SemaforoTalanquera:SemaforoTalanquera_inst\|talanquera SemaforoTalanquera:SemaforoTalanquera_inst\|SemaforoRojoTalanquera " "Duplicate LATCH primitive \"SemaforoTalanquera:SemaforoTalanquera_inst\|talanquera\" merged with LATCH primitive \"SemaforoTalanquera:SemaforoTalanquera_inst\|SemaforoRojoTalanquera\"" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715211521285 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1715211521285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidaSemaforoVerde GND " "Pin \"salidaSemaforoVerde\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715211521313 "|Peaje_electronico|salidaSemaforoVerde"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaSemaforoRojo VCC " "Pin \"salidaSemaforoRojo\" is stuck at VCC" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715211521313 "|Peaje_electronico|salidaSemaforoRojo"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_divisor GND " "Pin \"clk_out_divisor\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715211521313 "|Peaje_electronico|clk_out_divisor"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715211521313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715211521409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715211521517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715211521679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715211521679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ID_PEAJE\[0\] " "No output dependent on input pin \"ID_PEAJE\[0\]\"" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715211521749 "|Peaje_electronico|ID_PEAJE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FRONT_SENSOR_PEAJE " "No output dependent on input pin \"FRONT_SENSOR_PEAJE\"" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715211521749 "|Peaje_electronico|FRONT_SENSOR_PEAJE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BACK_SENSOR_PEAJE " "No output dependent on input pin \"BACK_SENSOR_PEAJE\"" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715211521749 "|Peaje_electronico|BACK_SENSOR_PEAJE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715211521749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715211521749 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715211521749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715211521749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715211521749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715211521797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 18:38:41 2024 " "Processing ended: Wed May 08 18:38:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715211521797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715211521797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715211521797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715211521797 ""}
