<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1596710</Best-caseLatency>
            <Average-caseLatency>5421077</Average-caseLatency>
            <Worst-caseLatency>9175761</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.322 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>18.068 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>30.583 ms</Worst-caseRealTimeLatency>
            <Interval-min>1596711</Interval-min>
            <Interval-max>9175762</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4099</TripCount>
                <Latency>
                    <range>
                        <min>1594511</min>
                        <max>9173562</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>5314505</min>
                        <max>30575481</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>389</min>
                        <max>2238</max>
                    </range>
                </IterationLatency>
                <LOOP_STEP>
                    <TripCount>16</TripCount>
                    <Latency>
                        <range>
                            <min>48</min>
                            <max>1568</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>159</min>
                            <max>5226</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>3</min>
                            <max>98</max>
                        </range>
                    </IterationLatency>
                </LOOP_STEP>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>66</BRAM_18K>
            <DSP>543</DSP>
            <FF>150167</FF>
            <LUT>110343</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1_fu_516</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>516</ID>
                    <BindInstances>add_ln194_fu_201_p2 add_ln194_1_fu_269_p2 add_ln195_fu_234_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_527</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>527</ID>
                    <BindInstances>add_ln241_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_535</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>535</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_32982</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32982</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32988</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32988</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32994</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32994</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33000</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33000</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33006</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33006</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33012</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33012</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33018</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33018</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33024</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33024</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33030</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33030</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33036</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33036</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33042</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33042</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33048</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33048</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33054</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33054</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33060</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33060</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33066</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33066</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33072</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33072</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_34234_p2 add4_2_fu_34346_p2 add4_3_fu_34458_p2 add4_4_fu_34570_p2 add4_5_fu_34682_p2 add4_6_fu_34794_p2 add4_7_fu_34906_p2 add4_8_fu_35018_p2 add4_9_fu_35130_p2 add4_10_fu_35242_p2 add4_11_fu_35354_p2 add4_12_fu_35466_p2 add4_13_fu_35578_p2 add4_14_fu_35690_p2 add4_15_fu_35802_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U28</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_549</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>549</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_32982</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32982</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32988</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32988</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32994</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32994</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33000</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33000</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33006</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33006</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33012</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33012</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33018</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33018</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33024</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33024</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33030</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33030</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33036</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33036</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33042</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33042</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33048</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33048</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33054</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33054</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33060</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33060</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33066</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33066</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33072</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33072</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_34234_p2 add4_2_fu_34346_p2 add4_3_fu_34458_p2 add4_4_fu_34570_p2 add4_5_fu_34682_p2 add4_6_fu_34794_p2 add4_7_fu_34906_p2 add4_8_fu_35018_p2 add4_9_fu_35130_p2 add4_10_fu_35242_p2 add4_11_fu_35354_p2 add4_12_fu_35466_p2 add4_13_fu_35578_p2 add4_14_fu_35690_p2 add4_15_fu_35802_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U28</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_563</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>563</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_32982</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32982</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32988</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32988</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32994</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32994</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33000</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33000</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33006</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33006</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33012</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33012</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33018</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33018</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33024</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33024</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33030</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33030</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33036</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33036</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33042</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33042</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33048</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33048</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33054</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33054</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33060</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33060</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33066</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33066</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33072</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33072</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_34234_p2 add4_2_fu_34346_p2 add4_3_fu_34458_p2 add4_4_fu_34570_p2 add4_5_fu_34682_p2 add4_6_fu_34794_p2 add4_7_fu_34906_p2 add4_8_fu_35018_p2 add4_9_fu_35130_p2 add4_10_fu_35242_p2 add4_11_fu_35354_p2 add4_12_fu_35466_p2 add4_13_fu_35578_p2 add4_14_fu_35690_p2 add4_15_fu_35802_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U28</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_577</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>577</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_32982</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32982</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32988</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32988</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_32994</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32994</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33000</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33000</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33006</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33006</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33012</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33012</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33018</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33018</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33024</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33024</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33030</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33030</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33036</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33036</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33042</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33042</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33048</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33048</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33054</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33054</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33060</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33060</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33066</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33066</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_33072</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33072</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_34234_p2 add4_2_fu_34346_p2 add4_3_fu_34458_p2 add4_4_fu_34570_p2 add4_5_fu_34682_p2 add4_6_fu_34794_p2 add4_7_fu_34906_p2 add4_8_fu_35018_p2 add4_9_fu_35130_p2 add4_10_fu_35242_p2 add4_11_fu_35354_p2 add4_12_fu_35466_p2 add4_13_fu_35578_p2 add4_14_fu_35690_p2 add4_15_fu_35802_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U28</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_591</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>591</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_608</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>608</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_625</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>625</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_642</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>642</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_659</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>659</ID>
                    <BindInstances>add_ln270_fu_115_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3_fu_667</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>667</ID>
                    <BindInstances>add_ln280_fu_197_p2 add_ln280_1_fu_257_p2 add_ln281_fu_238_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>trottersLocal_V_0_U trottersLocal_V_1_U trottersLocal_V_2_U trottersLocal_V_3_U JcoupLocal_0_U JcoupLocal_1_U JcoupLocal_2_U JcoupLocal_3_U fmul_32ns_32ns_32_4_max_dsp_1_U115 add_ln214_fu_725_p2 add_ln223_fu_1290_p2 add_ln234_fu_747_p2 add_ln234_4_fu_1095_p2 add_ln235_fu_762_p2 add_ln235_1_fu_1121_p2 Ofst_1_fu_797_p2 spinOfst_1_fu_1370_p2 add_ln234_1_fu_828_p2 add_ln234_5_fu_1153_p2 add_ln235_2_fu_866_p2 add_ln235_3_fu_1179_p2 Ofst_2_fu_891_p2 spinOfst_2_fu_1401_p2 add_ln234_2_fu_922_p2 add_ln234_6_fu_1211_p2 add_ln235_4_fu_960_p2 add_ln235_5_fu_1237_p2 Ofst_3_fu_975_p2 spinOfst_3_fu_1432_p2 add_ln234_3_fu_1006_p2 add_ln234_7_fu_1249_p2 add_ln235_6_fu_1039_p2 add_ln235_7_fu_1254_p2 step_1_fu_1527_p2 packOfst_5_fu_1533_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1</Name>
            <Loops>
                <READ_TROTTERS_VITIS_LOOP_195_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.423 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.423 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.423 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_VITIS_LOOP_195_1>
                        <Name>READ_TROTTERS_VITIS_LOOP_195_1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>3.416 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_VITIS_LOOP_195_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1060</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>609</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_201_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_269_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_234_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:195" URAM="0" VARIABLE="add_ln195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</Name>
            <Loops>
                <READ_NEW_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_NEW_JCOUP>
                        <Name>READ_NEW_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_NEW_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEW_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_94_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:241" URAM="0" VARIABLE="add_ln241"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>copysignf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>TrotterUnit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.163 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>128</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>33858</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>20520</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_1_fu_34234_p2" SOURCE="" URAM="0" VARIABLE="add4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_2_fu_34346_p2" SOURCE="" URAM="0" VARIABLE="add4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_3_fu_34458_p2" SOURCE="" URAM="0" VARIABLE="add4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_4_fu_34570_p2" SOURCE="" URAM="0" VARIABLE="add4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_5_fu_34682_p2" SOURCE="" URAM="0" VARIABLE="add4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_6_fu_34794_p2" SOURCE="" URAM="0" VARIABLE="add4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_7_fu_34906_p2" SOURCE="" URAM="0" VARIABLE="add4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_8_fu_35018_p2" SOURCE="" URAM="0" VARIABLE="add4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_9_fu_35130_p2" SOURCE="" URAM="0" VARIABLE="add4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_10_fu_35242_p2" SOURCE="" URAM="0" VARIABLE="add4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_11_fu_35354_p2" SOURCE="" URAM="0" VARIABLE="add4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_12_fu_35466_p2" SOURCE="" URAM="0" VARIABLE="add4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_13_fu_35578_p2" SOURCE="" URAM="0" VARIABLE="add4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_14_fu_35690_p2" SOURCE="" URAM="0" VARIABLE="add4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_15_fu_35802_p2" SOURCE="" URAM="0" VARIABLE="add4_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_512"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_513"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_514"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_515"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_516"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_517"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_518"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_519"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_520"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_521"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_522"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_523"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_524"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_525"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_526"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_527"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_528"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_529"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_530"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_531"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_532"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_533"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_534"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_535"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_536"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_537"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_538"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_539"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_540"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_541"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_542"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_543"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_544"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_545"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_546"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_547"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_549"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_550"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_551"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_553"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_554"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_555"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_556"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_557"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_558"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_559"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_560"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_561"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_562"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_563"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_564"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_565"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_566"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_567"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_568"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_569"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_570"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_571"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_572"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_573"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_574"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_575"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_576"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_577"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_578"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_579"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_580"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_581"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_582"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_583"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_584"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_585"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_586"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_587"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_589"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_593"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_595"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_596"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_598"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_599"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_601"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_602"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_604"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_605"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_607"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_608"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_610"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_611"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_613"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_614"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_616"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_617"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_619"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_620"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_622"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_623"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_625"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_628"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_629"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_631"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_632"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_634"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_635"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_636"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_637"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_638"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_639"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_640"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_641"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_642"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_643"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_644"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_645"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_646"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_647"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_648"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_649"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_650"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_651"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_652"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_653"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_654"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_655"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_656"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_657"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_658"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_659"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_660"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_661"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_662"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_663"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_664"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_665"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_666"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_667"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_668"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_669"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_670"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_671"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_672"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_673"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_674"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_675"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_676"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_677"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_678"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_679"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_680"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_681"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_682"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_683"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_684"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_685"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_686"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_687"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_688"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_689"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_690"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_691"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_692"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_693"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_694"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_695"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_696"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_697"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_698"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_699"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_700"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_701"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_702"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_703"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_704"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_705"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_706"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_707"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_709"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_710"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_711"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_713"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_714"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_716"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_717"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_719"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_720"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_722"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_723"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_725"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_726"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_729"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_731"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_732"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_734"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_735"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_737"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_738"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_740"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_741"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_743"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_744"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_746"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_747"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_749"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_750"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_752"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_753"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_755"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_756"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_758"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_759"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_761"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_762"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_764"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_765"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_766"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:93" URAM="0" VARIABLE="dHTmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TrotterUnitFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.330 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1007</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_7_full_dsp_1_U83" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:118" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U84" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:120" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:112" URAM="0" VARIABLE="dHTmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U86" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:131" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_115_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:270" URAM="0" VARIABLE="add_ln270"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3</Name>
            <Loops>
                <WRITE_TROTTERS_VITIS_LOOP_281_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.426 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.426 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.426 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_VITIS_LOOP_281_3>
                        <Name>WRITE_TROTTERS_VITIS_LOOP_281_3</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_VITIS_LOOP_281_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1063</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_197_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_257_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:280" URAM="0" VARIABLE="add_ln280_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_238_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:281" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE>
                    <LOOP_STEP/>
                </LOOP_STAGE>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1596710</Best-caseLatency>
                    <Average-caseLatency>5421077</Average-caseLatency>
                    <Worst-caseLatency>9175761</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.322 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.068 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.583 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1596711 ~ 9175762</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4099</TripCount>
                        <Latency>1594511 ~ 9173562</Latency>
                        <AbsoluteTimeLatency>5.315 ms ~ 30.575 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>389</min>
                                <max>2238</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>389 ~ 2238</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <LOOP_STEP>
                            <Name>LOOP_STEP</Name>
                            <TripCount>16</TripCount>
                            <Latency>48 ~ 1568</Latency>
                            <AbsoluteTimeLatency>0.160 us ~ 5.226 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>98</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 98</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </LOOP_STEP>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>543</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>150167</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>110343</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_0_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_1_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_2_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_3_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="JcoupLocal_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="JcoupLocal_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:210" URAM="0" VARIABLE="dHTunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_725_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_1290_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_747_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_4_fu_1095_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_762_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_1_fu_1121_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_1_fu_797_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_1_fu_1370_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_828_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_5_fu_1153_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_2_fu_866_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_3_fu_1179_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_2_fu_891_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_2_fu_1401_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_2_fu_922_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_6_fu_1211_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_4_fu_960_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_5_fu_1237_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_3_fu_975_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_3_fu_1432_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_3_fu_1006_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_7_fu_1249_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_6_fu_1039_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_7_fu_1254_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="step_1_fu_1527_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:250" URAM="0" VARIABLE="step_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="packOfst_5_fu_1533_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:250" URAM="0" VARIABLE="packOfst_5"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export disable_deadlock_detection="1" ipname="QuantumMonteCarloU50"/>
        <config_interface m_axi_conservative_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jcoup" index="1" direction="inout" srcType=" const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logRand" index="5" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Jcoup_1" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 31 to 0 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="Jcoup_2" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 63 to 32 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="Jperp" access="W" description="Data signal of Jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jperp" access="W" description="Bit 31 to 0 of Jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="Beta" access="W" description="Data signal of Beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="Beta" access="W" description="Bit 31 to 0 of Beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="logRand_1" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 31 to 0 of logRand"/>
                    </fields>
                </register>
                <register offset="0x48" name="logRand_2" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 63 to 32 of logRand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="Jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="Beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="logRand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="Jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="Jcoup"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="h"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="logRand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="logRand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">16 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;16&gt;*</column>
                    <column name="Jcoup">inout,  const *</column>
                    <column name="h">inout, float const *</column>
                    <column name="Jperp">in, float const </column>
                    <column name="Beta">in, float const </column>
                    <column name="logRand">inout, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="Jcoup">m_axi_gmem, interface, , </column>
                    <column name="Jcoup">s_axi_control Jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="Jcoup">s_axi_control Jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="Jperp">s_axi_control Jperp, register, , offset=0x34 range=32</column>
                    <column name="Beta">s_axi_control Beta, register, , offset=0x3c range=32</column>
                    <column name="logRand">m_axi_gmem, interface, , </column>
                    <column name="logRand">s_axi_control logRand_1, register, offset, offset=0x44 range=32</column>
                    <column name="logRand">s_axi_control logRand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">, Multiple burst reads of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:194:3</column>
                    <column name="m_axi_gmem">READ_NEW_JCOUP, Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                    <column name="m_axi_gmem">, Multiple burst writes of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:280:3</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_gmem">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                    <column name="m_axi_gmem">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

