# RV32I Harvard Architecture 
This is the full implementation of a 32-Bit multi-cycle CPU in VHDL using Quartus and Modelsim for RTL design and simulation verification that will be implemented on the DE2-155 Altera FPGA Board 
