// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module process_data_myproject (
        zero_padding2d_input_dout,
        zero_padding2d_input_empty_n,
        zero_padding2d_input_read,
        layer19_out_din,
        layer19_out_full_n,
        layer19_out_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [14:0] zero_padding2d_input_dout;
input   zero_padding2d_input_empty_n;
output   zero_padding2d_input_read;
output  [47:0] layer19_out_din;
input   layer19_out_full_n;
output   layer19_out_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_zero_padding2d_input_read;
wire   [15:0] zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_din;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_write;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer2_out_read;
wire   [511:0] conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_din;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer3_out_read;
wire   [511:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read;
wire   [1023:0] conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din;
wire    conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer6_out_read;
wire   [1023:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer8_out_read;
wire   [1023:0] conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_din;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer9_out_read;
wire   [1023:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer11_out_read;
wire   [511:0] conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_din;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer12_out_read;
wire   [511:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_start_write;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_start;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_done;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_continue;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_idle;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_ready;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_start_out;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_start_write;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer14_out_read;
wire   [127:0] dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_din;
wire    dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_write;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_start;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_done;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_continue;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_idle;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_ready;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_start_out;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_start_write;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer16_out_read;
wire   [47:0] dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_din;
wire    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_write;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_start;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_done;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_continue;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_idle;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_ready;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer18_out_read;
wire   [47:0] softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_din;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_write;
wire    layer2_out_full_n;
wire   [15:0] layer2_out_dout;
wire   [16:0] layer2_out_num_data_valid;
wire   [16:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire    layer3_out_full_n;
wire   [511:0] layer3_out_dout;
wire   [16:0] layer3_out_num_data_valid;
wire   [16:0] layer3_out_fifo_cap;
wire    layer3_out_empty_n;
wire    layer5_out_full_n;
wire   [511:0] layer5_out_dout;
wire   [12:0] layer5_out_num_data_valid;
wire   [12:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire    layer6_out_full_n;
wire   [1023:0] layer6_out_dout;
wire   [12:0] layer6_out_num_data_valid;
wire   [12:0] layer6_out_fifo_cap;
wire    layer6_out_empty_n;
wire    layer8_out_full_n;
wire   [1023:0] layer8_out_dout;
wire   [10:0] layer8_out_num_data_valid;
wire   [10:0] layer8_out_fifo_cap;
wire    layer8_out_empty_n;
wire    layer9_out_full_n;
wire   [1023:0] layer9_out_dout;
wire   [10:0] layer9_out_num_data_valid;
wire   [10:0] layer9_out_fifo_cap;
wire    layer9_out_empty_n;
wire    layer11_out_full_n;
wire   [1023:0] layer11_out_dout;
wire   [8:0] layer11_out_num_data_valid;
wire   [8:0] layer11_out_fifo_cap;
wire    layer11_out_empty_n;
wire    layer12_out_full_n;
wire   [511:0] layer12_out_dout;
wire   [7:0] layer12_out_num_data_valid;
wire   [7:0] layer12_out_fifo_cap;
wire    layer12_out_empty_n;
wire    layer14_out_full_n;
wire   [511:0] layer14_out_dout;
wire   [5:0] layer14_out_num_data_valid;
wire   [5:0] layer14_out_fifo_cap;
wire    layer14_out_empty_n;
wire    layer16_out_full_n;
wire   [127:0] layer16_out_dout;
wire   [1:0] layer16_out_num_data_valid;
wire   [1:0] layer16_out_fifo_cap;
wire    layer16_out_empty_n;
wire    layer18_out_full_n;
wire   [47:0] layer18_out_dout;
wire   [1:0] layer18_out_num_data_valid;
wire   [1:0] layer18_out_fifo_cap;
wire    layer18_out_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_din;
wire    start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_dout;
wire    start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_din;
wire    start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_dout;
wire    start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_din;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_empty_n;

process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_start_write),
    .zero_padding2d_input_dout(zero_padding2d_input_dout),
    .zero_padding2d_input_empty_n(zero_padding2d_input_empty_n),
    .zero_padding2d_input_read(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_zero_padding2d_input_read),
    .layer2_out_din(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_din),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_write)
);

process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_start_write),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer2_out_read),
    .layer3_out_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_din),
    .layer3_out_num_data_valid(layer3_out_num_data_valid),
    .layer3_out_fifo_cap(layer3_out_fifo_cap),
    .layer3_out_full_n(layer3_out_full_n),
    .layer3_out_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_write)
);

process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready),
    .layer3_out_dout(layer3_out_dout),
    .layer3_out_num_data_valid(layer3_out_num_data_valid),
    .layer3_out_fifo_cap(layer3_out_fifo_cap),
    .layer3_out_empty_n(layer3_out_empty_n),
    .layer3_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer3_out_read),
    .layer5_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write)
);

process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read),
    .layer6_out_din(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_full_n(layer6_out_full_n),
    .layer6_out_write(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write)
);

process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_ready),
    .layer6_out_dout(layer6_out_dout),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_empty_n(layer6_out_empty_n),
    .layer6_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer6_out_read),
    .layer8_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_din),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_full_n(layer8_out_full_n),
    .layer8_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_start_write)
);

process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_start_write),
    .layer8_out_dout(layer8_out_dout),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_empty_n(layer8_out_empty_n),
    .layer8_out_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer8_out_read),
    .layer9_out_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_din),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_full_n(layer9_out_full_n),
    .layer9_out_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_write)
);

process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_ready),
    .layer9_out_dout(layer9_out_dout),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_empty_n(layer9_out_empty_n),
    .layer9_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer9_out_read),
    .layer11_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_din),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_full_n(layer11_out_full_n),
    .layer11_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_start_write)
);

process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_write),
    .layer11_out_dout(layer11_out_dout),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_empty_n(layer11_out_empty_n),
    .layer11_out_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer11_out_read),
    .layer12_out_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_din),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_full_n(layer12_out_full_n),
    .layer12_out_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_write)
);

process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_ready),
    .layer12_out_dout(layer12_out_dout),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_empty_n(layer12_out_empty_n),
    .layer12_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer12_out_read),
    .layer14_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_din),
    .layer14_out_num_data_valid(layer14_out_num_data_valid),
    .layer14_out_fifo_cap(layer14_out_fifo_cap),
    .layer14_out_full_n(layer14_out_full_n),
    .layer14_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_start_write)
);

process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_full_n),
    .ap_done(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_ready),
    .start_out(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_start_out),
    .start_write(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_start_write),
    .layer14_out_dout(layer14_out_dout),
    .layer14_out_num_data_valid(layer14_out_num_data_valid),
    .layer14_out_fifo_cap(layer14_out_fifo_cap),
    .layer14_out_empty_n(layer14_out_empty_n),
    .layer14_out_read(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer14_out_read),
    .layer16_out_din(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_din),
    .layer16_out_num_data_valid(layer16_out_num_data_valid),
    .layer16_out_fifo_cap(layer16_out_fifo_cap),
    .layer16_out_full_n(layer16_out_full_n),
    .layer16_out_write(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_write)
);

process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_full_n),
    .ap_done(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_ready),
    .start_out(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_start_out),
    .start_write(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_start_write),
    .layer16_out_dout(layer16_out_dout),
    .layer16_out_num_data_valid(layer16_out_num_data_valid),
    .layer16_out_fifo_cap(layer16_out_fifo_cap),
    .layer16_out_empty_n(layer16_out_empty_n),
    .layer16_out_read(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer16_out_read),
    .layer18_out_din(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_din),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_full_n(layer18_out_full_n),
    .layer18_out_write(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_write)
);

process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_ready),
    .layer18_out_dout(layer18_out_dout),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_empty_n(layer18_out_empty_n),
    .layer18_out_read(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer18_out_read),
    .layer19_out_din(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_din),
    .layer19_out_full_n(layer19_out_full_n),
    .layer19_out_write(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_write)
);

process_data_fifo_w16_d65536_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer2_out_read)
);

process_data_fifo_w512_d64260_A layer3_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_din),
    .if_full_n(layer3_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_layer3_out_write),
    .if_dout(layer3_out_dout),
    .if_num_data_valid(layer3_out_num_data_valid),
    .if_fifo_cap(layer3_out_fifo_cap),
    .if_empty_n(layer3_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer3_out_read)
);

process_data_fifo_w512_d3937_A layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read)
);

process_data_fifo_w1024_d3625_A layer6_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din),
    .if_full_n(layer6_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write),
    .if_dout(layer6_out_dout),
    .if_num_data_valid(layer6_out_num_data_valid),
    .if_fifo_cap(layer6_out_fifo_cap),
    .if_empty_n(layer6_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer6_out_read)
);

process_data_fifo_w1024_d868_A layer8_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_din),
    .if_full_n(layer8_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_layer8_out_write),
    .if_dout(layer8_out_dout),
    .if_num_data_valid(layer8_out_num_data_valid),
    .if_fifo_cap(layer8_out_fifo_cap),
    .if_empty_n(layer8_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer8_out_read)
);

process_data_fifo_w1024_d720_A layer9_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_din),
    .if_full_n(layer9_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_layer9_out_write),
    .if_dout(layer9_out_dout),
    .if_num_data_valid(layer9_out_num_data_valid),
    .if_fifo_cap(layer9_out_fifo_cap),
    .if_empty_n(layer9_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer9_out_read)
);

process_data_fifo_w1024_d180_A layer11_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_din),
    .if_full_n(layer11_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_layer11_out_write),
    .if_dout(layer11_out_dout),
    .if_num_data_valid(layer11_out_num_data_valid),
    .if_fifo_cap(layer11_out_fifo_cap),
    .if_empty_n(layer11_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer11_out_read)
);

process_data_fifo_w512_d112_A layer12_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_din),
    .if_full_n(layer12_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_layer12_out_write),
    .if_dout(layer12_out_dout),
    .if_num_data_valid(layer12_out_num_data_valid),
    .if_fifo_cap(layer12_out_fifo_cap),
    .if_empty_n(layer12_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer12_out_read)
);

process_data_fifo_w512_d28_A layer14_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_din),
    .if_full_n(layer14_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_layer14_out_write),
    .if_dout(layer14_out_dout),
    .if_num_data_valid(layer14_out_num_data_valid),
    .if_fifo_cap(layer14_out_fifo_cap),
    .if_empty_n(layer14_out_empty_n),
    .if_read(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer14_out_read)
);

process_data_fifo_w128_d1_S layer16_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_din),
    .if_full_n(layer16_out_full_n),
    .if_write(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_layer16_out_write),
    .if_dout(layer16_out_dout),
    .if_num_data_valid(layer16_out_num_data_valid),
    .if_fifo_cap(layer16_out_fifo_cap),
    .if_empty_n(layer16_out_empty_n),
    .if_read(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer16_out_read)
);

process_data_fifo_w48_d1_S layer18_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_din),
    .if_full_n(layer18_out_full_n),
    .if_write(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_layer18_out_write),
    .if_dout(layer18_out_dout),
    .if_num_data_valid(layer18_out_num_data_valid),
    .if_fifo_cap(layer18_out_fifo_cap),
    .if_empty_n(layer18_out_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer18_out_read)
);

process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_ready)
);

process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_ready)
);

process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready)
);

process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_ready)
);

process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_ready)
);

process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_ready)
);

process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_ready)
);

process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_ready)
);

process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_empty_n),
    .if_read(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_ready)
);

process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_full_n),
    .if_write(dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_empty_n),
    .if_read(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_ready)
);

process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_full_n),
    .if_write(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_done;

assign ap_idle = (zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_idle & softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_idle & dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_idle & dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_idle & conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_idle & conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_idle & conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle & conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_idle);

assign ap_ready = zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_ready;

assign conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_empty_n;

assign dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ap_start = start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_empty_n;

assign dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ap_start = start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_empty_n;

assign layer19_out_din = softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_din;

assign layer19_out_write = softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_layer19_out_write;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_continue = ap_continue;

assign softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ap_start = start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_empty_n;

assign start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_din = 1'b1;

assign zero_padding2d_input_read = zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_zero_padding2d_input_read;

assign zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0_ap_start = ap_start;

endmodule //process_data_myproject
