INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
