library verilog;
use verilog.vl_types.all;
entity pc is
    port(
        clk_I           : in     vl_logic;
        rst_I           : in     vl_logic;
        Addr_I          : in     vl_logic_vector(31 downto 2);
        PC_en_I         : in     vl_logic;
        PC_O            : out    vl_logic_vector(31 downto 2)
    );
end pc;
