$date
	Sat Nov 15 13:31:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSM_tb $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset $end
$var parameter 32 % State0 $end
$var parameter 32 & State1 $end
$var parameter 32 ' State2 $end
$var parameter 32 ( State3 $end
$var reg 2 ) current_state [1:0] $end
$var reg 1 ! data_out $end
$var reg 2 * next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
bx )
x$
x#
0"
x!
$end
#5
1"
#10
0"
#15
1"
#20
b0 *
0"
0#
1$
#25
1!
b0 )
1"
#30
0"
#35
1"
#40
0"
#44
0$
#45
1"
#47
1$
#50
0"
#55
1"
#60
0"
#65
1"
#67
b1 *
1#
#70
0"
#75
0!
b1 )
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#127
b10 *
0#
#130
0"
#135
b10 )
1"
#137
b11 *
1#
#140
0"
#145
1!
b0 *
b11 )
1"
#150
0"
#155
1!
b1 *
b0 )
1"
#157
b0 *
0#
#160
0"
#165
1"
#167
b1 *
1#
#170
0"
#175
0!
b1 )
1"
#180
0"
#185
1"
#187
b10 *
0#
#190
0"
#195
b10 )
1"
#197
b11 *
1#
#200
0"
#205
1!
b0 *
b11 )
1"
#207
b11 *
0#
#210
0"
#215
1"
#217
b0 *
1#
#220
0"
#225
1!
b1 *
b0 )
1"
#227
b0 *
0#
#230
0"
#235
1"
#237
b1 *
1#
#240
0"
#245
0!
b1 )
1"
#250
0"
#255
1"
#257
b10 *
0#
#260
0"
#265
b10 )
1"
#267
b11 *
1#
#270
0"
#275
1!
b0 *
b11 )
1"
#277
b11 *
0#
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#307
b0 *
1#
#310
0"
#315
1!
b1 *
b0 )
1"
#317
b0 *
0#
#320
0"
#325
1"
#327
b1 *
1#
#330
0"
#335
0!
b1 )
1"
#340
0"
#345
1"
#350
0"
#355
1"
#357
