# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do d_flip_flop_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {F:/Uppsala/VHDL/VHDL/VHDL/Lab3/Q1/d_flip_flop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity d_flip_flop
# -- Compiling architecture rt1 of d_flip_flop
# 
wave create -pattern none -portmode in -language vhdl /d_flip_flop/clk
# d_flip_flop
wave create -pattern none -portmode in -language vhdl /d_flip_flop/nrst
# d_flip_flop
wave create -pattern none -portmode out -language vhdl -range 2 0 /d_flip_flop/clk_out
# d_flip_flop
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 2000ns NewSig:/d_flip_flop/clk
# d_flip_flop
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 2000ns NewSig:/d_flip_flop/nrst
# d_flip_flop
wave modify -driver freeze -pattern constant -value 0 -starttime 1000ns -endtime 1500ns NewSig:/d_flip_flop/nrst
# d_flip_flop
vsim +altera -do d_flip_flop_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.d_flip_flop
# vsim +altera -do d_flip_flop_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.d_flip_flop 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.d_flip_flop(rt1)
add wave -position end  sim:/d_flip_flop/d
# do d_flip_flop_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Uppsala/VHDL/VHDL/VHDL/Lab3/Q1/d_flip_flop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
add wave -position end  sim:/d_flip_flop/q
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity d_flip_flop
# -- Compiling architecture rt1 of d_flip_flop
# 
add wave -position end  sim:/d_flip_flop/clk_out
run -all
