

================================================================
== Vitis HLS Report for 'zint_mod_small_signed_1'
================================================================
* Date:           Mon Mar  4 11:09:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  28.493 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        5|      421|  0.500 us|  42.100 us|    5|  421|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1520_1  |        3|      419|         2|          -|          -|  1 ~ 209|        no|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    622|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|     66|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     66|    -|
|Register         |        -|    -|     243|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     243|    754|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_31ns_62_1_1_U239  |mul_31ns_31ns_62_1_1  |        0|   3|  0|  23|    0|
    |mul_31ns_32ns_63_1_1_U237  |mul_31ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    |mul_31s_31s_31_1_1_U238    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   9|  0|  66|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1524_fu_244_p2     |         +|   0|  0|  20|          15|          15|
    |add_ln1544_1_fu_420_p2   |         +|   0|  0|  20|          15|          15|
    |add_ln1544_fu_410_p2     |         +|   0|  0|  13|          10|           4|
    |add_ln685_3_fu_348_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln685_fu_342_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln723_fu_216_p2      |         +|   0|  0|  70|          63|          63|
    |d_3_fu_297_p2            |         +|   0|  0|  32|          32|          32|
    |u_fu_179_p2              |         +|   0|  0|  14|           9|           2|
    |x_7_fu_383_p2            |         +|   0|  0|  39|          32|          32|
    |z_fu_503_p2              |         +|   0|  0|  39|          32|          32|
    |d_1_fu_264_p2            |         -|   0|  0|  39|          32|          32|
    |sub_ln1544_fu_454_p2     |         -|   0|  0|  11|           1|           3|
    |sub_ln697_fu_469_p2      |         -|   0|  0|  39|          32|          32|
    |w_6_fu_337_p2            |         -|   0|  0|  32|          32|          32|
    |w_fu_303_p2              |         -|   0|  0|  39|          32|          32|
    |and_ln1525_fu_324_p2     |       and|   0|  0|  25|          25|          25|
    |and_ln1544_fu_464_p2     |       and|   0|  0|  32|          32|          32|
    |and_ln685_fu_370_p2      |       and|   0|  0|  25|          25|          25|
    |and_ln697_fu_490_p2      |       and|   0|  0|  25|          25|          25|
    |and_ln724_fu_284_p2      |       and|   0|  0|  25|          25|          25|
    |icmp_ln1520_fu_389_p2    |      icmp|   0|  0|  11|           9|           1|
    |select_ln1525_fu_316_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln685_fu_362_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln697_fu_482_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln724_fu_276_p3   |    select|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 622|         546|         531|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          5|    1|          5|
    |ap_return       |   9|          2|   32|         64|
    |u_22_fu_82      |   9|          2|    9|         18|
    |vla18_address0  |  14|          3|   13|         39|
    |x_fu_78         |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         14|   87|        190|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_return_preg                  |  32|   0|   32|          0|
    |p_cast2_cast_cast_cast_reg_552  |  31|   0|   32|          1|
    |trunc_ln_reg_575                |  32|   0|   32|          0|
    |u_22_fu_82                      |   9|   0|    9|          0|
    |u_reg_569                       |   9|   0|    9|          0|
    |x_7_reg_585                     |  32|   0|   32|          0|
    |x_fu_78                         |  32|   0|   32|          0|
    |zext_ln1510_reg_564             |  31|   0|   62|         31|
    |zext_ln722_reg_559              |  31|   0|   63|         32|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 243|   0|  307|         64|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|                    vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|                    vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|                    vla18|         array|
|d               |   in|   15|     ap_none|                        d|        scalar|
|dlen            |   in|    8|     ap_none|                     dlen|        scalar|
|p               |   in|   25|     ap_none|                        p|        scalar|
|p0i             |   in|   31|     ap_none|                      p0i|        scalar|
|R2              |   in|   31|     ap_none|                       R2|        scalar|
|Rx              |   in|   32|     ap_none|                       Rx|        scalar|
+----------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%u_22 = alloca i32 1"   --->   Operation 6 'alloca' 'u_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Rx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Rx"   --->   Operation 7 'read' 'Rx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%R2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %R2"   --->   Operation 8 'read' 'R2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 9 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dlen_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dlen"   --->   Operation 11 'read' 'dlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %d"   --->   Operation 12 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast = sext i25 %p_read"   --->   Operation 13 'sext' 'p_cast2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast_cast = zext i31 %p_cast2_cast_cast"   --->   Operation 14 'zext' 'p_cast2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dlen_cast1 = zext i8 %dlen_read"   --->   Operation 15 'zext' 'dlen_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i31 %R2_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 17 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1510 = zext i31 %p_cast2_cast_cast" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 18 'zext' 'zext_ln1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1510 = store i9 %dlen_cast1, i9 %u_22" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 19 'store' 'store_ln1510' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln1510 = store i32 0, i32 %x" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 20 'store' 'store_ln1510' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1510 = br void %while.body.i" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 21 'br' 'br_ln1510' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.4>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_4 = load i32 %x" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 22 'load' 'x_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%u_22_load = load i9 %u_22" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 23 'load' 'u_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%u = add i9 %u_22_load, i9 511" [../FalconHLS/code_hls/keygen.c:1510]   --->   Operation 24 'add' 'u' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln721 = zext i32 %x_4" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 25 'zext' 'zext_ln721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (8.51ns)   --->   "%z_10 = mul i63 %zext_ln722, i63 %zext_ln721" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 26 'mul' 'z_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i63 %z_10" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 27 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (8.24ns)   --->   "%mul_ln722 = mul i31 %trunc_ln718, i31 %p0i_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 28 'mul' 'mul_ln722' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i31 %mul_ln722" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 29 'zext' 'zext_ln722_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (8.24ns)   --->   "%w_4 = mul i62 %zext_ln722_1, i62 %zext_ln1510" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 30 'mul' 'w_4' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln718 = zext i62 %w_4" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 31 'zext' 'zext_ln718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.49ns)   --->   "%add_ln723 = add i63 %zext_ln718, i63 %z_10" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 32 'add' 'add_ln723' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u, i2 0" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1524 = sext i11 %shl_ln" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 35 'sext' 'sext_ln1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%add_ln1524 = add i15 %sext_ln1524, i15 %d_read" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 36 'add' 'add_ln1524' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1524 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 38 'zext' 'zext_ln1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 39 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 40 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 3 <SV = 2> <Delay = 16.4>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83" [../FalconHLS/code_hls/keygen.c:1509]   --->   Operation 41 'specloopname' 'specloopname_ln1509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%d_1 = sub i32 %trunc_ln, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 42 'sub' 'd_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln724)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d_1, i32 31" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln724)   --->   "%select_ln724 = select i1 %tmp, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 44 'select' 'select_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.02ns) (out node of the LUT)   --->   "%and_ln724 = and i25 %select_ln724, i25 %p_read" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 45 'and' 'and_ln724' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln724 = sext i25 %and_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 46 'sext' 'sext_ln724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln724 = zext i31 %sext_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 47 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%d_3 = add i32 %zext_ln724, i32 %d_1" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1523]   --->   Operation 48 'add' 'd_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 49 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%w = sub i32 %vla18_load, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1524]   --->   Operation 50 'sub' 'w' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln1525)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31" [../FalconHLS/code_hls/keygen.c:1525]   --->   Operation 51 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln1525)   --->   "%select_ln1525 = select i1 %tmp_9, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:1525]   --->   Operation 52 'select' 'select_ln1525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.02ns) (out node of the LUT)   --->   "%and_ln1525 = and i25 %select_ln1525, i25 %p_read" [../FalconHLS/code_hls/keygen.c:1525]   --->   Operation 53 'and' 'and_ln1525' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1521 = sext i25 %and_ln1525" [../FalconHLS/code_hls/keygen.c:1521]   --->   Operation 54 'sext' 'sext_ln1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1521 = zext i31 %sext_ln1521" [../FalconHLS/code_hls/keygen.c:1521]   --->   Operation 55 'zext' 'zext_ln1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%w_6 = sub i32 %d_3, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1525]   --->   Operation 56 'sub' 'w_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln685 = add i32 %w, i32 %zext_ln1521" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 57 'add' 'add_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln685_3 = add i32 %add_ln685, i32 %w_6" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 58 'add' 'add_ln685_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_3, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 59 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%select_ln685 = select i1 %tmp_10, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 60 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 61 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 62 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 63 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%x_7 = add i32 %zext_ln685, i32 %add_ln685_3" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 64 'add' 'x_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.66ns)   --->   "%icmp_ln1520 = icmp_eq  i9 %u, i9 0" [../FalconHLS/code_hls/keygen.c:1520]   --->   Operation 65 'icmp' 'icmp_ln1520' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1520 = br i1 %icmp_ln1520, void %while.body.i.while.body.i_crit_edge, void %zint_mod_small_unsigned.exit" [../FalconHLS/code_hls/keygen.c:1520]   --->   Operation 67 'br' 'br_ln1520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1520 = store i9 %u, i9 %u_22" [../FalconHLS/code_hls/keygen.c:1520]   --->   Operation 68 'store' 'store_ln1520' <Predicate = (!icmp_ln1520)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1520 = store i32 %x_7, i32 %x" [../FalconHLS/code_hls/keygen.c:1520]   --->   Operation 69 'store' 'store_ln1520' <Predicate = (!icmp_ln1520)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1520 = br void %while.body.i" [../FalconHLS/code_hls/keygen.c:1520]   --->   Operation 70 'br' 'br_ln1520' <Predicate = (!icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %dlen_read, i2 0" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 71 'bitconcatenate' 'shl_ln11' <Predicate = (icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln1544 = add i10 %shl_ln11, i10 1020" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 72 'add' 'add_ln1544' <Predicate = (icmp_ln1520)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1544 = zext i10 %add_ln1544" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 73 'zext' 'zext_ln1544' <Predicate = (icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.94ns)   --->   "%add_ln1544_1 = add i15 %zext_ln1544, i15 %d_read" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 74 'add' 'add_ln1544_1' <Predicate = (icmp_ln1520)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln1544_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1544_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 75 'partselect' 'lshr_ln1544_1' <Predicate = (icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1544_1 = zext i13 %lshr_ln1544_1" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 76 'zext' 'zext_ln1544_1' <Predicate = (icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%vla18_addr_11 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1544_1" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 77 'getelementptr' 'vla18_addr_11' <Predicate = (icmp_ln1520)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%vla18_load_8 = load i13 %vla18_addr_11" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 78 'load' 'vla18_load_8' <Predicate = (icmp_ln1520)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 4 <SV = 3> <Delay = 9.92>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%vla18_load_8 = load i13 %vla18_addr_11" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 79 'load' 'vla18_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_8, i32 30, i32 31" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 80 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1544_2 = zext i2 %trunc_ln1" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 81 'zext' 'zext_ln1544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.56ns)   --->   "%sub_ln1544 = sub i3 0, i3 %zext_ln1544_2" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 82 'sub' 'sub_ln1544' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sub_ln697)   --->   "%sext_ln1544 = sext i3 %sub_ln1544" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 83 'sext' 'sext_ln1544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sub_ln697)   --->   "%and_ln1544 = and i32 %sext_ln1544, i32 %Rx_read" [../FalconHLS/code_hls/keygen.c:1544]   --->   Operation 84 'and' 'and_ln1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln697 = sub i32 %x_7, i32 %and_ln1544" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 85 'sub' 'sub_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 86 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%select_ln697 = select i1 %tmp_11, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 87 'select' 'select_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%and_ln697 = and i25 %select_ln697, i25 %p_read" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 88 'and' 'and_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%sext_ln697 = sext i25 %and_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 89 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%zext_ln697 = zext i31 %sext_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 90 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%z = add i32 %zext_ln697, i32 %sub_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 91 'add' 'z' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln1546 = ret i32 %z" [../FalconHLS/code_hls/keygen.c:1546]   --->   Operation 92 'ret' 'ret_ln1546' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p0i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Rx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                          (alloca                ) [ 01110]
u_22                       (alloca                ) [ 01110]
Rx_read                    (read                  ) [ 00111]
R2_read                    (read                  ) [ 00000]
p0i_read                   (read                  ) [ 00110]
p_read                     (read                  ) [ 00111]
dlen_read                  (read                  ) [ 00110]
d_read                     (read                  ) [ 00110]
p_cast2_cast_cast          (sext                  ) [ 00000]
p_cast2_cast_cast_cast     (zext                  ) [ 00110]
dlen_cast1                 (zext                  ) [ 00000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
zext_ln722                 (zext                  ) [ 00110]
zext_ln1510                (zext                  ) [ 00110]
store_ln1510               (store                 ) [ 00000]
store_ln1510               (store                 ) [ 00000]
br_ln1510                  (br                    ) [ 00000]
x_4                        (load                  ) [ 00000]
u_22_load                  (load                  ) [ 00000]
u                          (add                   ) [ 00010]
zext_ln721                 (zext                  ) [ 00000]
z_10                       (mul                   ) [ 00000]
trunc_ln718                (trunc                 ) [ 00000]
mul_ln722                  (mul                   ) [ 00000]
zext_ln722_1               (zext                  ) [ 00000]
w_4                        (mul                   ) [ 00000]
zext_ln718                 (zext                  ) [ 00000]
add_ln723                  (add                   ) [ 00000]
trunc_ln                   (partselect            ) [ 00010]
shl_ln                     (bitconcatenate        ) [ 00000]
sext_ln1524                (sext                  ) [ 00000]
add_ln1524                 (add                   ) [ 00000]
lshr_ln                    (partselect            ) [ 00000]
zext_ln1524                (zext                  ) [ 00000]
vla18_addr                 (getelementptr         ) [ 00010]
specloopname_ln1509        (specloopname          ) [ 00000]
d_1                        (sub                   ) [ 00000]
tmp                        (bitselect             ) [ 00000]
select_ln724               (select                ) [ 00000]
and_ln724                  (and                   ) [ 00000]
sext_ln724                 (sext                  ) [ 00000]
zext_ln724                 (zext                  ) [ 00000]
d_3                        (add                   ) [ 00000]
vla18_load                 (load                  ) [ 00000]
w                          (sub                   ) [ 00000]
tmp_9                      (bitselect             ) [ 00000]
select_ln1525              (select                ) [ 00000]
and_ln1525                 (and                   ) [ 00000]
sext_ln1521                (sext                  ) [ 00000]
zext_ln1521                (zext                  ) [ 00000]
w_6                        (sub                   ) [ 00000]
add_ln685                  (add                   ) [ 00000]
add_ln685_3                (add                   ) [ 00000]
tmp_10                     (bitselect             ) [ 00000]
select_ln685               (select                ) [ 00000]
and_ln685                  (and                   ) [ 00000]
sext_ln685                 (sext                  ) [ 00000]
zext_ln685                 (zext                  ) [ 00000]
x_7                        (add                   ) [ 00001]
icmp_ln1520                (icmp                  ) [ 00110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
br_ln1520                  (br                    ) [ 00000]
store_ln1520               (store                 ) [ 00000]
store_ln1520               (store                 ) [ 00000]
br_ln1520                  (br                    ) [ 00000]
shl_ln11                   (bitconcatenate        ) [ 00000]
add_ln1544                 (add                   ) [ 00000]
zext_ln1544                (zext                  ) [ 00000]
add_ln1544_1               (add                   ) [ 00000]
lshr_ln1544_1              (partselect            ) [ 00000]
zext_ln1544_1              (zext                  ) [ 00000]
vla18_addr_11              (getelementptr         ) [ 00001]
vla18_load_8               (load                  ) [ 00000]
trunc_ln1                  (partselect            ) [ 00000]
zext_ln1544_2              (zext                  ) [ 00000]
sub_ln1544                 (sub                   ) [ 00000]
sext_ln1544                (sext                  ) [ 00000]
and_ln1544                 (and                   ) [ 00000]
sub_ln697                  (sub                   ) [ 00000]
tmp_11                     (bitselect             ) [ 00000]
select_ln697               (select                ) [ 00000]
and_ln697                  (and                   ) [ 00000]
sext_ln697                 (sext                  ) [ 00000]
zext_ln697                 (zext                  ) [ 00000]
z                          (add                   ) [ 00000]
ret_ln1546                 (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p0i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Rx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="x_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="u_22_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_22/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Rx_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Rx_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="R2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p0i_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0i_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="25" slack="0"/>
<pin id="106" dir="0" index="1" bw="25" slack="0"/>
<pin id="107" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dlen_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dlen_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="d_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="vla18_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla18_load/2 vla18_load_8/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vla18_addr_11_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_11/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_cast2_cast_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_cast2_cast_cast_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="25" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="dlen_cast1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dlen_cast1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln722_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln1510_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="25" slack="0"/>
<pin id="161" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1510/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln1510_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1510/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln1510_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1510/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="x_4_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="u_22_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_22_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="u_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln721_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="z_10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="z_10/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln718_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="63" slack="0"/>
<pin id="196" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul_ln722_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="1"/>
<pin id="201" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln722/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln722_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="w_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="0" index="1" bw="31" slack="1"/>
<pin id="210" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="w_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln718_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="62" slack="0"/>
<pin id="214" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln718/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln723_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="62" slack="0"/>
<pin id="218" dir="0" index="1" bw="63" slack="0"/>
<pin id="219" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln723/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="63" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln1524_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1524/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln1524_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="15" slack="1"/>
<pin id="247" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1524/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lshr_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="0" index="1" bw="15" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln1524_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1524/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="d_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="31" slack="2"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln724_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="25" slack="0"/>
<pin id="279" dir="0" index="2" bw="25" slack="0"/>
<pin id="280" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="and_ln724_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="25" slack="2"/>
<pin id="287" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln724/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln724_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="25" slack="0"/>
<pin id="291" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln724/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln724_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="25" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="d_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="w_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="31" slack="2"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln1525_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="25" slack="0"/>
<pin id="319" dir="0" index="2" bw="25" slack="0"/>
<pin id="320" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1525/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln1525_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="25" slack="0"/>
<pin id="326" dir="0" index="1" bw="25" slack="2"/>
<pin id="327" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1525/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln1521_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="25" slack="0"/>
<pin id="331" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1521/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1521_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="25" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1521/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="w_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="31" slack="2"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_6/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln685_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="31" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln685_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685_3/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_10_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln685_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="25" slack="0"/>
<pin id="365" dir="0" index="2" bw="25" slack="0"/>
<pin id="366" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="and_ln685_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="0" index="1" bw="25" slack="2"/>
<pin id="373" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln685/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln685_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="25" slack="0"/>
<pin id="377" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln685/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln685_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="25" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="x_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_7/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln1520_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1520/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln1520_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="1"/>
<pin id="396" dir="0" index="1" bw="9" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1520/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln1520_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1520/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln11_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="2"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln11/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln1544_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1544/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1544_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1544/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln1544_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="15" slack="2"/>
<pin id="423" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1544_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lshr_ln1544_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="0"/>
<pin id="427" dir="0" index="1" bw="15" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="0" index="3" bw="5" slack="0"/>
<pin id="430" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1544_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln1544_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1544_1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="0" index="3" bw="6" slack="0"/>
<pin id="445" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln1544_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1544_2/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln1544_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1544/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln1544_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1544/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln1544_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="3"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1544/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln697_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln697/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_11_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln697_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="25" slack="0"/>
<pin id="485" dir="0" index="2" bw="25" slack="0"/>
<pin id="486" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln697_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="0"/>
<pin id="492" dir="0" index="1" bw="25" slack="3"/>
<pin id="493" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln697/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln697_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="25" slack="0"/>
<pin id="497" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln697/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln697_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="25" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="z_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z/4 "/>
</bind>
</comp>

<comp id="509" class="1005" name="x_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="516" class="1005" name="u_22_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="u_22 "/>
</bind>
</comp>

<comp id="523" class="1005" name="Rx_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="3"/>
<pin id="525" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="Rx_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="p0i_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="1"/>
<pin id="530" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p0i_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="25" slack="2"/>
<pin id="535" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="dlen_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2"/>
<pin id="543" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="dlen_read "/>
</bind>
</comp>

<comp id="546" class="1005" name="d_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="1"/>
<pin id="548" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="d_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_cast2_cast_cast_cast_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2"/>
<pin id="554" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast2_cast_cast_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln722_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="63" slack="1"/>
<pin id="561" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln722 "/>
</bind>
</comp>

<comp id="564" class="1005" name="zext_ln1510_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="62" slack="1"/>
<pin id="566" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1510 "/>
</bind>
</comp>

<comp id="569" class="1005" name="u_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="1"/>
<pin id="571" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="575" class="1005" name="trunc_ln_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="580" class="1005" name="vla18_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="1"/>
<pin id="582" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="x_7_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_7 "/>
</bind>
</comp>

<comp id="593" class="1005" name="vla18_addr_11_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="1"/>
<pin id="595" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="146"><net_src comp="104" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="110" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="151" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="173" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="189" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="179" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="249" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="264" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="129" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="297" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="303" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="333" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="337" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="58" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="348" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="438"><net_src comp="425" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="129" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="440" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="469" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="78" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="519"><net_src comp="82" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="526"><net_src comp="86" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="531"><net_src comp="98" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="536"><net_src comp="104" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="544"><net_src comp="110" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="549"><net_src comp="116" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="555"><net_src comp="147" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="562"><net_src comp="155" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="567"><net_src comp="159" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="572"><net_src comp="179" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="578"><net_src comp="222" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="583"><net_src comp="122" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="588"><net_src comp="383" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="596"><net_src comp="135" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {}
 - Input state : 
	Port: zint_mod_small_signed.1 : vla18 | {2 3 4 }
	Port: zint_mod_small_signed.1 : d | {1 }
	Port: zint_mod_small_signed.1 : dlen | {1 }
	Port: zint_mod_small_signed.1 : p | {1 }
	Port: zint_mod_small_signed.1 : p0i | {1 }
	Port: zint_mod_small_signed.1 : R2 | {1 }
	Port: zint_mod_small_signed.1 : Rx | {1 }
  - Chain level:
	State 1
		p_cast2_cast_cast_cast : 1
		zext_ln1510 : 1
		store_ln1510 : 1
		store_ln1510 : 1
	State 2
		u : 1
		zext_ln721 : 1
		z_10 : 2
		trunc_ln718 : 3
		mul_ln722 : 4
		zext_ln722_1 : 5
		w_4 : 6
		zext_ln718 : 7
		add_ln723 : 8
		trunc_ln : 9
		shl_ln : 2
		sext_ln1524 : 3
		add_ln1524 : 4
		lshr_ln : 5
		zext_ln1524 : 6
		vla18_addr : 7
		vla18_load : 8
	State 3
		tmp : 1
		select_ln724 : 2
		and_ln724 : 3
		sext_ln724 : 3
		zext_ln724 : 4
		d_3 : 5
		w : 1
		tmp_9 : 2
		select_ln1525 : 3
		and_ln1525 : 4
		sext_ln1521 : 4
		zext_ln1521 : 5
		w_6 : 6
		add_ln685 : 6
		add_ln685_3 : 7
		tmp_10 : 8
		select_ln685 : 9
		and_ln685 : 10
		sext_ln685 : 10
		zext_ln685 : 11
		x_7 : 12
		br_ln1520 : 1
		store_ln1520 : 13
		add_ln1544 : 1
		zext_ln1544 : 2
		add_ln1544_1 : 3
		lshr_ln1544_1 : 4
		zext_ln1544_1 : 5
		vla18_addr_11 : 6
		vla18_load_8 : 7
	State 4
		trunc_ln1 : 1
		zext_ln1544_2 : 2
		sub_ln1544 : 3
		sext_ln1544 : 4
		and_ln1544 : 5
		sub_ln697 : 5
		tmp_11 : 6
		select_ln697 : 7
		and_ln697 : 8
		sext_ln697 : 8
		zext_ln697 : 9
		z : 10
		ret_ln1546 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |            u_fu_179           |    0    |    0    |    14   |
|          |        add_ln723_fu_216       |    0    |    0    |    70   |
|          |       add_ln1524_fu_244       |    0    |    0    |    20   |
|          |           d_3_fu_297          |    0    |    0    |    32   |
|    add   |        add_ln685_fu_342       |    0    |    0    |    32   |
|          |       add_ln685_3_fu_348      |    0    |    0    |    32   |
|          |           x_7_fu_383          |    0    |    0    |    39   |
|          |       add_ln1544_fu_410       |    0    |    0    |    13   |
|          |      add_ln1544_1_fu_420      |    0    |    0    |    20   |
|          |            z_fu_503           |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |           d_1_fu_264          |    0    |    0    |    39   |
|          |            w_fu_303           |    0    |    0    |    39   |
|    sub   |           w_6_fu_337          |    0    |    0    |    32   |
|          |       sub_ln1544_fu_454       |    0    |    0    |    10   |
|          |        sub_ln697_fu_469       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln724_fu_284       |    0    |    0    |    25   |
|          |       and_ln1525_fu_324       |    0    |    0    |    25   |
|    and   |        and_ln685_fu_370       |    0    |    0    |    25   |
|          |       and_ln1544_fu_464       |    0    |    0    |    32   |
|          |        and_ln697_fu_490       |    0    |    0    |    25   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln724_fu_276      |    0    |    0    |    25   |
|  select  |      select_ln1525_fu_316     |    0    |    0    |    25   |
|          |      select_ln685_fu_362      |    0    |    0    |    25   |
|          |      select_ln697_fu_482      |    0    |    0    |    25   |
|----------|-------------------------------|---------|---------|---------|
|          |          z_10_fu_189          |    3    |    0    |    20   |
|    mul   |        mul_ln722_fu_198       |    3    |    0    |    23   |
|          |           w_4_fu_207          |    3    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln1520_fu_389      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |       Rx_read_read_fu_86      |    0    |    0    |    0    |
|          |       R2_read_read_fu_92      |    0    |    0    |    0    |
|   read   |      p0i_read_read_fu_98      |    0    |    0    |    0    |
|          |       p_read_read_fu_104      |    0    |    0    |    0    |
|          |     dlen_read_read_fu_110     |    0    |    0    |    0    |
|          |       d_read_read_fu_116      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    p_cast2_cast_cast_fu_143   |    0    |    0    |    0    |
|          |       sext_ln1524_fu_240      |    0    |    0    |    0    |
|          |       sext_ln724_fu_289       |    0    |    0    |    0    |
|   sext   |       sext_ln1521_fu_329      |    0    |    0    |    0    |
|          |       sext_ln685_fu_375       |    0    |    0    |    0    |
|          |       sext_ln1544_fu_460      |    0    |    0    |    0    |
|          |       sext_ln697_fu_495       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | p_cast2_cast_cast_cast_fu_147 |    0    |    0    |    0    |
|          |       dlen_cast1_fu_151       |    0    |    0    |    0    |
|          |       zext_ln722_fu_155       |    0    |    0    |    0    |
|          |       zext_ln1510_fu_159      |    0    |    0    |    0    |
|          |       zext_ln721_fu_185       |    0    |    0    |    0    |
|          |      zext_ln722_1_fu_203      |    0    |    0    |    0    |
|          |       zext_ln718_fu_212       |    0    |    0    |    0    |
|   zext   |       zext_ln1524_fu_259      |    0    |    0    |    0    |
|          |       zext_ln724_fu_293       |    0    |    0    |    0    |
|          |       zext_ln1521_fu_333      |    0    |    0    |    0    |
|          |       zext_ln685_fu_379       |    0    |    0    |    0    |
|          |       zext_ln1544_fu_416      |    0    |    0    |    0    |
|          |      zext_ln1544_1_fu_435     |    0    |    0    |    0    |
|          |      zext_ln1544_2_fu_450     |    0    |    0    |    0    |
|          |       zext_ln697_fu_499       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln718_fu_194      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_222        |    0    |    0    |    0    |
|partselect|         lshr_ln_fu_249        |    0    |    0    |    0    |
|          |      lshr_ln1544_1_fu_425     |    0    |    0    |    0    |
|          |        trunc_ln1_fu_440       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_232         |    0    |    0    |    0    |
|          |        shl_ln11_fu_403        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_268          |    0    |    0    |    0    |
| bitselect|          tmp_9_fu_308         |    0    |    0    |    0    |
|          |         tmp_10_fu_354         |    0    |    0    |    0    |
|          |         tmp_11_fu_474         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   779   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        Rx_read_reg_523       |   32   |
|        d_read_reg_546        |   15   |
|       dlen_read_reg_541      |    8   |
|       p0i_read_reg_528       |   31   |
|p_cast2_cast_cast_cast_reg_552|   32   |
|        p_read_reg_533        |   25   |
|       trunc_ln_reg_575       |   32   |
|         u_22_reg_516         |    9   |
|           u_reg_569          |    9   |
|     vla18_addr_11_reg_593    |   13   |
|      vla18_addr_reg_580      |   13   |
|          x_7_reg_585         |   32   |
|           x_reg_509          |   32   |
|      zext_ln1510_reg_564     |   62   |
|      zext_ln722_reg_559      |   63   |
+------------------------------+--------+
|             Total            |   408  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   4  |  13  |   52   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||  1.8266 ||    20   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   779  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   20   |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |   408  |   799  |
+-----------+--------+--------+--------+--------+
