device {
	name = "ATtiny9"
	prog_size = 0x0400
}

interrupts {
	RESET = 0x00            ; External Reset, Power-on Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt Request 0
	PCINT0 = 0x02           ; Pin Change Interrupt Request 0
	TIM0_CAPT = 0x03        ; Timer/Counter0 Input Capture
	TIM0_OVF = 0x04         ; Timer/Counter0 Overflow
	TIM0_COMPA = 0x05       ; Timer/Counter Compare Match A
	TIM0_COMPB = 0x06       ; Timer/Counter Compare Match B
	ANA_COMP = 0x07         ; Analog Comparator
	WDT = 0x08              ; Watchdog Time-out
	VLM = 0x09              ; Vcc Voltage Level Monitor
}

registers {
	PINB(0xx20)             ; Port B Data register
	DDRB(0xx1f)             ; Data Direction Register, Port B
	PORTB(0xx1e)            ; Input Pins, Port B
	PUEB(0xx1d)             ; Pull-up Enable Control Register
	PORTCR(0xx14) {         ; Port Control Register
		BBMB = 1                ; Break-Before-Make Mode Enable
	}
	PCMSK(0xx10) {          ; Pin Change Mask Register
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
	}
	PCIFR(0xxf) {           ; Pin Change Interrupt Flag Register
		PCIF0 = 0               ; Pin Change Interrupt Flag 0
	}
	PCICR(0xxe) {           ; Pin Change Interrupt Control Register
		PCIE0 = 0               ; Pin Change Interrupt Enable 0
	}
	EIMSK(0xxd) {           ; External Interrupt Mask register
		INT0 = 0                ; External Interrupt Request 0 Enable
	}
	EIFR(0xxc) {            ; External Interrupt Flag register
		INTF0 = 0               ; External Interrupt Flag 0
	}
	EICRA(0xxb) {           ; External Interrupt Control Register A
		ISC00 = 0               ; Interrupt Sense Control 0 Bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 Bit 1
	}
	DIDR0(0xx9) {           ; 
		AIN0D = 0               ; AIN0 Digital Input Disable
		AIN1D = 1               ; AIN1 Digital Input Disable
	}
	ACSR(0xx1) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; Analog Comparator Input Capture  Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACD = 7                 ; Analog Comparator Disable
	}
	ICR0(0x02, 0x03)        ; Input Capture Register  Bytes
	OCR0B(0x04, 0x05)       ; Timer/Counter0 Output Compare Register B 
	OCR0A(0x06, 0x07)       ; Timer/Counter 0 Output Compare Register A 
	TCNT0(0x08, 0x09)       ; Timer/Counter0 
	TIFR0(0x0a) {           ; Overflow Interrupt Enable
		TOV0 = 0                ; Timer Overflow Flag
		OCF0A = 1               ; Timer Output Compare Flag 0A
		OCF0B = 2               ; Timer Output Compare Flag 0B
		ICF0 = 5                ; Input Capture Flag
	}
	TIMSK0(0x0b) {          ; Timer Interrupt Mask Register 0
		TOIE0 = 0               ; Overflow Interrupt Enable
		OCIE0A = 1              ; Output Compare A Match Interrupt Enable
		OCIE0B = 2              ; Output Compare B Match Interrupt Enable
		ICIE0 = 5               ; Input Capture Interrupt Enable
	}
	TCCR0C(0x0c) {          ; Timer/Counter 0 Control Register C
		FOC0B = 6               ; Force Output Compare for Channel B
		FOC0A = 7               ; Force Output Compare for Channel A
	}
	TCCR0B(0x0d) {          ; Timer/Counter 0 Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		WGM00 = 3               ; Waveform Generation Mode bit 0
		WGM01 = 4               ; Waveform Generation Mode bit 1
		ICES0 = 6               ; Input Capture Edge Select
		ICNC0 = 7               ; Input Capture Noise Canceler
	}
	TCCR0A(0x0e) {          ; Timer/Counter 0 Control Register A
		WGM00 = 0               ; Waveform Generation Mode bit 0
		WGM01 = 1               ; Waveform Generation Mode bit 1
		COM0B0 = 4              ; Compare Output Mode for Channel B bits bit 0
		COM0B1 = 5              ; Compare Output Mode for Channel B bits bit 1
		COM0A0 = 6              ; Compare Output Mode for Channel A bits bit 0
		COM0A1 = 7              ; Compare Output Mode for Channel A bits bit 1
	}
	GTCCR(0x0f) {           ; General Timer/Counter Control Register
		PSR = 0                 ; Prescaler Reset
		TSM = 7                 ; Timer Synchronization Mode
	}
	WDTCSR(0x11) {          ; Watchdog Timer Control and Status Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timer Interrupt Enable
		WDIF = 7                ; Watchdog Timer Interrupt Flag
	}
	NVMCSR(0x12) {          ; Non-Volatile Memory Control and Status Register
		NVMBSY = 7              ; Non-Volatile Memory Busy
	}
	NVMCMD(0x13)            ; Non-Volatile Memory Command
	VLMCSR(0x14) {          ; Vcc Level Monitoring Control and Status Register
		VLM0 = 0                ; Trigger Level of Voltage Level Monitor bits bit 0
		VLM1 = 1                ; Trigger Level of Voltage Level Monitor bits bit 1
		VLM2 = 2                ; Trigger Level of Voltage Level Monitor bits bit 2
		VLMIE = 6               ; VLM Interrupt Enable
		VLMF = 7                ; VLM Flag
	}
	PRR(0x15) {             ; Power Reduction Register
		PRTIM0 = 0              ; Power Reduction Timer/Counter0
		PRADC = 1               ; Power Reduction ADC
	}
	CLKPSR(0x16) {          ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
	}
	CLKMSR(0x17) {          ; Clock Main Settings Register
		CLKMS0 = 0              ; Clock Main Select Bits bit 0
		CLKMS1 = 1              ; Clock Main Select Bits bit 1
	}
	OSCCAL(0x19)            ; Oscillator Calibration Value
	SMCR(0x1a) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select Bits bit 0
		SM1 = 2                 ; Sleep Mode Select Bits bit 1
		SM2 = 3                 ; Sleep Mode Select Bits bit 2
	}
	RSTFLR(0x1b) {          ; Reset Flag Register
		PORF = 0                ; Power-on Reset Flag
		EXTRF = 1               ; External Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	CCP(0x1c)               ; Configuration Change Protection
	SP(0x1d, 0x1e)          ; Stack Pointer 
	SREG(0x1f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

