
BMSv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000505c  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080051e8  080051e8  000061e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005228  08005228  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  08005228  08005228  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005228  08005228  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005228  08005228  00006228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800522c  0800522c  0000622c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005230  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  2000000c  0800523c  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  0800523c  0000719c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014617  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff9  00000000  00000000  0001b653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0001e650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7c  00000000  00000000  0001f438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000242f0  00000000  00000000  0001feb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d78  00000000  00000000  000441a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf68a  00000000  00000000  00057f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001275a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036ac  00000000  00000000  001275ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012ac98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080051d0 	.word	0x080051d0

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	080051d0 	.word	0x080051d0

080001cc <BQ_Init>:
/**
 * @brief bq40z80 initialization
 * @param i2c i2c pointer
 */
void BQ_Init(I2C_HandleTypeDef *i2c)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
BQ_data* BMS;
#ifdef USED_I2C1
	if(i2c == &hi2c1){
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	4a26      	ldr	r2, [pc, #152]	@ (8000270 <BQ_Init+0xa4>)
 80001d8:	4293      	cmp	r3, r2
 80001da:	d101      	bne.n	80001e0 <BQ_Init+0x14>
		BMS = &BMS_1;
 80001dc:	4b25      	ldr	r3, [pc, #148]	@ (8000274 <BQ_Init+0xa8>)
 80001de:	60fb      	str	r3, [r7, #12]
#ifdef USED_I2C3
	if(i2c == &hi2c3){
		BMS = &BMS_3;
	}
#endif
    BMS->bq_i2c = i2c;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	687a      	ldr	r2, [r7, #4]
 80001e4:	601a      	str	r2, [r3, #0]
    BMS->bq_deviceAddress = Address;
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	2217      	movs	r2, #23
 80001ea:	711a      	strb	r2, [r3, #4]
#ifdef USE_SCANNER
	CONNECTION_STATUS connect = I2CHelper_CheckAddress(BMS);
 80001ec:	68f8      	ldr	r0, [r7, #12]
 80001ee:	f000 fd94 	bl	8000d1a <I2CHelper_CheckAddress>
 80001f2:	4603      	mov	r3, r0
 80001f4:	72fb      	strb	r3, [r7, #11]
	while (connect != CONNECTED)
 80001f6:	e00b      	b.n	8000210 <BQ_Init+0x44>
	{
		connect = I2CHelper_CheckAddress(BMS);
 80001f8:	68f8      	ldr	r0, [r7, #12]
 80001fa:	f000 fd8e 	bl	8000d1a <I2CHelper_CheckAddress>
 80001fe:	4603      	mov	r3, r0
 8000200:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(200);
 8000202:	20c8      	movs	r0, #200	@ 0xc8
 8000204:	f001 f866 	bl	80012d4 <HAL_Delay>
	#ifdef debug
		if(connect != CONNECTED){
 8000208:	7afb      	ldrb	r3, [r7, #11]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d000      	beq.n	8000210 <BQ_Init+0x44>
			__asm("nop"); //insert breakpoint here
 800020e:	bf00      	nop
	while (connect != CONNECTED)
 8000210:	7afb      	ldrb	r3, [r7, #11]
 8000212:	2b00      	cmp	r3, #0
 8000214:	d1f0      	bne.n	80001f8 <BQ_Init+0x2c>
		}
	#endif
	}
#endif

    HAL_Delay(1500);
 8000216:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800021a:	f001 f85b 	bl	80012d4 <HAL_Delay>
    BQAction_UpdateData(BMS);
 800021e:	68f8      	ldr	r0, [r7, #12]
 8000220:	f000 fa57 	bl	80006d2 <BQAction_UpdateData>
    BQAction_TryUnsealedDevice(BMS);
 8000224:	68f8      	ldr	r0, [r7, #12]
 8000226:	f000 fa20 	bl	800066a <BQAction_TryUnsealedDevice>

    BQAction_SetManufacturingAllFet(BMS, false);
 800022a:	2100      	movs	r1, #0
 800022c:	68f8      	ldr	r0, [r7, #12]
 800022e:	f000 f90c 	bl	800044a <BQAction_SetManufacturingAllFet>
    BQAction_SetManufacturingFuse(BMS, false);
 8000232:	2100      	movs	r1, #0
 8000234:	68f8      	ldr	r0, [r7, #12]
 8000236:	f000 f91e 	bl	8000476 <BQAction_SetManufacturingFuse>
    BQAction_SetCalibration(BMS, false);
 800023a:	2100      	movs	r1, #0
 800023c:	68f8      	ldr	r0, [r7, #12]
 800023e:	f000 f930 	bl	80004a2 <BQAction_SetCalibration>
    BQAction_SetManufacturingGauging(BMS, true);
 8000242:	2101      	movs	r1, #1
 8000244:	68f8      	ldr	r0, [r7, #12]
 8000246:	f000 f942 	bl	80004ce <BQAction_SetManufacturingGauging>
    BQAction_SetManufacturingPF(BMS, true);
 800024a:	2101      	movs	r1, #1
 800024c:	68f8      	ldr	r0, [r7, #12]
 800024e:	f000 f954 	bl	80004fa <BQAction_SetManufacturingPF>
    BQAction_SetManufacturingLF(BMS, true);
 8000252:	2101      	movs	r1, #1
 8000254:	68f8      	ldr	r0, [r7, #12]
 8000256:	f000 f966 	bl	8000526 <BQAction_SetManufacturingLF>
    BQAction_SetLed(BMS, false);
 800025a:	2100      	movs	r1, #0
 800025c:	68f8      	ldr	r0, [r7, #12]
 800025e:	f000 f8de 	bl	800041e <BQAction_SetLed>

    BQAction_UpdateData(BMS);
 8000262:	68f8      	ldr	r0, [r7, #12]
 8000264:	f000 fa35 	bl	80006d2 <BQAction_UpdateData>
}
 8000268:	bf00      	nop
 800026a:	3710      	adds	r7, #16
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	20000094 	.word	0x20000094
 8000274:	200000e8 	.word	0x200000e8

08000278 <BQ_WriteMABlockCommand>:
/**
 * @brief send command to ManufacturerBlockAccess()
 * @param command command to send
 */
void BQ_WriteMABlockCommand(BQ_data* BMS, uint16_t command)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b086      	sub	sp, #24
 800027c:	af02      	add	r7, sp, #8
 800027e:	6078      	str	r0, [r7, #4]
 8000280:	460b      	mov	r3, r1
 8000282:	807b      	strh	r3, [r7, #2]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 8000284:	2344      	movs	r3, #68	@ 0x44
 8000286:	733b      	strb	r3, [r7, #12]
 8000288:	2302      	movs	r3, #2
 800028a:	737b      	strb	r3, [r7, #13]
 800028c:	887b      	ldrh	r3, [r7, #2]
 800028e:	b2db      	uxtb	r3, r3
 8000290:	73bb      	strb	r3, [r7, #14]
 8000292:	887b      	ldrh	r3, [r7, #2]
 8000294:	0a1b      	lsrs	r3, r3, #8
 8000296:	b29b      	uxth	r3, r3
 8000298:	b2db      	uxtb	r3, r3
 800029a:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, buf, 4, 100);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	6818      	ldr	r0, [r3, #0]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	791b      	ldrb	r3, [r3, #4]
 80002a4:	4619      	mov	r1, r3
 80002a6:	f107 020c 	add.w	r2, r7, #12
 80002aa:	2364      	movs	r3, #100	@ 0x64
 80002ac:	9300      	str	r3, [sp, #0]
 80002ae:	2304      	movs	r3, #4
 80002b0:	f002 f922 	bl	80024f8 <HAL_I2C_Master_Transmit>
}
 80002b4:	bf00      	nop
 80002b6:	3710      	adds	r7, #16
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}

080002bc <BQ_ReadMABlockCommand>:
 * @param command command from read
 * @param receive array to receive
 * @param size array size
 */
void BQ_ReadMABlockCommand(BQ_data* BMS, uint16_t command, uint8_t *receive, uint8_t size)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b092      	sub	sp, #72	@ 0x48
 80002c0:	af02      	add	r7, sp, #8
 80002c2:	60f8      	str	r0, [r7, #12]
 80002c4:	607a      	str	r2, [r7, #4]
 80002c6:	461a      	mov	r2, r3
 80002c8:	460b      	mov	r3, r1
 80002ca:	817b      	strh	r3, [r7, #10]
 80002cc:	4613      	mov	r3, r2
 80002ce:	727b      	strb	r3, [r7, #9]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002d0:	2344      	movs	r3, #68	@ 0x44
 80002d2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80002d6:	2302      	movs	r3, #2
 80002d8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 80002dc:	897b      	ldrh	r3, [r7, #10]
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80002e4:	897b      	ldrh	r3, [r7, #10]
 80002e6:	0a1b      	lsrs	r3, r3, #8
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, buf, 4, 100);
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	6818      	ldr	r0, [r3, #0]
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	791b      	ldrb	r3, [r3, #4]
 80002f8:	4619      	mov	r1, r3
 80002fa:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80002fe:	2364      	movs	r3, #100	@ 0x64
 8000300:	9300      	str	r3, [sp, #0]
 8000302:	2304      	movs	r3, #4
 8000304:	f002 f8f8 	bl	80024f8 <HAL_I2C_Master_Transmit>

    // send 0x44, then receive size
    uint8_t addr[2] = {0x44, 2 + size};
 8000308:	2344      	movs	r3, #68	@ 0x44
 800030a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800030e:	7a7b      	ldrb	r3, [r7, #9]
 8000310:	3302      	adds	r3, #2
 8000312:	b2db      	uxtb	r3, r3
 8000314:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, addr, 2, 100);
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	6818      	ldr	r0, [r3, #0]
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	791b      	ldrb	r3, [r3, #4]
 8000320:	4619      	mov	r1, r3
 8000322:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000326:	2364      	movs	r3, #100	@ 0x64
 8000328:	9300      	str	r3, [sp, #0]
 800032a:	2302      	movs	r3, #2
 800032c:	f002 f8e4 	bl	80024f8 <HAL_I2C_Master_Transmit>

    uint8_t result[35] = {0};
 8000330:	2300      	movs	r3, #0
 8000332:	613b      	str	r3, [r7, #16]
 8000334:	f107 0314 	add.w	r3, r7, #20
 8000338:	221f      	movs	r2, #31
 800033a:	2100      	movs	r1, #0
 800033c:	4618      	mov	r0, r3
 800033e:	f004 ff1b 	bl	8005178 <memset>
    HAL_I2C_Master_Receive(BMS->bq_i2c, BMS->bq_deviceAddress, result, 35, 100);
 8000342:	68fb      	ldr	r3, [r7, #12]
 8000344:	6818      	ldr	r0, [r3, #0]
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	791b      	ldrb	r3, [r3, #4]
 800034a:	4619      	mov	r1, r3
 800034c:	f107 0210 	add.w	r2, r7, #16
 8000350:	2364      	movs	r3, #100	@ 0x64
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	2323      	movs	r3, #35	@ 0x23
 8000356:	f002 f9e7 	bl	8002728 <HAL_I2C_Master_Receive>

    for (int i = 0; i < size; i++)
 800035a:	2300      	movs	r3, #0
 800035c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800035e:	e00c      	b.n	800037a <BQ_ReadMABlockCommand+0xbe>
    {
        receive[i] = result[i + 3];
 8000360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000362:	1cda      	adds	r2, r3, #3
 8000364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000366:	6879      	ldr	r1, [r7, #4]
 8000368:	440b      	add	r3, r1
 800036a:	3240      	adds	r2, #64	@ 0x40
 800036c:	443a      	add	r2, r7
 800036e:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 8000372:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 8000374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000376:	3301      	adds	r3, #1
 8000378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800037a:	7a7b      	ldrb	r3, [r7, #9]
 800037c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800037e:	429a      	cmp	r2, r3
 8000380:	dbee      	blt.n	8000360 <BQ_ReadMABlockCommand+0xa4>
    }
}
 8000382:	bf00      	nop
 8000384:	bf00      	nop
 8000386:	3740      	adds	r7, #64	@ 0x40
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}

0800038c <BQ_ReadCommandAsShort>:
 * @brief reading from ManufacturerBlockAccess() as uint16_t
 * @param command command to read
 * @return 16bit value from command
 */
uint16_t BQ_ReadCommandAsShort(BQ_data* BMS, uint16_t command)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	460b      	mov	r3, r1
 8000396:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    BQ_ReadMABlockCommand(BMS, command, buf, 2);
 8000398:	f107 020c 	add.w	r2, r7, #12
 800039c:	8879      	ldrh	r1, [r7, #2]
 800039e:	2302      	movs	r3, #2
 80003a0:	6878      	ldr	r0, [r7, #4]
 80003a2:	f7ff ff8b 	bl	80002bc <BQ_ReadMABlockCommand>

    uint16_t result = 0;
 80003a6:	2300      	movs	r3, #0
 80003a8:	81fb      	strh	r3, [r7, #14]

    result = result | buf[0];
 80003aa:	7b3b      	ldrb	r3, [r7, #12]
 80003ac:	461a      	mov	r2, r3
 80003ae:	89fb      	ldrh	r3, [r7, #14]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	81fb      	strh	r3, [r7, #14]
    result = result | (buf[1] << 8);
 80003b4:	7b7b      	ldrb	r3, [r7, #13]
 80003b6:	021b      	lsls	r3, r3, #8
 80003b8:	b21a      	sxth	r2, r3
 80003ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003be:	4313      	orrs	r3, r2
 80003c0:	b21b      	sxth	r3, r3
 80003c2:	81fb      	strh	r3, [r7, #14]

    return result;
 80003c4:	89fb      	ldrh	r3, [r7, #14]
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	3710      	adds	r7, #16
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <BQ_ReadCommandAsInt>:
 * @brief reading from ManufacturerBlockAccess() as uint32_t
 * @param command command to read
 * @return 32bit value from command
 */
uint32_t BQ_ReadCommandAsInt(BQ_data* BMS, uint16_t command)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b084      	sub	sp, #16
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
 80003d6:	460b      	mov	r3, r1
 80003d8:	807b      	strh	r3, [r7, #2]
    uint8_t buf[4];

    BQ_ReadMABlockCommand(BMS, command, buf, 4);
 80003da:	f107 0208 	add.w	r2, r7, #8
 80003de:	8879      	ldrh	r1, [r7, #2]
 80003e0:	2304      	movs	r3, #4
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f7ff ff6a 	bl	80002bc <BQ_ReadMABlockCommand>

    uint32_t result = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]

    result = result | (buf[0]);
 80003ec:	7a3b      	ldrb	r3, [r7, #8]
 80003ee:	461a      	mov	r2, r3
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	4313      	orrs	r3, r2
 80003f4:	60fb      	str	r3, [r7, #12]
    result = result | (buf[1] << 8);
 80003f6:	7a7b      	ldrb	r3, [r7, #9]
 80003f8:	021b      	lsls	r3, r3, #8
 80003fa:	68fa      	ldr	r2, [r7, #12]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]
    result = result | (buf[2] << 16);
 8000400:	7abb      	ldrb	r3, [r7, #10]
 8000402:	041b      	lsls	r3, r3, #16
 8000404:	68fa      	ldr	r2, [r7, #12]
 8000406:	4313      	orrs	r3, r2
 8000408:	60fb      	str	r3, [r7, #12]
    result = result | (buf[3] << 24);
 800040a:	7afb      	ldrb	r3, [r7, #11]
 800040c:	061b      	lsls	r3, r3, #24
 800040e:	68fa      	ldr	r2, [r7, #12]
 8000410:	4313      	orrs	r3, r2
 8000412:	60fb      	str	r3, [r7, #12]

    return result;
 8000414:	68fb      	ldr	r3, [r7, #12]
}
 8000416:	4618      	mov	r0, r3
 8000418:	3710      	adds	r7, #16
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}

0800041e <BQAction_SetLed>:
/**
 * @brief setting led
 * @param active true - set on, false - set off
 */
void BQAction_SetLed(BQ_data* BMS, bool active)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	b082      	sub	sp, #8
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	460b      	mov	r3, r1
 8000428:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_opStatus.bits.led != active)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	7a9b      	ldrb	r3, [r3, #10]
 800042e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000432:	b2db      	uxtb	r3, r3
 8000434:	78fa      	ldrb	r2, [r7, #3]
 8000436:	429a      	cmp	r2, r3
 8000438:	d003      	beq.n	8000442 <BQAction_SetLed+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LED_TOGGLE);
 800043a:	212b      	movs	r1, #43	@ 0x2b
 800043c:	6878      	ldr	r0, [r7, #4]
 800043e:	f7ff ff1b 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 8000442:	bf00      	nop
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}

0800044a <BQAction_SetManufacturingAllFet>:
/**
 * @brief setting ManufacturingStatus()[FET_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingAllFet(BQ_data* BMS, bool active)
{
 800044a:	b580      	push	{r7, lr}
 800044c:	b082      	sub	sp, #8
 800044e:	af00      	add	r7, sp, #0
 8000450:	6078      	str	r0, [r7, #4]
 8000452:	460b      	mov	r3, r1
 8000454:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.fet != active)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	7e1b      	ldrb	r3, [r3, #24]
 800045a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800045e:	b2db      	uxtb	r3, r3
 8000460:	78fa      	ldrb	r2, [r7, #3]
 8000462:	429a      	cmp	r2, r3
 8000464:	d003      	beq.n	800046e <BQAction_SetManufacturingAllFet+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FET_CONTROL);
 8000466:	2122      	movs	r1, #34	@ 0x22
 8000468:	6878      	ldr	r0, [r7, #4]
 800046a:	f7ff ff05 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}

08000476 <BQAction_SetManufacturingFuse>:
/**
 * @brief setting ManufacturingStatus()[FUSE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingFuse(BQ_data* BMS, bool active)
{
 8000476:	b580      	push	{r7, lr}
 8000478:	b082      	sub	sp, #8
 800047a:	af00      	add	r7, sp, #0
 800047c:	6078      	str	r0, [r7, #4]
 800047e:	460b      	mov	r3, r1
 8000480:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.fuse != active)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	7e5b      	ldrb	r3, [r3, #25]
 8000486:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800048a:	b2db      	uxtb	r3, r3
 800048c:	78fa      	ldrb	r2, [r7, #3]
 800048e:	429a      	cmp	r2, r3
 8000490:	d003      	beq.n	800049a <BQAction_SetManufacturingFuse+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FUSE);
 8000492:	2126      	movs	r1, #38	@ 0x26
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff feef 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <BQAction_SetCalibration>:
/**
 * @brief setting ManufacturingStatus()[CAL_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetCalibration(BQ_data* BMS, bool active)
{
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b082      	sub	sp, #8
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	6078      	str	r0, [r7, #4]
 80004aa:	460b      	mov	r3, r1
 80004ac:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.cal != active)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	7e5b      	ldrb	r3, [r3, #25]
 80004b2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	78fa      	ldrb	r2, [r7, #3]
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d003      	beq.n	80004c6 <BQAction_SetCalibration+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CALIBRATION_MODE);
 80004be:	212d      	movs	r1, #45	@ 0x2d
 80004c0:	6878      	ldr	r0, [r7, #4]
 80004c2:	f7ff fed9 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}

080004ce <BQAction_SetManufacturingGauging>:
/**
 * @brief setting ManufacturingStatus()[GAUGE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingGauging(BQ_data* BMS, bool active)
{
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
 80004d6:	460b      	mov	r3, r1
 80004d8:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.gauge != active)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	7e1b      	ldrb	r3, [r3, #24]
 80004de:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	78fa      	ldrb	r2, [r7, #3]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	d003      	beq.n	80004f2 <BQAction_SetManufacturingGauging+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_GAUGING);
 80004ea:	2121      	movs	r1, #33	@ 0x21
 80004ec:	6878      	ldr	r0, [r7, #4]
 80004ee:	f7ff fec3 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 80004f2:	bf00      	nop
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}

080004fa <BQAction_SetManufacturingPF>:
/**
 * @brief setting ManufacturingStatus()[PF_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingPF(BQ_data* BMS, bool active)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b082      	sub	sp, #8
 80004fe:	af00      	add	r7, sp, #0
 8000500:	6078      	str	r0, [r7, #4]
 8000502:	460b      	mov	r3, r1
 8000504:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.pf != active)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7e1b      	ldrb	r3, [r3, #24]
 800050a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800050e:	b2db      	uxtb	r3, r3
 8000510:	78fa      	ldrb	r2, [r7, #3]
 8000512:	429a      	cmp	r2, r3
 8000514:	d003      	beq.n	800051e <BQAction_SetManufacturingPF+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PERMANENT_FAILURE);
 8000516:	2124      	movs	r1, #36	@ 0x24
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f7ff fead 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}

08000526 <BQAction_SetManufacturingLF>:
/**
 * @brief setting ManufacturingStatus()[LF_EN] lifetime
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingLF(BQ_data* BMS, bool active)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	b082      	sub	sp, #8
 800052a:	af00      	add	r7, sp, #0
 800052c:	6078      	str	r0, [r7, #4]
 800052e:	460b      	mov	r3, r1
 8000530:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.lf != active)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	7e1b      	ldrb	r3, [r3, #24]
 8000536:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800053a:	b2db      	uxtb	r3, r3
 800053c:	78fa      	ldrb	r2, [r7, #3]
 800053e:	429a      	cmp	r2, r3
 8000540:	d003      	beq.n	800054a <BQAction_SetManufacturingLF+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LIFETIME_DATA_COLLECTION);
 8000542:	2123      	movs	r1, #35	@ 0x23
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f7ff fe97 	bl	8000278 <BQ_WriteMABlockCommand>
    }
}
 800054a:	bf00      	nop
 800054c:	3708      	adds	r7, #8
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <BQAction_EnableDischarging>:
/**
 * @brief enable discharge fet and disable the rest
 * @param none
 */
bool BQAction_EnableDischarging(BQ_data* BMS)
{
 8000552:	b580      	push	{r7, lr}
 8000554:	b082      	sub	sp, #8
 8000556:	af00      	add	r7, sp, #0
 8000558:	6078      	str	r0, [r7, #4]
    if (BQ_GetChargeMode(BMS) == DISCHARGE){
 800055a:	6878      	ldr	r0, [r7, #4]
 800055c:	f000 f93f 	bl	80007de <BQ_GetChargeMode>
 8000560:	4603      	mov	r3, r0
 8000562:	2b02      	cmp	r3, #2
 8000564:	d101      	bne.n	800056a <BQAction_EnableDischarging+0x18>
        return false;
 8000566:	2300      	movs	r3, #0
 8000568:	e043      	b.n	80005f2 <BQAction_EnableDischarging+0xa0>
    }

    // turn off unused fets
    if (BMS->BQ_manufacturingStatus.bits.chg){
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	7e1b      	ldrb	r3, [r3, #24]
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	b2db      	uxtb	r3, r3
 8000574:	2b00      	cmp	r3, #0
 8000576:	d003      	beq.n	8000580 <BQAction_EnableDischarging+0x2e>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CHG_FET_TOGGLE);
 8000578:	211f      	movs	r1, #31
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff fe7c 	bl	8000278 <BQ_WriteMABlockCommand>
    }
    if (BMS->BQ_manufacturingStatus.bits.pdsg){
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	7e5b      	ldrb	r3, [r3, #25]
 8000584:	f003 0320 	and.w	r3, r3, #32
 8000588:	b2db      	uxtb	r3, r3
 800058a:	2b00      	cmp	r3, #0
 800058c:	d003      	beq.n	8000596 <BQAction_EnableDischarging+0x44>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PDSG_FET_TOGGLE);
 800058e:	211c      	movs	r1, #28
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f7ff fe71 	bl	8000278 <BQ_WriteMABlockCommand>
    }
    if (BMS->BQ_manufacturingStatus.bits.pchg){
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	7e1b      	ldrb	r3, [r3, #24]
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d003      	beq.n	80005ac <BQAction_EnableDischarging+0x5a>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PCHG_FET_TOGGLE);
 80005a4:	211e      	movs	r1, #30
 80005a6:	6878      	ldr	r0, [r7, #4]
 80005a8:	f7ff fe66 	bl	8000278 <BQ_WriteMABlockCommand>
    }

    // turn on discharge
    if (!BMS->BQ_manufacturingStatus.bits.dsg){
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	7e1b      	ldrb	r3, [r3, #24]
 80005b0:	f003 0304 	and.w	r3, r3, #4
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d103      	bne.n	80005c2 <BQAction_EnableDischarging+0x70>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 80005ba:	2120      	movs	r1, #32
 80005bc:	6878      	ldr	r0, [r7, #4]
 80005be:	f7ff fe5b 	bl	8000278 <BQ_WriteMABlockCommand>
    }

    HAL_Delay(1500);
 80005c2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80005c6:	f000 fe85 	bl	80012d4 <HAL_Delay>

    if (BQ_GetChargeMode(BMS) != CHARGE){
 80005ca:	6878      	ldr	r0, [r7, #4]
 80005cc:	f000 f907 	bl	80007de <BQ_GetChargeMode>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d001      	beq.n	80005da <BQAction_EnableDischarging+0x88>
        return true;
 80005d6:	2301      	movs	r3, #1
 80005d8:	e00b      	b.n	80005f2 <BQAction_EnableDischarging+0xa0>
    }else{
        // turn off discharge
        if (BMS->BQ_manufacturingStatus.bits.dsg){
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	7e1b      	ldrb	r3, [r3, #24]
 80005de:	f003 0304 	and.w	r3, r3, #4
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d003      	beq.n	80005f0 <BQAction_EnableDischarging+0x9e>
            BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 80005e8:	2120      	movs	r1, #32
 80005ea:	6878      	ldr	r0, [r7, #4]
 80005ec:	f7ff fe44 	bl	8000278 <BQ_WriteMABlockCommand>
        }
        return false;
 80005f0:	2300      	movs	r3, #0
    }
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <BQAction_DisableFets>:
/**
 * @brief disable all fets
 * @param none
 */
bool BQAction_DisableFets(BQ_data* BMS)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f000 f8ca 	bl	800079c <BQAction_UpdateOpStatus>
    if (BMS->BQ_manufacturingStatus.bits.chg){
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	7e1b      	ldrb	r3, [r3, #24]
 800060c:	f003 0302 	and.w	r3, r3, #2
 8000610:	b2db      	uxtb	r3, r3
 8000612:	2b00      	cmp	r3, #0
 8000614:	d003      	beq.n	800061e <BQAction_DisableFets+0x24>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CHG_FET_TOGGLE);
 8000616:	211f      	movs	r1, #31
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fe2d 	bl	8000278 <BQ_WriteMABlockCommand>
    }
    if (BMS->BQ_manufacturingStatus.bits.dsg){
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7e1b      	ldrb	r3, [r3, #24]
 8000622:	f003 0304 	and.w	r3, r3, #4
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b00      	cmp	r3, #0
 800062a:	d003      	beq.n	8000634 <BQAction_DisableFets+0x3a>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 800062c:	2120      	movs	r1, #32
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f7ff fe22 	bl	8000278 <BQ_WriteMABlockCommand>
    }
    if (BMS->BQ_manufacturingStatus.bits.pchg){
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	7e1b      	ldrb	r3, [r3, #24]
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d003      	beq.n	800064a <BQAction_DisableFets+0x50>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PCHG_FET_TOGGLE);
 8000642:	211e      	movs	r1, #30
 8000644:	6878      	ldr	r0, [r7, #4]
 8000646:	f7ff fe17 	bl	8000278 <BQ_WriteMABlockCommand>
    }
    if (BMS->BQ_manufacturingStatus.bits.pdsg){
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	7e5b      	ldrb	r3, [r3, #25]
 800064e:	f003 0320 	and.w	r3, r3, #32
 8000652:	b2db      	uxtb	r3, r3
 8000654:	2b00      	cmp	r3, #0
 8000656:	d003      	beq.n	8000660 <BQAction_DisableFets+0x66>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PDSG_FET_TOGGLE);
 8000658:	211c      	movs	r1, #28
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f7ff fe0c 	bl	8000278 <BQ_WriteMABlockCommand>
    }

    return true;
 8000660:	2301      	movs	r3, #1
}
 8000662:	4618      	mov	r0, r3
 8000664:	3708      	adds	r7, #8
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <BQAction_TryUnsealedDevice>:
/**
 * @brief change sealed mode to unsealed
 * @param none
 **/
void BQAction_TryUnsealedDevice(BQ_data* BMS)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	b084      	sub	sp, #16
 800066e:	af00      	add	r7, sp, #0
 8000670:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f000 f892 	bl	800079c <BQAction_UpdateOpStatus>
    SECURITY_MODE securityMode =  BMS->BQ_opStatus.bits.sec;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	7a5b      	ldrb	r3, [r3, #9]
 800067c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 8000684:	e01a      	b.n	80006bc <BQAction_TryUnsealedDevice+0x52>
    {
        BQ_WriteMABlockCommand(BMS, 0x0414);
 8000686:	f240 4114 	movw	r1, #1044	@ 0x414
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff fdf4 	bl	8000278 <BQ_WriteMABlockCommand>
        HAL_Delay(500);
 8000690:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000694:	f000 fe1e 	bl	80012d4 <HAL_Delay>
        BQ_WriteMABlockCommand(BMS, 0x3672);
 8000698:	f243 6172 	movw	r1, #13938	@ 0x3672
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f7ff fdeb 	bl	8000278 <BQ_WriteMABlockCommand>
        HAL_Delay(3000);
 80006a2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80006a6:	f000 fe15 	bl	80012d4 <HAL_Delay>
        BQAction_UpdateOpStatus(BMS);
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f000 f876 	bl	800079c <BQAction_UpdateOpStatus>
        securityMode = BMS->BQ_opStatus.bits.sec;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	7a5b      	ldrb	r3, [r3, #9]
 80006b4:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	2b03      	cmp	r3, #3
 80006c0:	d0e1      	beq.n	8000686 <BQAction_TryUnsealedDevice+0x1c>
 80006c2:	7bfb      	ldrb	r3, [r7, #15]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d0de      	beq.n	8000686 <BQAction_TryUnsealedDevice+0x1c>
    }
}
 80006c8:	bf00      	nop
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <BQAction_UpdateData>:
/**
 * @brief updating statuses, flags
 * @param none
 */
void BQAction_UpdateData(BQ_data* BMS)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b088      	sub	sp, #32
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
    uint16_t manStatus = BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS);
 80006da:	2157      	movs	r1, #87	@ 0x57
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f7ff fe55 	bl	800038c <BQ_ReadCommandAsShort>
 80006e2:	4603      	mov	r3, r0
 80006e4:	83fb      	strh	r3, [r7, #30]
    BMS->BQ_manufacturingStatus.all = manStatus;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	8bfa      	ldrh	r2, [r7, #30]
 80006ea:	831a      	strh	r2, [r3, #24]
    uint32_t chargeStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_CHARGING_STATUS);
 80006ec:	2155      	movs	r1, #85	@ 0x55
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f7ff fe6d 	bl	80003ce <BQ_ReadCommandAsInt>
 80006f4:	61b8      	str	r0, [r7, #24]
    BMS->BQ_chargeStatus.all = chargeStatus;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	69ba      	ldr	r2, [r7, #24]
 80006fa:	60da      	str	r2, [r3, #12]
    uint32_t operationStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_OPERATION_STATUS);
 80006fc:	2154      	movs	r1, #84	@ 0x54
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff fe65 	bl	80003ce <BQ_ReadCommandAsInt>
 8000704:	6178      	str	r0, [r7, #20]
    BMS->BQ_opStatus.all = operationStatus;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	697a      	ldr	r2, [r7, #20]
 800070a:	609a      	str	r2, [r3, #8]
    uint32_t gaugStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_GAUGING_STATUS);
 800070c:	2156      	movs	r1, #86	@ 0x56
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff fe5d 	bl	80003ce <BQ_ReadCommandAsInt>
 8000714:	6138      	str	r0, [r7, #16]
    BMS->BQ_gaugeStatus.all = gaugStatus;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	693a      	ldr	r2, [r7, #16]
 800071a:	611a      	str	r2, [r3, #16]
    uint16_t batteryMode = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_BatteryMode); //possibly misplaced bytes
 800071c:	2103      	movs	r1, #3
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f000 faa2 	bl	8000c68 <I2CHelper_ReadRegisterAsShort>
 8000724:	4603      	mov	r3, r0
 8000726:	81fb      	strh	r3, [r7, #14]
    BMS->BQ_batteryMode.all = batteryMode;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	89fa      	ldrh	r2, [r7, #14]
 800072c:	82da      	strh	r2, [r3, #22]
    uint16_t batteryStatus = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_BatteryStatus);
 800072e:	2116      	movs	r1, #22
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f000 fa99 	bl	8000c68 <I2CHelper_ReadRegisterAsShort>
 8000736:	4603      	mov	r3, r0
 8000738:	81bb      	strh	r3, [r7, #12]
    BMS->BQ_batteryStatus.all = batteryStatus;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	89ba      	ldrh	r2, [r7, #12]
 800073e:	829a      	strh	r2, [r3, #20]
    uint8_t gpioStatus = I2CHelper_ReadRegisterAsChar(BMS, BQ40Z80_SBS_GPIORead);
 8000740:	2148      	movs	r1, #72	@ 0x48
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f000 fab1 	bl	8000caa <I2CHelper_ReadRegisterAsChar>
 8000748:	4603      	mov	r3, r0
 800074a:	72fb      	strb	r3, [r7, #11]
    BMS->BQ_gpio.all = gpioStatus;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	7afa      	ldrb	r2, [r7, #11]
 8000750:	769a      	strb	r2, [r3, #26]

    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS->BQ_daStatus1.all, 32);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	f103 021c 	add.w	r2, r3, #28
 8000758:	2320      	movs	r3, #32
 800075a:	2171      	movs	r1, #113	@ 0x71
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff fdad 	bl	80002bc <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_2, BMS->BQ_daStatus2.all, 16);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8000768:	2310      	movs	r3, #16
 800076a:	2172      	movs	r1, #114	@ 0x72
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff fda5 	bl	80002bc <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_3, BMS->BQ_daStatus3.all, 18);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 8000778:	2312      	movs	r3, #18
 800077a:	217b      	movs	r1, #123	@ 0x7b
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f7ff fd9d 	bl	80002bc <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_OUTPUT_CADC_CAL, BMS->BQ_outCal.all, 32);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	f103 025e 	add.w	r2, r3, #94	@ 0x5e
 8000788:	2320      	movs	r3, #32
 800078a:	f24f 0181 	movw	r1, #61569	@ 0xf081
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff fd94 	bl	80002bc <BQ_ReadMABlockCommand>
}
 8000794:	bf00      	nop
 8000796:	3720      	adds	r7, #32
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <BQAction_UpdateOpStatus>:
/**
 * @brief update dastatus1, OperationStatus flags and ManufacturingStatus flags
 * @param none
 */
void BQAction_UpdateOpStatus(BQ_data* BMS)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS->BQ_daStatus1.all, 32);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f103 021c 	add.w	r2, r3, #28
 80007aa:	2320      	movs	r3, #32
 80007ac:	2171      	movs	r1, #113	@ 0x71
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff fd84 	bl	80002bc <BQ_ReadMABlockCommand>
    uint32_t op_status = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_OPERATION_STATUS);
 80007b4:	2154      	movs	r1, #84	@ 0x54
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff fe09 	bl	80003ce <BQ_ReadCommandAsInt>
 80007bc:	60f8      	str	r0, [r7, #12]
    BMS->BQ_opStatus.all = op_status;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	68fa      	ldr	r2, [r7, #12]
 80007c2:	609a      	str	r2, [r3, #8]
    uint16_t man_status = BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS);
 80007c4:	2157      	movs	r1, #87	@ 0x57
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff fde0 	bl	800038c <BQ_ReadCommandAsShort>
 80007cc:	4603      	mov	r3, r0
 80007ce:	817b      	strh	r3, [r7, #10]
    BMS->BQ_manufacturingStatus.all = man_status;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	897a      	ldrh	r2, [r7, #10]
 80007d4:	831a      	strh	r2, [r3, #24]
}
 80007d6:	bf00      	nop
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <BQ_GetChargeMode>:
/**
 * @brief get charge from BQ_opStatus
 * @return CHARGE, DISCHARGE or RELAX
 */
CHARGE_MODE BQ_GetChargeMode(BQ_data* BMS)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b084      	sub	sp, #16
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff ffd8 	bl	800079c <BQAction_UpdateOpStatus>
    uint16_t packVoltage = BMS->BQ_daStatus1.sep.pack_voltage;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80007f0:	81fb      	strh	r3, [r7, #14]
    uint16_t current = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_Current);
 80007f2:	210a      	movs	r1, #10
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f000 fa37 	bl	8000c68 <I2CHelper_ReadRegisterAsShort>
 80007fa:	4603      	mov	r3, r0
 80007fc:	81bb      	strh	r3, [r7, #12]

    if (packVoltage > 1000 && BMS->BQ_opStatus.bits.chg && BMS->BQ_opStatus.bits.pchg && BMS->BQ_manufacturingStatus.bits.chg && current > 0 && current < 30000){
 80007fe:	89fb      	ldrh	r3, [r7, #14]
 8000800:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000804:	d91e      	bls.n	8000844 <BQ_GetChargeMode+0x66>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7a1b      	ldrb	r3, [r3, #8]
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b00      	cmp	r3, #0
 8000812:	d017      	beq.n	8000844 <BQ_GetChargeMode+0x66>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	7a1b      	ldrb	r3, [r3, #8]
 8000818:	f003 0308 	and.w	r3, r3, #8
 800081c:	b2db      	uxtb	r3, r3
 800081e:	2b00      	cmp	r3, #0
 8000820:	d010      	beq.n	8000844 <BQ_GetChargeMode+0x66>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	7e1b      	ldrb	r3, [r3, #24]
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	b2db      	uxtb	r3, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	d009      	beq.n	8000844 <BQ_GetChargeMode+0x66>
 8000830:	89bb      	ldrh	r3, [r7, #12]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d006      	beq.n	8000844 <BQ_GetChargeMode+0x66>
 8000836:	89bb      	ldrh	r3, [r7, #12]
 8000838:	f247 522f 	movw	r2, #29999	@ 0x752f
 800083c:	4293      	cmp	r3, r2
 800083e:	d801      	bhi.n	8000844 <BQ_GetChargeMode+0x66>
        return CHARGE;
 8000840:	2301      	movs	r3, #1
 8000842:	e026      	b.n	8000892 <BQ_GetChargeMode+0xb4>
    }else if (packVoltage > 1000 && BMS->BQ_opStatus.bits.xdsg && BMS->BQ_opStatus.bits.dsg && BMS->BQ_manufacturingStatus.bits.dsg && 65535 - current > 0 && current > 30000){
 8000844:	89fb      	ldrh	r3, [r7, #14]
 8000846:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800084a:	d921      	bls.n	8000890 <BQ_GetChargeMode+0xb2>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	7a5b      	ldrb	r3, [r3, #9]
 8000850:	f003 0320 	and.w	r3, r3, #32
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2b00      	cmp	r3, #0
 8000858:	d01a      	beq.n	8000890 <BQ_GetChargeMode+0xb2>
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	7a1b      	ldrb	r3, [r3, #8]
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	d013      	beq.n	8000890 <BQ_GetChargeMode+0xb2>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7e1b      	ldrb	r3, [r3, #24]
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d00c      	beq.n	8000890 <BQ_GetChargeMode+0xb2>
 8000876:	89bb      	ldrh	r3, [r7, #12]
 8000878:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 800087c:	33ff      	adds	r3, #255	@ 0xff
 800087e:	2b00      	cmp	r3, #0
 8000880:	dd06      	ble.n	8000890 <BQ_GetChargeMode+0xb2>
 8000882:	89bb      	ldrh	r3, [r7, #12]
 8000884:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000888:	4293      	cmp	r3, r2
 800088a:	d901      	bls.n	8000890 <BQ_GetChargeMode+0xb2>
        return DISCHARGE;
 800088c:	2302      	movs	r3, #2
 800088e:	e000      	b.n	8000892 <BQ_GetChargeMode+0xb4>
    }else{
        return RELAX;
 8000890:	2300      	movs	r3, #0
    }
}
 8000892:	4618      	mov	r0, r3
 8000894:	3710      	adds	r7, #16
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80008a0:	4b30      	ldr	r3, [pc, #192]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008a2:	4a31      	ldr	r2, [pc, #196]	@ (8000968 <MX_CAN1_Init+0xcc>)
 80008a4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 48;
 80008a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008a8:	2230      	movs	r2, #48	@ 0x30
 80008aa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80008ac:	4b2d      	ldr	r3, [pc, #180]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80008b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80008be:	4b29      	ldr	r3, [pc, #164]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80008c4:	4b27      	ldr	r3, [pc, #156]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80008ca:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80008d6:	4b23      	ldr	r3, [pc, #140]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008d8:	2200      	movs	r2, #0
 80008da:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80008dc:	4b21      	ldr	r3, [pc, #132]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008de:	2200      	movs	r2, #0
 80008e0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80008e2:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80008e8:	481e      	ldr	r0, [pc, #120]	@ (8000964 <MX_CAN1_Init+0xc8>)
 80008ea:	f000 fd17 	bl	800131c <HAL_CAN_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80008f4:	f000 fbb5 	bl	8001062 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  canfil.FilterBank = 0;
 80008f8:	4b1c      	ldr	r3, [pc, #112]	@ (800096c <MX_CAN1_Init+0xd0>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	615a      	str	r2, [r3, #20]
    canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 80008fe:	4b1b      	ldr	r3, [pc, #108]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
    canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
//    canfil.FilterIdHigh = 0x05<<5;
//    canfil.FilterIdLow = 0x0;
//    canfil.FilterMaskIdHigh = 0x0F<<5;


    canfil.FilterMaskIdHigh = 0;
 800090a:	4b18      	ldr	r3, [pc, #96]	@ (800096c <MX_CAN1_Init+0xd0>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
    canfil.FilterMaskIdLow = 0;
 8000910:	4b16      	ldr	r3, [pc, #88]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
    canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8000916:	4b15      	ldr	r3, [pc, #84]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000918:	2201      	movs	r2, #1
 800091a:	61da      	str	r2, [r3, #28]
    canfil.FilterActivation = ENABLE;
 800091c:	4b13      	ldr	r3, [pc, #76]	@ (800096c <MX_CAN1_Init+0xd0>)
 800091e:	2201      	movs	r2, #1
 8000920:	621a      	str	r2, [r3, #32]
    canfil.SlaveStartFilterBank = 14;
 8000922:	4b12      	ldr	r3, [pc, #72]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000924:	220e      	movs	r2, #14
 8000926:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Transmit messages configuration */
    TxHeader.IDE = CAN_ID_EXT;
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <MX_CAN1_Init+0xd4>)
 800092a:	2204      	movs	r2, #4
 800092c:	609a      	str	r2, [r3, #8]
    TxHeader.ExtId = 0x10000;
 800092e:	4b10      	ldr	r3, [pc, #64]	@ (8000970 <MX_CAN1_Init+0xd4>)
 8000930:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000934:	605a      	str	r2, [r3, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <MX_CAN1_Init+0xd4>)
 8000938:	2200      	movs	r2, #0
 800093a:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = 8;
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <MX_CAN1_Init+0xd4>)
 800093e:	2208      	movs	r2, #8
 8000940:	611a      	str	r2, [r3, #16]

    HAL_CAN_ConfigFilter(&hcan1,&canfil);
 8000942:	490a      	ldr	r1, [pc, #40]	@ (800096c <MX_CAN1_Init+0xd0>)
 8000944:	4807      	ldr	r0, [pc, #28]	@ (8000964 <MX_CAN1_Init+0xc8>)
 8000946:	f000 fde4 	bl	8001512 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 800094a:	4806      	ldr	r0, [pc, #24]	@ (8000964 <MX_CAN1_Init+0xc8>)
 800094c:	f000 feab 	bl	80016a6 <HAL_CAN_Start>

    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000950:	2102      	movs	r1, #2
 8000952:	4804      	ldr	r0, [pc, #16]	@ (8000964 <MX_CAN1_Init+0xc8>)
 8000954:	f000 ffbb 	bl	80018ce <HAL_CAN_ActivateNotification>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY);
 8000958:	2101      	movs	r1, #1
 800095a:	4802      	ldr	r0, [pc, #8]	@ (8000964 <MX_CAN1_Init+0xc8>)
 800095c:	f000 ffb7 	bl	80018ce <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2000006c 	.word	0x2000006c
 8000968:	40006400 	.word	0x40006400
 800096c:	20000044 	.word	0x20000044
 8000970:	20000028 	.word	0x20000028

08000974 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a1c      	ldr	r2, [pc, #112]	@ (8000a04 <HAL_CAN_MspInit+0x90>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d131      	bne.n	80009fa <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000996:	4b1c      	ldr	r3, [pc, #112]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 8000998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800099a:	4a1b      	ldr	r2, [pc, #108]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 800099c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009a2:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 80009a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b16      	ldr	r3, [pc, #88]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a15      	ldr	r2, [pc, #84]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <HAL_CAN_MspInit+0x94>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d4:	2303      	movs	r3, #3
 80009d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009d8:	2309      	movs	r3, #9
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f001 fb27 	bl	8002038 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 8, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2108      	movs	r1, #8
 80009ee:	2014      	movs	r0, #20
 80009f0:	f001 fa9d 	bl	8001f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80009f4:	2014      	movs	r0, #20
 80009f6:	f001 fab6 	bl	8001f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40006400 	.word	0x40006400
 8000a08:	40021000 	.word	0x40021000

08000a0c <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]
 8000a20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	4b38      	ldr	r3, [pc, #224]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	4a37      	ldr	r2, [pc, #220]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2e:	4b35      	ldr	r3, [pc, #212]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3a:	4b32      	ldr	r3, [pc, #200]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a31      	ldr	r2, [pc, #196]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b2f      	ldr	r3, [pc, #188]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b2c      	ldr	r3, [pc, #176]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a2b      	ldr	r2, [pc, #172]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b29      	ldr	r3, [pc, #164]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	4b26      	ldr	r3, [pc, #152]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a25      	ldr	r2, [pc, #148]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b23      	ldr	r3, [pc, #140]	@ (8000b04 <MX_GPIO_Init+0xf8>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a88:	481f      	ldr	r0, [pc, #124]	@ (8000b08 <MX_GPIO_Init+0xfc>)
 8000a8a:	f001 fc4f 	bl	800232c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a94:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <MX_GPIO_Init+0x100>)
 8000aa6:	f001 fac7 	bl	8002038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aaa:	230c      	movs	r3, #12
 8000aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aba:	2307      	movs	r3, #7
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac8:	f001 fab6 	bl	8002038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000acc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4808      	ldr	r0, [pc, #32]	@ (8000b08 <MX_GPIO_Init+0xfc>)
 8000ae6:	f001 faa7 	bl	8002038 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 12, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	210c      	movs	r1, #12
 8000aee:	2028      	movs	r0, #40	@ 0x28
 8000af0:	f001 fa1d 	bl	8001f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000af4:	2028      	movs	r0, #40	@ 0x28
 8000af6:	f001 fa36 	bl	8001f66 <HAL_NVIC_EnableIRQ>

}
 8000afa:	bf00      	nop
 8000afc:	3728      	adds	r7, #40	@ 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40021000 	.word	0x40021000
 8000b08:	48000400 	.word	0x48000400
 8000b0c:	48000800 	.word	0x48000800

08000b10 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b14:	4b1b      	ldr	r3, [pc, #108]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b16:	4a1c      	ldr	r2, [pc, #112]	@ (8000b88 <MX_I2C1_Init+0x78>)
 8000b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10808DD3;
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b8c <MX_I2C1_Init+0x7c>)
 8000b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b20:	4b18      	ldr	r3, [pc, #96]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b26:	4b17      	ldr	r3, [pc, #92]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b2c:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b32:	4b14      	ldr	r3, [pc, #80]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3e:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b44:	4b0f      	ldr	r3, [pc, #60]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b4a:	480e      	ldr	r0, [pc, #56]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b4c:	f001 fc38 	bl	80023c0 <HAL_I2C_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b56:	f000 fa84 	bl	8001062 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b5e:	f003 f843 	bl	8003be8 <HAL_I2CEx_ConfigAnalogFilter>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b68:	f000 fa7b 	bl	8001062 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_I2C1_Init+0x74>)
 8000b70:	f003 f885 	bl	8003c7e <HAL_I2CEx_ConfigDigitalFilter>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b7a:	f000 fa72 	bl	8001062 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000094 	.word	0x20000094
 8000b88:	40005400 	.word	0x40005400
 8000b8c:	10808dd3 	.word	0x10808dd3

08000b90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b0a2      	sub	sp, #136	@ 0x88
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2260      	movs	r2, #96	@ 0x60
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f004 fae1 	bl	8005178 <memset>
  if(i2cHandle->Instance==I2C1)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a28      	ldr	r2, [pc, #160]	@ (8000c5c <HAL_I2C_MspInit+0xcc>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d148      	bne.n	8000c52 <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bc0:	2340      	movs	r3, #64	@ 0x40
 8000bc2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f003 ff07 	bl	80049e0 <HAL_RCCEx_PeriphCLKConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000bd8:	f000 fa43 	bl	8001062 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bdc:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000be2:	f043 0302 	orr.w	r3, r3, #2
 8000be6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bec:	f003 0302 	and.w	r3, r3, #2
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000bf4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000bf8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bfa:	2312      	movs	r3, #18
 8000bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c02:	2303      	movs	r3, #3
 8000c04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000c12:	4619      	mov	r1, r3
 8000c14:	4813      	ldr	r0, [pc, #76]	@ (8000c64 <HAL_I2C_MspInit+0xd4>)
 8000c16:	f001 fa0f 	bl	8002038 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c1a:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c1e:	4a10      	ldr	r2, [pc, #64]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000c20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c26:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <HAL_I2C_MspInit+0xd0>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	210a      	movs	r1, #10
 8000c36:	201f      	movs	r0, #31
 8000c38:	f001 f979 	bl	8001f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c3c:	201f      	movs	r0, #31
 8000c3e:	f001 f992 	bl	8001f66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2109      	movs	r1, #9
 8000c46:	2020      	movs	r0, #32
 8000c48:	f001 f971 	bl	8001f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c4c:	2020      	movs	r0, #32
 8000c4e:	f001 f98a 	bl	8001f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c52:	bf00      	nop
 8000c54:	3788      	adds	r7, #136	@ 0x88
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40005400 	.word	0x40005400
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <I2CHelper_ReadRegisterAsShort>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint16_t I2CHelper_ReadRegisterAsShort(BQ_data* BMS, uint8_t address)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	70fb      	strb	r3, [r7, #3]
	uint8_t buf[2];
	I2CHelper_ReadRegister(BMS, address, buf, 2);
 8000c74:	f107 020c 	add.w	r2, r7, #12
 8000c78:	78f9      	ldrb	r1, [r7, #3]
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f000 f826 	bl	8000cce <I2CHelper_ReadRegister>
	uint16_t result = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	81fb      	strh	r3, [r7, #14]

	result = result | buf[0];
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	89fb      	ldrh	r3, [r7, #14]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	81fb      	strh	r3, [r7, #14]
	result = result | (buf[1] << 8);
 8000c90:	7b7b      	ldrb	r3, [r7, #13]
 8000c92:	021b      	lsls	r3, r3, #8
 8000c94:	b21a      	sxth	r2, r3
 8000c96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	81fb      	strh	r3, [r7, #14]

	return result;
 8000ca0:	89fb      	ldrh	r3, [r7, #14]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <I2CHelper_ReadRegisterAsChar>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint8_t I2CHelper_ReadRegisterAsChar(BQ_data* BMS, uint8_t address)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	70fb      	strb	r3, [r7, #3]
	uint8_t buf[1];
	I2CHelper_ReadRegister(BMS, address, buf, 1);
 8000cb6:	f107 020c 	add.w	r2, r7, #12
 8000cba:	78f9      	ldrb	r1, [r7, #3]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f000 f805 	bl	8000cce <I2CHelper_ReadRegister>

	return buf[0];
 8000cc4:	7b3b      	ldrb	r3, [r7, #12]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <I2CHelper_ReadRegister>:
 * @param address where to read
 * @param receive_buffer array to write
 * @param size receive_buffer size
 */
void I2CHelper_ReadRegister(BQ_data* BMS, uint8_t address, uint8_t *receive_buffer, uint8_t size)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af02      	add	r7, sp, #8
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	607a      	str	r2, [r7, #4]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	460b      	mov	r3, r1
 8000cdc:	72fb      	strb	r3, [r7, #11]
 8000cde:	4613      	mov	r3, r2
 8000ce0:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, &address, 1, 100);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	6818      	ldr	r0, [r3, #0]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	791b      	ldrb	r3, [r3, #4]
 8000cea:	4619      	mov	r1, r3
 8000cec:	f107 020b 	add.w	r2, r7, #11
 8000cf0:	2364      	movs	r3, #100	@ 0x64
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	f001 fbff 	bl	80024f8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(BMS->bq_i2c, BMS->bq_deviceAddress,  receive_buffer, size, 100);
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	6818      	ldr	r0, [r3, #0]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	791b      	ldrb	r3, [r3, #4]
 8000d02:	4619      	mov	r1, r3
 8000d04:	7abb      	ldrb	r3, [r7, #10]
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	2264      	movs	r2, #100	@ 0x64
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	f001 fd0b 	bl	8002728 <HAL_I2C_Master_Receive>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <I2CHelper_CheckAddress>:
 * @brief scanning i2c devices and return first
 * @param i2c I2C_HandleTypeDef pointer
 * @return first i2c device
 */
CONNECTION_STATUS I2CHelper_CheckAddress(BQ_data* BMS)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b084      	sub	sp, #16
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(BMS->bq_i2c, BMS->bq_deviceAddress, 3, 5);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6818      	ldr	r0, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	791b      	ldrb	r3, [r3, #4]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	2305      	movs	r3, #5
 8000d2e:	2203      	movs	r2, #3
 8000d30:	f001 fdf0 	bl	8002914 <HAL_I2C_IsDeviceReady>
 8000d34:	4603      	mov	r3, r0
 8000d36:	73bb      	strb	r3, [r7, #14]
	if (ret == HAL_BUSY){
 8000d38:	7bbb      	ldrb	r3, [r7, #14]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d101      	bne.n	8000d42 <I2CHelper_CheckAddress+0x28>
		return NEED_RESET;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e023      	b.n	8000d8a <I2CHelper_CheckAddress+0x70>
	}
	if (ret == HAL_OK)
 8000d42:	7bbb      	ldrb	r3, [r7, #14]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d101      	bne.n	8000d4c <I2CHelper_CheckAddress+0x32>
	{
		return CONNECTED;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e01e      	b.n	8000d8a <I2CHelper_CheckAddress+0x70>
	}
	for (uint8_t i = 1; i < 255; i++)
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	73fb      	strb	r3, [r7, #15]
 8000d50:	e017      	b.n	8000d82 <I2CHelper_CheckAddress+0x68>
	{
		ret = HAL_I2C_IsDeviceReady(BMS->bq_i2c, i, 3, 5);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6818      	ldr	r0, [r3, #0]
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	b299      	uxth	r1, r3
 8000d5a:	2305      	movs	r3, #5
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	f001 fdd9 	bl	8002914 <HAL_I2C_IsDeviceReady>
 8000d62:	4603      	mov	r3, r0
 8000d64:	73bb      	strb	r3, [r7, #14]
		if (ret == HAL_OK)
 8000d66:	7bbb      	ldrb	r3, [r7, #14]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d104      	bne.n	8000d76 <I2CHelper_CheckAddress+0x5c>
		{
			BMS->bq_deviceAddress = i;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	7bfa      	ldrb	r2, [r7, #15]
 8000d70:	711a      	strb	r2, [r3, #4]
			return CHANGED_ADDRESS;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e009      	b.n	8000d8a <I2CHelper_CheckAddress+0x70>
		}
		HAL_Delay(1);
 8000d76:	2001      	movs	r0, #1
 8000d78:	f000 faac 	bl	80012d4 <HAL_Delay>
	for (uint8_t i = 1; i < 255; i++)
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	73fb      	strb	r3, [r7, #15]
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	2bff      	cmp	r3, #255	@ 0xff
 8000d86:	d1e4      	bne.n	8000d52 <I2CHelper_CheckAddress+0x38>
	}
	return INVALID_DEVICE;
 8000d88:	2302      	movs	r3, #2
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <HAL_GPIO_EXTI_Callback>:
#endif
#define KelvinToCelsius 2732

bool status;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == B1_Pin){
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000da4:	d113      	bne.n	8000dce <HAL_GPIO_EXTI_Callback+0x3a>
	  status = !status;
 8000da6:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <HAL_GPIO_EXTI_Callback+0x44>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	bf14      	ite	ne
 8000dae:	2301      	movne	r3, #1
 8000db0:	2300      	moveq	r3, #0
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	f083 0301 	eor.w	r3, r3, #1
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_GPIO_EXTI_Callback+0x44>)
 8000dc2:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000dc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dc8:	4804      	ldr	r0, [pc, #16]	@ (8000ddc <HAL_GPIO_EXTI_Callback+0x48>)
 8000dca:	f001 fac7 	bl	800235c <HAL_GPIO_TogglePin>
  }
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000168 	.word	0x20000168
 8000ddc:	48000400 	.word	0x48000400

08000de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08c      	sub	sp, #48	@ 0x30
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de6:	f000 f9f9 	bl	80011dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dea:	f000 f8df 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f7ff fe0d 	bl	8000a0c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000df2:	f7ff fe8d 	bl	8000b10 <MX_I2C1_Init>
  MX_CAN1_Init();
 8000df6:	f7ff fd51 	bl	800089c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  status = false;
 8000dfa:	4b62      	ldr	r3, [pc, #392]	@ (8000f84 <main+0x1a4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
  uint16_t voltage = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  int16_t current = 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint8_t percentage[2] = {0};
 8000e08:	2300      	movs	r3, #0
 8000e0a:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t cells[6] = {0};
 8000e0c:	f107 031c 	add.w	r3, r7, #28
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
  bool fun[5] = {0};
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	711a      	strb	r2, [r3, #4]
  uint8_t test[11] = {0};
 8000e22:	2300      	movs	r3, #0
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	f8c3 2003 	str.w	r2, [r3, #3]
  uint16_t temperature[2] = {0};
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
  BQ_Init(&hi2c1);
 8000e36:	4854      	ldr	r0, [pc, #336]	@ (8000f88 <main+0x1a8>)
 8000e38:	f7ff f9c8 	bl	80001cc <BQ_Init>
  BQ_ReadMABlockCommand(&BMS_1, BQ40Z80_MFA_FIRMWARE_VERSION, test, 6);
 8000e3c:	f107 0208 	add.w	r2, r7, #8
 8000e40:	2306      	movs	r3, #6
 8000e42:	2102      	movs	r1, #2
 8000e44:	4851      	ldr	r0, [pc, #324]	@ (8000f8c <main+0x1ac>)
 8000e46:	f7ff fa39 	bl	80002bc <BQ_ReadMABlockCommand>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(200);
 8000e4a:	20c8      	movs	r0, #200	@ 0xc8
 8000e4c:	f000 fa42 	bl	80012d4 <HAL_Delay>
	  BQAction_UpdateData(&BMS_1);
 8000e50:	484e      	ldr	r0, [pc, #312]	@ (8000f8c <main+0x1ac>)
 8000e52:	f7ff fc3e 	bl	80006d2 <BQAction_UpdateData>
	  voltage = I2CHelper_ReadRegisterAsShort(&BMS_1, BQ40Z80_SBS_Voltage);//works 0x09
 8000e56:	2109      	movs	r1, #9
 8000e58:	484c      	ldr	r0, [pc, #304]	@ (8000f8c <main+0x1ac>)
 8000e5a:	f7ff ff05 	bl	8000c68 <I2CHelper_ReadRegisterAsShort>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
//	  current = I2CHelper_ReadRegisterAsShort(&BMS_1, BQ40Z80_SBS_Current);//TODO fix 1A = -400 (enable on 0x0A)
	  current = BMS_1.BQ_outCal.sep.current;//works
 8000e62:	4b4a      	ldr	r3, [pc, #296]	@ (8000f8c <main+0x1ac>)
 8000e64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8000e68:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	  percentage[0] = I2CHelper_ReadRegisterAsChar(&BMS_1, BQ40Z80_SBS_RelativeStateOfCharge);//ok
 8000e6a:	210d      	movs	r1, #13
 8000e6c:	4847      	ldr	r0, [pc, #284]	@ (8000f8c <main+0x1ac>)
 8000e6e:	f7ff ff1c 	bl	8000caa <I2CHelper_ReadRegisterAsChar>
 8000e72:	4603      	mov	r3, r0
 8000e74:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	  percentage[1] = I2CHelper_ReadRegisterAsChar(&BMS_1, BQ40Z80_SBS_AbsoluteStateOfCharge);
 8000e78:	210e      	movs	r1, #14
 8000e7a:	4844      	ldr	r0, [pc, #272]	@ (8000f8c <main+0x1ac>)
 8000e7c:	f7ff ff15 	bl	8000caa <I2CHelper_ReadRegisterAsChar>
 8000e80:	4603      	mov	r3, r0
 8000e82:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	  temperature[0] = BMS_1.BQ_daStatus2.sep.ts1_temperature - KelvinToCelsius;
 8000e86:	4b41      	ldr	r3, [pc, #260]	@ (8000f8c <main+0x1ac>)
 8000e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e8a:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	80bb      	strh	r3, [r7, #4]
	  temperature[1] = BMS_1.BQ_daStatus2.sep.ts2_temperature - KelvinToCelsius;
 8000e92:	4b3e      	ldr	r3, [pc, #248]	@ (8000f8c <main+0x1ac>)
 8000e94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000e98:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	80fb      	strh	r3, [r7, #6]

	  // -----separated cells-----
	  cells[0] = BMS_1.BQ_daStatus1.sep.cell_voltage_1;
 8000ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8000f8c <main+0x1ac>)
 8000ea2:	8b9b      	ldrh	r3, [r3, #28]
 8000ea4:	83bb      	strh	r3, [r7, #28]
	  cells[1] = BMS_1.BQ_daStatus1.sep.cell_voltage_2;
 8000ea6:	4b39      	ldr	r3, [pc, #228]	@ (8000f8c <main+0x1ac>)
 8000ea8:	8bdb      	ldrh	r3, [r3, #30]
 8000eaa:	83fb      	strh	r3, [r7, #30]
	  cells[2] = BMS_1.BQ_daStatus1.sep.cell_voltage_3;
 8000eac:	4b37      	ldr	r3, [pc, #220]	@ (8000f8c <main+0x1ac>)
 8000eae:	8c1b      	ldrh	r3, [r3, #32]
 8000eb0:	843b      	strh	r3, [r7, #32]
	  cells[3] = BMS_1.BQ_daStatus1.sep.cell_voltage_4;
 8000eb2:	4b36      	ldr	r3, [pc, #216]	@ (8000f8c <main+0x1ac>)
 8000eb4:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000eb6:	847b      	strh	r3, [r7, #34]	@ 0x22
	  cells[4] = BMS_1.BQ_daStatus3.sep.cell_voltage_5;
 8000eb8:	4b34      	ldr	r3, [pc, #208]	@ (8000f8c <main+0x1ac>)
 8000eba:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8000ebe:	84bb      	strh	r3, [r7, #36]	@ 0x24
	  cells[5] = BMS_1.BQ_daStatus3.sep.cell_voltage_6;
 8000ec0:	4b32      	ldr	r3, [pc, #200]	@ (8000f8c <main+0x1ac>)
 8000ec2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8000ec6:	84fb      	strh	r3, [r7, #38]	@ 0x26

	  // -----toggle fets--------
	  if(status){
 8000ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8000f84 <main+0x1a4>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d003      	beq.n	8000ed8 <main+0xf8>
		  BQAction_EnableDischarging(&BMS_1);
 8000ed0:	482e      	ldr	r0, [pc, #184]	@ (8000f8c <main+0x1ac>)
 8000ed2:	f7ff fb3e 	bl	8000552 <BQAction_EnableDischarging>
 8000ed6:	e002      	b.n	8000ede <main+0xfe>
	  }else{
		  BQAction_DisableFets(&BMS_1);
 8000ed8:	482c      	ldr	r0, [pc, #176]	@ (8000f8c <main+0x1ac>)
 8000eda:	f7ff fb8e 	bl	80005fa <BQAction_DisableFets>
	  }
	  fun[0] = BMS_1.BQ_opStatus.bits.pdsg;
 8000ede:	4b2b      	ldr	r3, [pc, #172]	@ (8000f8c <main+0x1ac>)
 8000ee0:	7a1b      	ldrb	r3, [r3, #8]
 8000ee2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	bf14      	ite	ne
 8000eec:	2301      	movne	r3, #1
 8000eee:	2300      	moveq	r3, #0
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	753b      	strb	r3, [r7, #20]
	  fun[1] = BMS_1.BQ_opStatus.bits.xdsg;
 8000ef4:	4b25      	ldr	r3, [pc, #148]	@ (8000f8c <main+0x1ac>)
 8000ef6:	7a5b      	ldrb	r3, [r3, #9]
 8000ef8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	bf14      	ite	ne
 8000f02:	2301      	movne	r3, #1
 8000f04:	2300      	moveq	r3, #0
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	757b      	strb	r3, [r7, #21]
	  stat4.pidPos = 0;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <main+0x1b0>)
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
	  stat4.currentIn = (float)(BMS_1.BQ_outCal.sep.current) / 1000;
 8000f12:	4b1e      	ldr	r3, [pc, #120]	@ (8000f8c <main+0x1ac>)
 8000f14:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	@ 0x60
 8000f18:	ee07 3a90 	vmov	s15, r3
 8000f1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f20:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000f94 <main+0x1b4>
 8000f24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f28:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <main+0x1b0>)
 8000f2a:	edc3 7a03 	vstr	s15, [r3, #12]
	  stat4.tempFet = (float)(BMS_1.BQ_daStatus2.sep.ts2_temperature - KelvinToCelsius) / 10;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <main+0x1ac>)
 8000f30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f34:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f40:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <main+0x1b0>)
 8000f4a:	edc3 7a01 	vstr	s15, [r3, #4]
	  stat4.tempMotor = (float)(BMS_1.BQ_daStatus2.sep.ts1_temperature - KelvinToCelsius) / 10;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <main+0x1ac>)
 8000f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000f52:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 8000f56:	ee07 3a90 	vmov	s15, r3
 8000f5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f5e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000f62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f66:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <main+0x1b0>)
 8000f68:	edc3 7a02 	vstr	s15, [r3, #8]
	  VESC_convertStatus4ToRaw(&rawFrame, &stat4); //guess need vesc2halcan
 8000f6c:	4908      	ldr	r1, [pc, #32]	@ (8000f90 <main+0x1b0>)
 8000f6e:	480a      	ldr	r0, [pc, #40]	@ (8000f98 <main+0x1b8>)
 8000f70:	f004 f872 	bl	8005058 <VESC_convertStatus4ToRaw>
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData, &TxMailbox);
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <main+0x1bc>)
 8000f76:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <main+0x1c0>)
 8000f78:	490a      	ldr	r1, [pc, #40]	@ (8000fa4 <main+0x1c4>)
 8000f7a:	480b      	ldr	r0, [pc, #44]	@ (8000fa8 <main+0x1c8>)
 8000f7c:	f000 fbd7 	bl	800172e <HAL_CAN_AddTxMessage>
	  HAL_Delay(200);
 8000f80:	e763      	b.n	8000e4a <main+0x6a>
 8000f82:	bf00      	nop
 8000f84:	20000168 	.word	0x20000168
 8000f88:	20000094 	.word	0x20000094
 8000f8c:	200000e8 	.word	0x200000e8
 8000f90:	2000016c 	.word	0x2000016c
 8000f94:	447a0000 	.word	0x447a0000
 8000f98:	20000180 	.word	0x20000180
 8000f9c:	20000040 	.word	0x20000040
 8000fa0:	20000190 	.word	0x20000190
 8000fa4:	20000028 	.word	0x20000028
 8000fa8:	2000006c 	.word	0x2000006c

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b096      	sub	sp, #88	@ 0x58
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	2244      	movs	r2, #68	@ 0x44
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f004 f8dc 	bl	8005178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fd2:	f002 feaf 	bl	8003d34 <HAL_PWREx_ControlVoltageScaling>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fdc:	f000 f841 	bl	8001062 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fe8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fea:	2310      	movs	r3, #16
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000ffa:	2309      	movs	r3, #9
 8000ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ffe:	2307      	movs	r3, #7
 8001000:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001002:	2302      	movs	r3, #2
 8001004:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001006:	2302      	movs	r3, #2
 8001008:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4618      	mov	r0, r3
 8001010:	f002 fee6 	bl	8003de0 <HAL_RCC_OscConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800101a:	f000 f822 	bl	8001062 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101e:	230f      	movs	r3, #15
 8001020:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001022:	2303      	movs	r3, #3
 8001024:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001032:	463b      	mov	r3, r7
 8001034:	2104      	movs	r1, #4
 8001036:	4618      	mov	r0, r3
 8001038:	f003 fae6 	bl	8004608 <HAL_RCC_ClockConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001042:	f000 f80e 	bl	8001062 <Error_Handler>
  }
}
 8001046:	bf00      	nop
 8001048:	3758      	adds	r7, #88	@ 0x58
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]

}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001066:	b672      	cpsid	i
}
 8001068:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800106a:	bf00      	nop
 800106c:	e7fd      	b.n	800106a <Error_Handler+0x8>
	...

08001070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_MspInit+0x44>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	4a0e      	ldr	r2, [pc, #56]	@ (80010b4 <HAL_MspInit+0x44>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6613      	str	r3, [r2, #96]	@ 0x60
 8001082:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <HAL_MspInit+0x44>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108e:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <HAL_MspInit+0x44>)
 8001090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001092:	4a08      	ldr	r2, [pc, #32]	@ (80010b4 <HAL_MspInit+0x44>)
 8001094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001098:	6593      	str	r3, [r2, #88]	@ 0x58
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <HAL_MspInit+0x44>)
 800109c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000

080010b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <NMI_Handler+0x4>

080010c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <HardFault_Handler+0x4>

080010c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <MemManage_Handler+0x4>

080010d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <BusFault_Handler+0x4>

080010d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <UsageFault_Handler+0x4>

080010e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800110e:	f000 f8c1 	bl	8001294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800111c:	4802      	ldr	r0, [pc, #8]	@ (8001128 <CAN1_RX0_IRQHandler+0x10>)
 800111e:	f000 fbfc 	bl	800191a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2000006c 	.word	0x2000006c

0800112c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <I2C1_EV_IRQHandler+0x10>)
 8001132:	f001 fcdb 	bl	8002aec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000094 	.word	0x20000094

08001140 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001144:	4802      	ldr	r0, [pc, #8]	@ (8001150 <I2C1_ER_IRQHandler+0x10>)
 8001146:	f001 fceb 	bl	8002b20 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000094 	.word	0x20000094

08001154 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001158:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800115c:	f001 f918 	bl	8002390 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}

08001164 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <SystemInit+0x20>)
 800116a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800116e:	4a05      	ldr	r2, [pc, #20]	@ (8001184 <SystemInit+0x20>)
 8001170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001188:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800118c:	f7ff ffea 	bl	8001164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001190:	480c      	ldr	r0, [pc, #48]	@ (80011c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001192:	490d      	ldr	r1, [pc, #52]	@ (80011c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001194:	4a0d      	ldr	r2, [pc, #52]	@ (80011cc <LoopForever+0xe>)
  movs r3, #0
 8001196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001198:	e002      	b.n	80011a0 <LoopCopyDataInit>

0800119a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800119c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119e:	3304      	adds	r3, #4

080011a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a4:	d3f9      	bcc.n	800119a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a6:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011a8:	4c0a      	ldr	r4, [pc, #40]	@ (80011d4 <LoopForever+0x16>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ac:	e001      	b.n	80011b2 <LoopFillZerobss>

080011ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b0:	3204      	adds	r2, #4

080011b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b4:	d3fb      	bcc.n	80011ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011b6:	f003 ffe7 	bl	8005188 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011ba:	f7ff fe11 	bl	8000de0 <main>

080011be <LoopForever>:

LoopForever:
    b LoopForever
 80011be:	e7fe      	b.n	80011be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80011c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011cc:	08005230 	.word	0x08005230
  ldr r2, =_sbss
 80011d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011d4:	2000019c 	.word	0x2000019c

080011d8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011d8:	e7fe      	b.n	80011d8 <ADC1_IRQHandler>
	...

080011dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <HAL_Init+0x3c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001218 <HAL_Init+0x3c>)
 80011ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f2:	2003      	movs	r0, #3
 80011f4:	f000 fe90 	bl	8001f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011f8:	2000      	movs	r0, #0
 80011fa:	f000 f80f 	bl	800121c <HAL_InitTick>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d002      	beq.n	800120a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	e001      	b.n	800120e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800120a:	f7ff ff31 	bl	8001070 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800120e:	79fb      	ldrb	r3, [r7, #7]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40022000 	.word	0x40022000

0800121c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001228:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <HAL_InitTick+0x6c>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d023      	beq.n	8001278 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001230:	4b16      	ldr	r3, [pc, #88]	@ (800128c <HAL_InitTick+0x70>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <HAL_InitTick+0x6c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	4619      	mov	r1, r3
 800123a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800123e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001242:	fbb2 f3f3 	udiv	r3, r2, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fe9b 	bl	8001f82 <HAL_SYSTICK_Config>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10f      	bne.n	8001272 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b0f      	cmp	r3, #15
 8001256:	d809      	bhi.n	800126c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001258:	2200      	movs	r2, #0
 800125a:	6879      	ldr	r1, [r7, #4]
 800125c:	f04f 30ff 	mov.w	r0, #4294967295
 8001260:	f000 fe65 	bl	8001f2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001264:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <HAL_InitTick+0x74>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e007      	b.n	800127c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	73fb      	strb	r3, [r7, #15]
 8001270:	e004      	b.n	800127c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	73fb      	strb	r3, [r7, #15]
 8001276:	e001      	b.n	800127c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800127c:	7bfb      	ldrb	r3, [r7, #15]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000008 	.word	0x20000008
 800128c:	20000000 	.word	0x20000000
 8001290:	20000004 	.word	0x20000004

08001294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <HAL_IncTick+0x20>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <HAL_IncTick+0x24>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	4a04      	ldr	r2, [pc, #16]	@ (80012b8 <HAL_IncTick+0x24>)
 80012a6:	6013      	str	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	20000008 	.word	0x20000008
 80012b8:	20000198 	.word	0x20000198

080012bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b03      	ldr	r3, [pc, #12]	@ (80012d0 <HAL_GetTick+0x14>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000198 	.word	0x20000198

080012d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012dc:	f7ff ffee 	bl	80012bc <HAL_GetTick>
 80012e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012ec:	d005      	beq.n	80012fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80012ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001318 <HAL_Delay+0x44>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4413      	add	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012fa:	bf00      	nop
 80012fc:	f7ff ffde 	bl	80012bc <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	429a      	cmp	r2, r3
 800130a:	d8f7      	bhi.n	80012fc <HAL_Delay+0x28>
  {
  }
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000008 	.word	0x20000008

0800131c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e0ed      	b.n	800150a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d102      	bne.n	8001340 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fb1a 	bl	8000974 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f042 0201 	orr.w	r2, r2, #1
 800134e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001350:	f7ff ffb4 	bl	80012bc <HAL_GetTick>
 8001354:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001356:	e012      	b.n	800137e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001358:	f7ff ffb0 	bl	80012bc <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b0a      	cmp	r3, #10
 8001364:	d90b      	bls.n	800137e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800136a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2205      	movs	r2, #5
 8001376:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e0c5      	b.n	800150a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	2b00      	cmp	r3, #0
 800138a:	d0e5      	beq.n	8001358 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f022 0202 	bic.w	r2, r2, #2
 800139a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800139c:	f7ff ff8e 	bl	80012bc <HAL_GetTick>
 80013a0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013a2:	e012      	b.n	80013ca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013a4:	f7ff ff8a 	bl	80012bc <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b0a      	cmp	r3, #10
 80013b0:	d90b      	bls.n	80013ca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2205      	movs	r2, #5
 80013c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e09f      	b.n	800150a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1e5      	bne.n	80013a4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	7e1b      	ldrb	r3, [r3, #24]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d108      	bne.n	80013f2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	e007      	b.n	8001402 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001400:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	7e5b      	ldrb	r3, [r3, #25]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d108      	bne.n	800141c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	e007      	b.n	800142c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800142a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	7e9b      	ldrb	r3, [r3, #26]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d108      	bne.n	8001446 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f042 0220 	orr.w	r2, r2, #32
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	e007      	b.n	8001456 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f022 0220 	bic.w	r2, r2, #32
 8001454:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7edb      	ldrb	r3, [r3, #27]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d108      	bne.n	8001470 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 0210 	bic.w	r2, r2, #16
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	e007      	b.n	8001480 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f042 0210 	orr.w	r2, r2, #16
 800147e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	7f1b      	ldrb	r3, [r3, #28]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d108      	bne.n	800149a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f042 0208 	orr.w	r2, r2, #8
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	e007      	b.n	80014aa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 0208 	bic.w	r2, r2, #8
 80014a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	7f5b      	ldrb	r3, [r3, #29]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d108      	bne.n	80014c4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f042 0204 	orr.w	r2, r2, #4
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	e007      	b.n	80014d4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 0204 	bic.w	r2, r2, #4
 80014d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689a      	ldr	r2, [r3, #8]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	431a      	orrs	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	695b      	ldr	r3, [r3, #20]
 80014e8:	ea42 0103 	orr.w	r1, r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	1e5a      	subs	r2, r3, #1
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001512:	b480      	push	{r7}
 8001514:	b087      	sub	sp, #28
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001528:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800152a:	7cfb      	ldrb	r3, [r7, #19]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d003      	beq.n	8001538 <HAL_CAN_ConfigFilter+0x26>
 8001530:	7cfb      	ldrb	r3, [r7, #19]
 8001532:	2b02      	cmp	r3, #2
 8001534:	f040 80aa 	bne.w	800168c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800153e:	f043 0201 	orr.w	r2, r3, #1
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	695b      	ldr	r3, [r3, #20]
 800154c:	f003 031f 	and.w	r3, r3, #31
 8001550:	2201      	movs	r2, #1
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	43db      	mvns	r3, r3
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d123      	bne.n	80015ba <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	43db      	mvns	r3, r3
 800157c:	401a      	ands	r2, r3
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001594:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3248      	adds	r2, #72	@ 0x48
 800159a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015ae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015b0:	6979      	ldr	r1, [r7, #20]
 80015b2:	3348      	adds	r3, #72	@ 0x48
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	440b      	add	r3, r1
 80015b8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d122      	bne.n	8001608 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	431a      	orrs	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015de:	683a      	ldr	r2, [r7, #0]
 80015e0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015e2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	3248      	adds	r2, #72	@ 0x48
 80015e8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015fc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015fe:	6979      	ldr	r1, [r7, #20]
 8001600:	3348      	adds	r3, #72	@ 0x48
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	440b      	add	r3, r1
 8001606:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d109      	bne.n	8001624 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	43db      	mvns	r3, r3
 800161a:	401a      	ands	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001622:	e007      	b.n	8001634 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	431a      	orrs	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d109      	bne.n	8001650 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800164e:	e007      	b.n	8001660 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	431a      	orrs	r2, r3
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d107      	bne.n	8001678 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	431a      	orrs	r2, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800167e:	f023 0201 	bic.w	r2, r3, #1
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	e006      	b.n	800169a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001690:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
  }
}
 800169a:	4618      	mov	r0, r3
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b084      	sub	sp, #16
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d12e      	bne.n	8001718 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2202      	movs	r2, #2
 80016be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 0201 	bic.w	r2, r2, #1
 80016d0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016d2:	f7ff fdf3 	bl	80012bc <HAL_GetTick>
 80016d6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016d8:	e012      	b.n	8001700 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016da:	f7ff fdef 	bl	80012bc <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b0a      	cmp	r3, #10
 80016e6:	d90b      	bls.n	8001700 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2205      	movs	r2, #5
 80016f8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e012      	b.n	8001726 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1e5      	bne.n	80016da <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001714:	2300      	movs	r3, #0
 8001716:	e006      	b.n	8001726 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
  }
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800172e:	b480      	push	{r7}
 8001730:	b089      	sub	sp, #36	@ 0x24
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001742:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800174c:	7ffb      	ldrb	r3, [r7, #31]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d003      	beq.n	800175a <HAL_CAN_AddTxMessage+0x2c>
 8001752:	7ffb      	ldrb	r3, [r7, #31]
 8001754:	2b02      	cmp	r3, #2
 8001756:	f040 80ad 	bne.w	80018b4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d10a      	bne.n	800177a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800176a:	2b00      	cmp	r3, #0
 800176c:	d105      	bne.n	800177a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 8095 	beq.w	80018a4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	0e1b      	lsrs	r3, r3, #24
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001784:	2201      	movs	r2, #1
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	409a      	lsls	r2, r3
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10d      	bne.n	80017b2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017a0:	68f9      	ldr	r1, [r7, #12]
 80017a2:	6809      	ldr	r1, [r1, #0]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3318      	adds	r3, #24
 80017aa:	011b      	lsls	r3, r3, #4
 80017ac:	440b      	add	r3, r1
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	e00f      	b.n	80017d2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017bc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017c2:	68f9      	ldr	r1, [r7, #12]
 80017c4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80017c6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	3318      	adds	r3, #24
 80017cc:	011b      	lsls	r3, r3, #4
 80017ce:	440b      	add	r3, r1
 80017d0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6819      	ldr	r1, [r3, #0]
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	691a      	ldr	r2, [r3, #16]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3318      	adds	r3, #24
 80017de:	011b      	lsls	r3, r3, #4
 80017e0:	440b      	add	r3, r1
 80017e2:	3304      	adds	r3, #4
 80017e4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	7d1b      	ldrb	r3, [r3, #20]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d111      	bne.n	8001812 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3318      	adds	r3, #24
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	4413      	add	r3, r2
 80017fa:	3304      	adds	r3, #4
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	6811      	ldr	r1, [r2, #0]
 8001802:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3318      	adds	r3, #24
 800180a:	011b      	lsls	r3, r3, #4
 800180c:	440b      	add	r3, r1
 800180e:	3304      	adds	r3, #4
 8001810:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3307      	adds	r3, #7
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	061a      	lsls	r2, r3, #24
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3306      	adds	r3, #6
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	041b      	lsls	r3, r3, #16
 8001822:	431a      	orrs	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3305      	adds	r3, #5
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	021b      	lsls	r3, r3, #8
 800182c:	4313      	orrs	r3, r2
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	3204      	adds	r2, #4
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	4610      	mov	r0, r2
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	6811      	ldr	r1, [r2, #0]
 800183a:	ea43 0200 	orr.w	r2, r3, r0
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	440b      	add	r3, r1
 8001844:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001848:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3303      	adds	r3, #3
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	061a      	lsls	r2, r3, #24
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3302      	adds	r3, #2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	041b      	lsls	r3, r3, #16
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3301      	adds	r3, #1
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	4313      	orrs	r3, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	4610      	mov	r0, r2
 800186c:	68fa      	ldr	r2, [r7, #12]
 800186e:	6811      	ldr	r1, [r2, #0]
 8001870:	ea43 0200 	orr.w	r2, r3, r0
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	440b      	add	r3, r1
 800187a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800187e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	3318      	adds	r3, #24
 8001888:	011b      	lsls	r3, r3, #4
 800188a:	4413      	add	r3, r2
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	6811      	ldr	r1, [r2, #0]
 8001892:	f043 0201 	orr.w	r2, r3, #1
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	3318      	adds	r3, #24
 800189a:	011b      	lsls	r3, r3, #4
 800189c:	440b      	add	r3, r1
 800189e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80018a0:	2300      	movs	r3, #0
 80018a2:	e00e      	b.n	80018c2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e006      	b.n	80018c2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
  }
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3724      	adds	r7, #36	@ 0x24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b085      	sub	sp, #20
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018de:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d002      	beq.n	80018ec <HAL_CAN_ActivateNotification+0x1e>
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d109      	bne.n	8001900 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6959      	ldr	r1, [r3, #20]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018fc:	2300      	movs	r3, #0
 80018fe:	e006      	b.n	800190e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001904:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
  }
}
 800190e:	4618      	mov	r0, r3
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b08a      	sub	sp, #40	@ 0x28
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001956:	6a3b      	ldr	r3, [r7, #32]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d07c      	beq.n	8001a5a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b00      	cmp	r3, #0
 8001968:	d023      	beq.n	80019b2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2201      	movs	r2, #1
 8001970:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 f983 	bl	8001c88 <HAL_CAN_TxMailbox0CompleteCallback>
 8001982:	e016      	b.n	80019b2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	f003 0304 	and.w	r3, r3, #4
 800198a:	2b00      	cmp	r3, #0
 800198c:	d004      	beq.n	8001998 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
 8001996:	e00c      	b.n	80019b2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80019aa:	e002      	b.n	80019b2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 f989 	bl	8001cc4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d024      	beq.n	8001a06 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d003      	beq.n	80019d8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 f963 	bl	8001c9c <HAL_CAN_TxMailbox1CompleteCallback>
 80019d6:	e016      	b.n	8001a06 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d004      	beq.n	80019ec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80019ea:	e00c      	b.n	8001a06 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d004      	beq.n	8001a00 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80019fe:	e002      	b.n	8001a06 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f000 f969 	bl	8001cd8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d024      	beq.n	8001a5a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a18:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d003      	beq.n	8001a2c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 f943 	bl	8001cb0 <HAL_CAN_TxMailbox2CompleteCallback>
 8001a2a:	e016      	b.n	8001a5a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d004      	beq.n	8001a40 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a3e:	e00c      	b.n	8001a5a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d004      	beq.n	8001a54 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a52:	e002      	b.n	8001a5a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 f949 	bl	8001cec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d00c      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f003 0310 	and.w	r3, r3, #16
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d007      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2210      	movs	r2, #16
 8001a7c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d00b      	beq.n	8001aa0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d006      	beq.n	8001aa0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2208      	movs	r2, #8
 8001a98:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f930 	bl	8001d00 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001aa0:	6a3b      	ldr	r3, [r7, #32]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d002      	beq.n	8001abe <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff fac8 	bl	800104e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001abe:	6a3b      	ldr	r3, [r7, #32]
 8001ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00c      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	f003 0310 	and.w	r3, r3, #16
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2210      	movs	r2, #16
 8001ae0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f003 0320 	and.w	r3, r3, #32
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d00b      	beq.n	8001b04 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d006      	beq.n	8001b04 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2208      	movs	r2, #8
 8001afc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 f912 	bl	8001d28 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001b04:	6a3b      	ldr	r3, [r7, #32]
 8001b06:	f003 0310 	and.w	r3, r3, #16
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d009      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	f003 0303 	and.w	r3, r3, #3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d002      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f8f9 	bl	8001d14 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00b      	beq.n	8001b44 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d006      	beq.n	8001b44 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2210      	movs	r2, #16
 8001b3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f8fc 	bl	8001d3c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00b      	beq.n	8001b66 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	f003 0308 	and.w	r3, r3, #8
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d006      	beq.n	8001b66 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2208      	movs	r2, #8
 8001b5e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f8f5 	bl	8001d50 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d07b      	beq.n	8001c68 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d072      	beq.n	8001c60 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d008      	beq.n	8001b96 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	f043 0302 	orr.w	r3, r3, #2
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d008      	beq.n	8001bce <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	f043 0304 	orr.w	r3, r3, #4
 8001bcc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bce:	6a3b      	ldr	r3, [r7, #32]
 8001bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d043      	beq.n	8001c60 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d03e      	beq.n	8001c60 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001be8:	2b60      	cmp	r3, #96	@ 0x60
 8001bea:	d02b      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x32a>
 8001bec:	2b60      	cmp	r3, #96	@ 0x60
 8001bee:	d82e      	bhi.n	8001c4e <HAL_CAN_IRQHandler+0x334>
 8001bf0:	2b50      	cmp	r3, #80	@ 0x50
 8001bf2:	d022      	beq.n	8001c3a <HAL_CAN_IRQHandler+0x320>
 8001bf4:	2b50      	cmp	r3, #80	@ 0x50
 8001bf6:	d82a      	bhi.n	8001c4e <HAL_CAN_IRQHandler+0x334>
 8001bf8:	2b40      	cmp	r3, #64	@ 0x40
 8001bfa:	d019      	beq.n	8001c30 <HAL_CAN_IRQHandler+0x316>
 8001bfc:	2b40      	cmp	r3, #64	@ 0x40
 8001bfe:	d826      	bhi.n	8001c4e <HAL_CAN_IRQHandler+0x334>
 8001c00:	2b30      	cmp	r3, #48	@ 0x30
 8001c02:	d010      	beq.n	8001c26 <HAL_CAN_IRQHandler+0x30c>
 8001c04:	2b30      	cmp	r3, #48	@ 0x30
 8001c06:	d822      	bhi.n	8001c4e <HAL_CAN_IRQHandler+0x334>
 8001c08:	2b10      	cmp	r3, #16
 8001c0a:	d002      	beq.n	8001c12 <HAL_CAN_IRQHandler+0x2f8>
 8001c0c:	2b20      	cmp	r3, #32
 8001c0e:	d005      	beq.n	8001c1c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001c10:	e01d      	b.n	8001c4e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c14:	f043 0308 	orr.w	r3, r3, #8
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c1a:	e019      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1e:	f043 0310 	orr.w	r3, r3, #16
 8001c22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c24:	e014      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c28:	f043 0320 	orr.w	r3, r3, #32
 8001c2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c2e:	e00f      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c38:	e00a      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c42:	e005      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c4c:	e000      	b.n	8001c50 <HAL_CAN_IRQHandler+0x336>
            break;
 8001c4e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	699a      	ldr	r2, [r3, #24]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001c5e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2204      	movs	r2, #4
 8001c66:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d008      	beq.n	8001c80 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	431a      	orrs	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f872 	bl	8001d64 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d88:	4b0c      	ldr	r3, [pc, #48]	@ (8001dbc <__NVIC_SetPriorityGrouping+0x44>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d94:	4013      	ands	r3, r2
 8001d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001da0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001daa:	4a04      	ldr	r2, [pc, #16]	@ (8001dbc <__NVIC_SetPriorityGrouping+0x44>)
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	60d3      	str	r3, [r2, #12]
}
 8001db0:	bf00      	nop
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc4:	4b04      	ldr	r3, [pc, #16]	@ (8001dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	0a1b      	lsrs	r3, r3, #8
 8001dca:	f003 0307 	and.w	r3, r3, #7
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	db0b      	blt.n	8001e06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	f003 021f 	and.w	r2, r3, #31
 8001df4:	4907      	ldr	r1, [pc, #28]	@ (8001e14 <__NVIC_EnableIRQ+0x38>)
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000e100 	.word	0xe000e100

08001e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	6039      	str	r1, [r7, #0]
 8001e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	db0a      	blt.n	8001e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	490c      	ldr	r1, [pc, #48]	@ (8001e64 <__NVIC_SetPriority+0x4c>)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	0112      	lsls	r2, r2, #4
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	440b      	add	r3, r1
 8001e3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e40:	e00a      	b.n	8001e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	4908      	ldr	r1, [pc, #32]	@ (8001e68 <__NVIC_SetPriority+0x50>)
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	3b04      	subs	r3, #4
 8001e50:	0112      	lsls	r2, r2, #4
 8001e52:	b2d2      	uxtb	r2, r2
 8001e54:	440b      	add	r3, r1
 8001e56:	761a      	strb	r2, [r3, #24]
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	e000e100 	.word	0xe000e100
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	@ 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f1c3 0307 	rsb	r3, r3, #7
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	bf28      	it	cs
 8001e8a:	2304      	movcs	r3, #4
 8001e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3304      	adds	r3, #4
 8001e92:	2b06      	cmp	r3, #6
 8001e94:	d902      	bls.n	8001e9c <NVIC_EncodePriority+0x30>
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3b03      	subs	r3, #3
 8001e9a:	e000      	b.n	8001e9e <NVIC_EncodePriority+0x32>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43da      	mvns	r2, r3
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	401a      	ands	r2, r3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	fa01 f303 	lsl.w	r3, r1, r3
 8001ebe:	43d9      	mvns	r1, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	4313      	orrs	r3, r2
         );
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3724      	adds	r7, #36	@ 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee4:	d301      	bcc.n	8001eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e00f      	b.n	8001f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eea:	4a0a      	ldr	r2, [pc, #40]	@ (8001f14 <SysTick_Config+0x40>)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ef2:	210f      	movs	r1, #15
 8001ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef8:	f7ff ff8e 	bl	8001e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001efc:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <SysTick_Config+0x40>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f02:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <SysTick_Config+0x40>)
 8001f04:	2207      	movs	r2, #7
 8001f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	e000e010 	.word	0xe000e010

08001f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff ff29 	bl	8001d78 <__NVIC_SetPriorityGrouping>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b086      	sub	sp, #24
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	4603      	mov	r3, r0
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	607a      	str	r2, [r7, #4]
 8001f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f40:	f7ff ff3e 	bl	8001dc0 <__NVIC_GetPriorityGrouping>
 8001f44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	68b9      	ldr	r1, [r7, #8]
 8001f4a:	6978      	ldr	r0, [r7, #20]
 8001f4c:	f7ff ff8e 	bl	8001e6c <NVIC_EncodePriority>
 8001f50:	4602      	mov	r2, r0
 8001f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f56:	4611      	mov	r1, r2
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff5d 	bl	8001e18 <__NVIC_SetPriority>
}
 8001f5e:	bf00      	nop
 8001f60:	3718      	adds	r7, #24
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff ff31 	bl	8001ddc <__NVIC_EnableIRQ>
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7ff ffa2 	bl	8001ed4 <SysTick_Config>
 8001f90:	4603      	mov	r3, r0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b084      	sub	sp, #16
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d005      	beq.n	8001fbe <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2204      	movs	r2, #4
 8001fb6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	73fb      	strb	r3, [r7, #15]
 8001fbc:	e029      	b.n	8002012 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 020e 	bic.w	r2, r2, #14
 8001fcc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe2:	f003 021c 	and.w	r2, r3, #28
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	2101      	movs	r1, #1
 8001fec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	4798      	blx	r3
    }
  }
  return status;
 8002012:	7bfb      	ldrb	r3, [r7, #15]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800202a:	b2db      	uxtb	r3, r3
}
 800202c:	4618      	mov	r0, r3
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002038:	b480      	push	{r7}
 800203a:	b087      	sub	sp, #28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002046:	e154      	b.n	80022f2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	2101      	movs	r1, #1
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	fa01 f303 	lsl.w	r3, r1, r3
 8002054:	4013      	ands	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 8146 	beq.w	80022ec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b01      	cmp	r3, #1
 800206a:	d005      	beq.n	8002078 <HAL_GPIO_Init+0x40>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d130      	bne.n	80020da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2203      	movs	r2, #3
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4313      	orrs	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ae:	2201      	movs	r2, #1
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43db      	mvns	r3, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4013      	ands	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	f003 0201 	and.w	r2, r3, #1
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d017      	beq.n	8002116 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	2203      	movs	r2, #3
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4013      	ands	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d123      	bne.n	800216a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	08da      	lsrs	r2, r3, #3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	3208      	adds	r2, #8
 800212a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	220f      	movs	r2, #15
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43db      	mvns	r3, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4013      	ands	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	4313      	orrs	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	08da      	lsrs	r2, r3, #3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3208      	adds	r2, #8
 8002164:	6939      	ldr	r1, [r7, #16]
 8002166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2203      	movs	r2, #3
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f003 0203 	and.w	r2, r3, #3
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 80a0 	beq.w	80022ec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ac:	4b58      	ldr	r3, [pc, #352]	@ (8002310 <HAL_GPIO_Init+0x2d8>)
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	4a57      	ldr	r2, [pc, #348]	@ (8002310 <HAL_GPIO_Init+0x2d8>)
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80021b8:	4b55      	ldr	r3, [pc, #340]	@ (8002310 <HAL_GPIO_Init+0x2d8>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021c4:	4a53      	ldr	r2, [pc, #332]	@ (8002314 <HAL_GPIO_Init+0x2dc>)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	089b      	lsrs	r3, r3, #2
 80021ca:	3302      	adds	r3, #2
 80021cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	220f      	movs	r2, #15
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ee:	d019      	beq.n	8002224 <HAL_GPIO_Init+0x1ec>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a49      	ldr	r2, [pc, #292]	@ (8002318 <HAL_GPIO_Init+0x2e0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d013      	beq.n	8002220 <HAL_GPIO_Init+0x1e8>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a48      	ldr	r2, [pc, #288]	@ (800231c <HAL_GPIO_Init+0x2e4>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d00d      	beq.n	800221c <HAL_GPIO_Init+0x1e4>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a47      	ldr	r2, [pc, #284]	@ (8002320 <HAL_GPIO_Init+0x2e8>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d007      	beq.n	8002218 <HAL_GPIO_Init+0x1e0>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a46      	ldr	r2, [pc, #280]	@ (8002324 <HAL_GPIO_Init+0x2ec>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d101      	bne.n	8002214 <HAL_GPIO_Init+0x1dc>
 8002210:	2304      	movs	r3, #4
 8002212:	e008      	b.n	8002226 <HAL_GPIO_Init+0x1ee>
 8002214:	2307      	movs	r3, #7
 8002216:	e006      	b.n	8002226 <HAL_GPIO_Init+0x1ee>
 8002218:	2303      	movs	r3, #3
 800221a:	e004      	b.n	8002226 <HAL_GPIO_Init+0x1ee>
 800221c:	2302      	movs	r3, #2
 800221e:	e002      	b.n	8002226 <HAL_GPIO_Init+0x1ee>
 8002220:	2301      	movs	r3, #1
 8002222:	e000      	b.n	8002226 <HAL_GPIO_Init+0x1ee>
 8002224:	2300      	movs	r3, #0
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	f002 0203 	and.w	r2, r2, #3
 800222c:	0092      	lsls	r2, r2, #2
 800222e:	4093      	lsls	r3, r2
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002236:	4937      	ldr	r1, [pc, #220]	@ (8002314 <HAL_GPIO_Init+0x2dc>)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	3302      	adds	r3, #2
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002244:	4b38      	ldr	r3, [pc, #224]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	43db      	mvns	r3, r3
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002268:	4a2f      	ldr	r2, [pc, #188]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800226e:	4b2e      	ldr	r3, [pc, #184]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	43db      	mvns	r3, r3
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	4013      	ands	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002292:	4a25      	ldr	r2, [pc, #148]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002298:	4b23      	ldr	r3, [pc, #140]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	43db      	mvns	r3, r3
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4013      	ands	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022bc:	4a1a      	ldr	r2, [pc, #104]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022c2:	4b19      	ldr	r3, [pc, #100]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	43db      	mvns	r3, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022e6:	4a10      	ldr	r2, [pc, #64]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	3301      	adds	r3, #1
 80022f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f47f aea3 	bne.w	8002048 <HAL_GPIO_Init+0x10>
  }
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	371c      	adds	r7, #28
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40021000 	.word	0x40021000
 8002314:	40010000 	.word	0x40010000
 8002318:	48000400 	.word	0x48000400
 800231c:	48000800 	.word	0x48000800
 8002320:	48000c00 	.word	0x48000c00
 8002324:	48001000 	.word	0x48001000
 8002328:	40010400 	.word	0x40010400

0800232c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	460b      	mov	r3, r1
 8002336:	807b      	strh	r3, [r7, #2]
 8002338:	4613      	mov	r3, r2
 800233a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800233c:	787b      	ldrb	r3, [r7, #1]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002342:	887a      	ldrh	r2, [r7, #2]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002348:	e002      	b.n	8002350 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234a:	887a      	ldrh	r2, [r7, #2]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4013      	ands	r3, r2
 8002374:	041a      	lsls	r2, r3, #16
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	43d9      	mvns	r1, r3
 800237a:	887b      	ldrh	r3, [r7, #2]
 800237c:	400b      	ands	r3, r1
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	619a      	str	r2, [r3, #24]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800239a:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800239c:	695a      	ldr	r2, [r3, #20]
 800239e:	88fb      	ldrh	r3, [r7, #6]
 80023a0:	4013      	ands	r3, r2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d006      	beq.n	80023b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023a6:	4a05      	ldr	r2, [pc, #20]	@ (80023bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe fcf0 	bl	8000d94 <HAL_GPIO_EXTI_Callback>
  }
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40010400 	.word	0x40010400

080023c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e08d      	b.n	80024ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe fbd2 	bl	8000b90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	@ 0x24
 80023f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002410:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002420:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d107      	bne.n	800243a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e006      	b.n	8002448 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002446:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b02      	cmp	r3, #2
 800244e:	d108      	bne.n	8002462 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	e007      	b.n	8002472 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002470:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002484:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002494:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691a      	ldr	r2, [r3, #16]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	69d9      	ldr	r1, [r3, #28]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1a      	ldr	r2, [r3, #32]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2220      	movs	r2, #32
 80024da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	461a      	mov	r2, r3
 8002504:	460b      	mov	r3, r1
 8002506:	817b      	strh	r3, [r7, #10]
 8002508:	4613      	mov	r3, r2
 800250a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b20      	cmp	r3, #32
 8002516:	f040 80fd 	bne.w	8002714 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002520:	2b01      	cmp	r3, #1
 8002522:	d101      	bne.n	8002528 <HAL_I2C_Master_Transmit+0x30>
 8002524:	2302      	movs	r3, #2
 8002526:	e0f6      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002530:	f7fe fec4 	bl	80012bc <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2319      	movs	r3, #25
 800253c:	2201      	movs	r2, #1
 800253e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f001 f871 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e0e1      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2221      	movs	r2, #33	@ 0x21
 8002556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2210      	movs	r2, #16
 800255e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	893a      	ldrh	r2, [r7, #8]
 8002572:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257e:	b29b      	uxth	r3, r3
 8002580:	2bff      	cmp	r3, #255	@ 0xff
 8002582:	d906      	bls.n	8002592 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	22ff      	movs	r2, #255	@ 0xff
 8002588:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800258a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	e007      	b.n	80025a2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002596:	b29a      	uxth	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800259c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025a0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d024      	beq.n	80025f4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ae:	781a      	ldrb	r2, [r3, #0]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	3301      	adds	r3, #1
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	8979      	ldrh	r1, [r7, #10]
 80025e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002720 <HAL_I2C_Master_Transmit+0x228>)
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f001 fa6b 	bl	8003ac8 <I2C_TransferConfig>
 80025f2:	e066      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	8979      	ldrh	r1, [r7, #10]
 80025fc:	4b48      	ldr	r3, [pc, #288]	@ (8002720 <HAL_I2C_Master_Transmit+0x228>)
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f001 fa60 	bl	8003ac8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002608:	e05b      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	6a39      	ldr	r1, [r7, #32]
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f001 f864 	bl	80036dc <I2C_WaitOnTXISFlagUntilTimeout>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e07b      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002638:	b29b      	uxth	r3, r3
 800263a:	3b01      	subs	r3, #1
 800263c:	b29a      	uxth	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002646:	3b01      	subs	r3, #1
 8002648:	b29a      	uxth	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002652:	b29b      	uxth	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d034      	beq.n	80026c2 <HAL_I2C_Master_Transmit+0x1ca>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265c:	2b00      	cmp	r3, #0
 800265e:	d130      	bne.n	80026c2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	2200      	movs	r2, #0
 8002668:	2180      	movs	r1, #128	@ 0x80
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 ffdd 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e04d      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800267e:	b29b      	uxth	r3, r3
 8002680:	2bff      	cmp	r3, #255	@ 0xff
 8002682:	d90e      	bls.n	80026a2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	22ff      	movs	r2, #255	@ 0xff
 8002688:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268e:	b2da      	uxtb	r2, r3
 8002690:	8979      	ldrh	r1, [r7, #10]
 8002692:	2300      	movs	r3, #0
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f001 fa14 	bl	8003ac8 <I2C_TransferConfig>
 80026a0:	e00f      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	8979      	ldrh	r1, [r7, #10]
 80026b4:	2300      	movs	r3, #0
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f001 fa03 	bl	8003ac8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d19e      	bne.n	800260a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	6a39      	ldr	r1, [r7, #32]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f001 f84a 	bl	800376a <I2C_WaitOnSTOPFlagUntilTimeout>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e01a      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2220      	movs	r2, #32
 80026e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6859      	ldr	r1, [r3, #4]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <HAL_I2C_Master_Transmit+0x22c>)
 80026f4:	400b      	ands	r3, r1
 80026f6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2220      	movs	r2, #32
 80026fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002710:	2300      	movs	r3, #0
 8002712:	e000      	b.n	8002716 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002714:	2302      	movs	r3, #2
  }
}
 8002716:	4618      	mov	r0, r3
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	80002000 	.word	0x80002000
 8002724:	fe00e800 	.word	0xfe00e800

08002728 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af02      	add	r7, sp, #8
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	461a      	mov	r2, r3
 8002734:	460b      	mov	r3, r1
 8002736:	817b      	strh	r3, [r7, #10]
 8002738:	4613      	mov	r3, r2
 800273a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b20      	cmp	r3, #32
 8002746:	f040 80db 	bne.w	8002900 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_I2C_Master_Receive+0x30>
 8002754:	2302      	movs	r3, #2
 8002756:	e0d4      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002760:	f7fe fdac 	bl	80012bc <HAL_GetTick>
 8002764:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2319      	movs	r3, #25
 800276c:	2201      	movs	r2, #1
 800276e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 ff59 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e0bf      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2222      	movs	r2, #34	@ 0x22
 8002786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2210      	movs	r2, #16
 800278e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	893a      	ldrh	r2, [r7, #8]
 80027a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2200      	movs	r2, #0
 80027a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2bff      	cmp	r3, #255	@ 0xff
 80027b2:	d90e      	bls.n	80027d2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2201      	movs	r2, #1
 80027b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	8979      	ldrh	r1, [r7, #10]
 80027c2:	4b52      	ldr	r3, [pc, #328]	@ (800290c <HAL_I2C_Master_Receive+0x1e4>)
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f001 f97c 	bl	8003ac8 <I2C_TransferConfig>
 80027d0:	e06d      	b.n	80028ae <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	8979      	ldrh	r1, [r7, #10]
 80027e4:	4b49      	ldr	r3, [pc, #292]	@ (800290c <HAL_I2C_Master_Receive+0x1e4>)
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f001 f96b 	bl	8003ac8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80027f2:	e05c      	b.n	80028ae <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	6a39      	ldr	r1, [r7, #32]
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fff9 	bl	80037f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e07c      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	1c5a      	adds	r2, r3, #1
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002830:	b29b      	uxth	r3, r3
 8002832:	3b01      	subs	r3, #1
 8002834:	b29a      	uxth	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283e:	b29b      	uxth	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d034      	beq.n	80028ae <HAL_I2C_Master_Receive+0x186>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002848:	2b00      	cmp	r3, #0
 800284a:	d130      	bne.n	80028ae <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	2200      	movs	r2, #0
 8002854:	2180      	movs	r1, #128	@ 0x80
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 fee7 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e04d      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800286a:	b29b      	uxth	r3, r3
 800286c:	2bff      	cmp	r3, #255	@ 0xff
 800286e:	d90e      	bls.n	800288e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	22ff      	movs	r2, #255	@ 0xff
 8002874:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800287a:	b2da      	uxtb	r2, r3
 800287c:	8979      	ldrh	r1, [r7, #10]
 800287e:	2300      	movs	r3, #0
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f001 f91e 	bl	8003ac8 <I2C_TransferConfig>
 800288c:	e00f      	b.n	80028ae <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002892:	b29a      	uxth	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289c:	b2da      	uxtb	r2, r3
 800289e:	8979      	ldrh	r1, [r7, #10]
 80028a0:	2300      	movs	r3, #0
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f001 f90d 	bl	8003ac8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d19d      	bne.n	80027f4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	6a39      	ldr	r1, [r7, #32]
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 ff54 	bl	800376a <I2C_WaitOnSTOPFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e01a      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2220      	movs	r2, #32
 80028d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6859      	ldr	r1, [r3, #4]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <HAL_I2C_Master_Receive+0x1e8>)
 80028e0:	400b      	ands	r3, r1
 80028e2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028fc:	2300      	movs	r3, #0
 80028fe:	e000      	b.n	8002902 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002900:	2302      	movs	r3, #2
  }
}
 8002902:	4618      	mov	r0, r3
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	80002400 	.word	0x80002400
 8002910:	fe00e800 	.word	0xfe00e800

08002914 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08a      	sub	sp, #40	@ 0x28
 8002918:	af02      	add	r7, sp, #8
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	607a      	str	r2, [r7, #4]
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	460b      	mov	r3, r1
 8002922:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b20      	cmp	r3, #32
 8002932:	f040 80d6 	bne.w	8002ae2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002940:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002944:	d101      	bne.n	800294a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002946:	2302      	movs	r3, #2
 8002948:	e0cc      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_I2C_IsDeviceReady+0x44>
 8002954:	2302      	movs	r3, #2
 8002956:	e0c5      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2224      	movs	r2, #36	@ 0x24
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d107      	bne.n	8002986 <HAL_I2C_IsDeviceReady+0x72>
 8002976:	897b      	ldrh	r3, [r7, #10]
 8002978:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800297c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002980:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002984:	e006      	b.n	8002994 <HAL_I2C_IsDeviceReady+0x80>
 8002986:	897b      	ldrh	r3, [r7, #10]
 8002988:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800298c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002990:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800299a:	f7fe fc8f 	bl	80012bc <HAL_GetTick>
 800299e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	2b20      	cmp	r3, #32
 80029ac:	bf0c      	ite	eq
 80029ae:	2301      	moveq	r3, #1
 80029b0:	2300      	movne	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b10      	cmp	r3, #16
 80029c2:	bf0c      	ite	eq
 80029c4:	2301      	moveq	r3, #1
 80029c6:	2300      	movne	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80029cc:	e034      	b.n	8002a38 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d4:	d01a      	beq.n	8002a0c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029d6:	f7fe fc71 	bl	80012bc <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d302      	bcc.n	80029ec <HAL_I2C_IsDeviceReady+0xd8>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10f      	bne.n	8002a0c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f8:	f043 0220 	orr.w	r2, r3, #32
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e06b      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b20      	cmp	r3, #32
 8002a18:	bf0c      	ite	eq
 8002a1a:	2301      	moveq	r3, #1
 8002a1c:	2300      	movne	r3, #0
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f003 0310 	and.w	r3, r3, #16
 8002a2c:	2b10      	cmp	r3, #16
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a38:	7ffb      	ldrb	r3, [r7, #31]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <HAL_I2C_IsDeviceReady+0x130>
 8002a3e:	7fbb      	ldrb	r3, [r7, #30]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0c4      	beq.n	80029ce <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d01a      	beq.n	8002a88 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2120      	movs	r1, #32
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 fde4 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e03b      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2220      	movs	r2, #32
 8002a72:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	e02d      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2120      	movs	r1, #32
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fdc9 	bl	800362a <I2C_WaitOnFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e020      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2210      	movs	r2, #16
 8002aa8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	f63f af56 	bhi.w	800296e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ace:	f043 0220 	orr.w	r2, r3, #32
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002ae2:	2302      	movs	r3, #2
  }
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b10:	68ba      	ldr	r2, [r7, #8]
 8002b12:	68f9      	ldr	r1, [r7, #12]
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4798      	blx	r3
  }
}
 8002b18:	bf00      	nop
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00f      	beq.n	8002b62 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00a      	beq.n	8002b62 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b60:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00f      	beq.n	8002b8c <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00a      	beq.n	8002b8c <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7a:	f043 0208 	orr.w	r2, r3, #8
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b8a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00f      	beq.n	8002bb6 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00a      	beq.n	8002bb6 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba4:	f043 0202 	orr.w	r2, r3, #2
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f003 030b 	and.w	r3, r3, #11
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8002bc6:	68f9      	ldr	r1, [r7, #12]
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fbd5 	bl	8003378 <I2C_ITError>
  }
}
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	460b      	mov	r3, r1
 8002c08:	70fb      	strb	r3, [r7, #3]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c66:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <I2C_Slave_ISR_IT+0x24>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e0e2      	b.n	8002e40 <I2C_Slave_ISR_IT+0x1ea>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	f003 0320 	and.w	r3, r3, #32
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d009      	beq.n	8002ca0 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002c96:	6939      	ldr	r1, [r7, #16]
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 f9b5 	bl	8003008 <I2C_ITSlaveCplt>
 8002c9e:	e0ca      	b.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d04b      	beq.n	8002d42 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d046      	beq.n	8002d42 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d128      	bne.n	8002d10 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b28      	cmp	r3, #40	@ 0x28
 8002cc8:	d108      	bne.n	8002cdc <I2C_Slave_ISR_IT+0x86>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cd0:	d104      	bne.n	8002cdc <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002cd2:	6939      	ldr	r1, [r7, #16]
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f000 fafb 	bl	80032d0 <I2C_ITListenCplt>
 8002cda:	e031      	b.n	8002d40 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b29      	cmp	r3, #41	@ 0x29
 8002ce6:	d10e      	bne.n	8002d06 <I2C_Slave_ISR_IT+0xb0>
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cee:	d00a      	beq.n	8002d06 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2210      	movs	r2, #16
 8002cf6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 fc54 	bl	80035a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f926 	bl	8002f50 <I2C_ITSlaveSeqCplt>
 8002d04:	e01c      	b.n	8002d40 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2210      	movs	r2, #16
 8002d0c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002d0e:	e08f      	b.n	8002e30 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2210      	movs	r2, #16
 8002d16:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1c:	f043 0204 	orr.w	r2, r3, #4
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <I2C_Slave_ISR_IT+0xdc>
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d30:	d17e      	bne.n	8002e30 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	4619      	mov	r1, r3
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f000 fb1d 	bl	8003378 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002d3e:	e077      	b.n	8002e30 <I2C_Slave_ISR_IT+0x1da>
 8002d40:	e076      	b.n	8002e30 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d02f      	beq.n	8002dac <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d02a      	beq.n	8002dac <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d018      	beq.n	8002d92 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	1c5a      	adds	r2, r3, #1
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d14b      	bne.n	8002e34 <I2C_Slave_ISR_IT+0x1de>
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002da2:	d047      	beq.n	8002e34 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f8d3 	bl	8002f50 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002daa:	e043      	b.n	8002e34 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	f003 0308 	and.w	r3, r3, #8
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d009      	beq.n	8002dca <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d004      	beq.n	8002dca <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002dc0:	6939      	ldr	r1, [r7, #16]
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f840 	bl	8002e48 <I2C_ITAddrCplt>
 8002dc8:	e035      	b.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d030      	beq.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d02b      	beq.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d018      	beq.n	8002e1a <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	781a      	ldrb	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e10:	3b01      	subs	r3, #1
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002e18:	e00d      	b.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e20:	d002      	beq.n	8002e28 <I2C_Slave_ISR_IT+0x1d2>
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d106      	bne.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 f891 	bl	8002f50 <I2C_ITSlaveSeqCplt>
 8002e2e:	e002      	b.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8002e30:	bf00      	nop
 8002e32:	e000      	b.n	8002e36 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002e34:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002e5e:	2b28      	cmp	r3, #40	@ 0x28
 8002e60:	d16a      	bne.n	8002f38 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	0c1b      	lsrs	r3, r3, #16
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	0c1b      	lsrs	r3, r3, #16
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002e80:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e8e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002e9c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d138      	bne.n	8002f18 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002ea6:	897b      	ldrh	r3, [r7, #10]
 8002ea8:	09db      	lsrs	r3, r3, #7
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	89bb      	ldrh	r3, [r7, #12]
 8002eae:	4053      	eors	r3, r2
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	f003 0306 	and.w	r3, r3, #6
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d11c      	bne.n	8002ef4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002eba:	897b      	ldrh	r3, [r7, #10]
 8002ebc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d13b      	bne.n	8002f48 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2208      	movs	r2, #8
 8002edc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002ee6:	89ba      	ldrh	r2, [r7, #12]
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
 8002eea:	4619      	mov	r1, r3
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff fe86 	bl	8002bfe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002ef2:	e029      	b.n	8002f48 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002ef4:	893b      	ldrh	r3, [r7, #8]
 8002ef6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002ef8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 fe15 	bl	8003b2c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f0a:	89ba      	ldrh	r2, [r7, #12]
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f7ff fe74 	bl	8002bfe <HAL_I2C_AddrCallback>
}
 8002f16:	e017      	b.n	8002f48 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002f18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 fe05 	bl	8003b2c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f2a:	89ba      	ldrh	r2, [r7, #12]
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	4619      	mov	r1, r3
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff fe64 	bl	8002bfe <HAL_I2C_AddrCallback>
}
 8002f36:	e007      	b.n	8002f48 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002f48:	bf00      	nop
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e00c      	b.n	8002f9e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d007      	beq.n	8002f9e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f9c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b29      	cmp	r3, #41	@ 0x29
 8002fa8:	d112      	bne.n	8002fd0 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2228      	movs	r2, #40	@ 0x28
 8002fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2221      	movs	r2, #33	@ 0x21
 8002fb6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002fb8:	2101      	movs	r1, #1
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fdb6 	bl	8003b2c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff fe04 	bl	8002bd6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002fce:	e017      	b.n	8003000 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fda:	d111      	bne.n	8003000 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2228      	movs	r2, #40	@ 0x28
 8002fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2222      	movs	r2, #34	@ 0x22
 8002fe8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002fea:	2102      	movs	r1, #2
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 fd9d 	bl	8003b2c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff fdf5 	bl	8002bea <HAL_I2C_SlaveRxCpltCallback>
}
 8003000:	bf00      	nop
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003022:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800302a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2220      	movs	r2, #32
 8003032:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003034:	7afb      	ldrb	r3, [r7, #11]
 8003036:	2b21      	cmp	r3, #33	@ 0x21
 8003038:	d002      	beq.n	8003040 <I2C_ITSlaveCplt+0x38>
 800303a:	7afb      	ldrb	r3, [r7, #11]
 800303c:	2b29      	cmp	r3, #41	@ 0x29
 800303e:	d108      	bne.n	8003052 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003040:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 fd71 	bl	8003b2c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2221      	movs	r2, #33	@ 0x21
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003050:	e019      	b.n	8003086 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003052:	7afb      	ldrb	r3, [r7, #11]
 8003054:	2b22      	cmp	r3, #34	@ 0x22
 8003056:	d002      	beq.n	800305e <I2C_ITSlaveCplt+0x56>
 8003058:	7afb      	ldrb	r3, [r7, #11]
 800305a:	2b2a      	cmp	r3, #42	@ 0x2a
 800305c:	d108      	bne.n	8003070 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800305e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fd62 	bl	8003b2c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2222      	movs	r2, #34	@ 0x22
 800306c:	631a      	str	r2, [r3, #48]	@ 0x30
 800306e:	e00a      	b.n	8003086 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003070:	7afb      	ldrb	r3, [r7, #11]
 8003072:	2b28      	cmp	r3, #40	@ 0x28
 8003074:	d107      	bne.n	8003086 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003076:	f248 0103 	movw	r1, #32771	@ 0x8003
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fd56 	bl	8003b2c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003094:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6859      	ldr	r1, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b89      	ldr	r3, [pc, #548]	@ (80032c8 <I2C_ITSlaveCplt+0x2c0>)
 80030a2:	400b      	ands	r3, r1
 80030a4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fa7d 	bl	80035a6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d013      	beq.n	80030de <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030c4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d01f      	beq.n	800310e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030dc:	e017      	b.n	800310e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d012      	beq.n	800310e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030f6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	b29a      	uxth	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f003 0304 	and.w	r3, r3, #4
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f023 0304 	bic.w	r3, r3, #4
 800311e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00c      	beq.n	800315a <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315e:	b29b      	uxth	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003168:	f043 0204 	orr.w	r2, r3, #4
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	f003 0310 	and.w	r3, r3, #16
 8003176:	2b00      	cmp	r3, #0
 8003178:	d049      	beq.n	800320e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003180:	2b00      	cmp	r3, #0
 8003182:	d044      	beq.n	800320e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003188:	b29b      	uxth	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d128      	bne.n	80031e0 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b28      	cmp	r3, #40	@ 0x28
 8003198:	d108      	bne.n	80031ac <I2C_ITSlaveCplt+0x1a4>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031a0:	d104      	bne.n	80031ac <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80031a2:	6979      	ldr	r1, [r7, #20]
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f893 	bl	80032d0 <I2C_ITListenCplt>
 80031aa:	e030      	b.n	800320e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b29      	cmp	r3, #41	@ 0x29
 80031b6:	d10e      	bne.n	80031d6 <I2C_ITSlaveCplt+0x1ce>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031be:	d00a      	beq.n	80031d6 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2210      	movs	r2, #16
 80031c6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f9ec 	bl	80035a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff febe 	bl	8002f50 <I2C_ITSlaveSeqCplt>
 80031d4:	e01b      	b.n	800320e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2210      	movs	r2, #16
 80031dc:	61da      	str	r2, [r3, #28]
 80031de:	e016      	b.n	800320e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2210      	movs	r2, #16
 80031e6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ec:	f043 0204 	orr.w	r2, r3, #4
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d003      	beq.n	8003202 <I2C_ITSlaveCplt+0x1fa>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003200:	d105      	bne.n	800320e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003206:	4619      	mov	r1, r3
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f8b5 	bl	8003378 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	2b00      	cmp	r3, #0
 8003222:	d010      	beq.n	8003246 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003228:	4619      	mov	r1, r3
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f8a4 	bl	8003378 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b28      	cmp	r3, #40	@ 0x28
 800323a:	d141      	bne.n	80032c0 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800323c:	6979      	ldr	r1, [r7, #20]
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f846 	bl	80032d0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003244:	e03c      	b.n	80032c0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800324e:	d014      	beq.n	800327a <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f7ff fe7d 	bl	8002f50 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a1c      	ldr	r2, [pc, #112]	@ (80032cc <I2C_ITSlaveCplt+0x2c4>)
 800325a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2220      	movs	r2, #32
 8003260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7ff fcd1 	bl	8002c1a <HAL_I2C_ListenCpltCallback>
}
 8003278:	e022      	b.n	80032c0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b22      	cmp	r3, #34	@ 0x22
 8003284:	d10e      	bne.n	80032a4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff fca4 	bl	8002bea <HAL_I2C_SlaveRxCpltCallback>
}
 80032a2:	e00d      	b.n	80032c0 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7ff fc8b 	bl	8002bd6 <HAL_I2C_SlaveTxCpltCallback>
}
 80032c0:	bf00      	nop
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	fe00e800 	.word	0xfe00e800
 80032cc:	ffff0000 	.word	0xffff0000

080032d0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a25      	ldr	r2, [pc, #148]	@ (8003374 <I2C_ITListenCplt+0xa4>)
 80032de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2220      	movs	r2, #32
 80032ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	f003 0304 	and.w	r3, r3, #4
 8003302:	2b00      	cmp	r3, #0
 8003304:	d022      	beq.n	800334c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003322:	2b00      	cmp	r3, #0
 8003324:	d012      	beq.n	800334c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003344:	f043 0204 	orr.w	r2, r3, #4
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800334c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 fbeb 	bl	8003b2c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2210      	movs	r2, #16
 800335c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff fc57 	bl	8002c1a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	ffff0000 	.word	0xffff0000

08003378 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003388:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a6d      	ldr	r2, [pc, #436]	@ (800354c <I2C_ITError+0x1d4>)
 8003396:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	2b28      	cmp	r3, #40	@ 0x28
 80033ae:	d005      	beq.n	80033bc <I2C_ITError+0x44>
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	2b29      	cmp	r3, #41	@ 0x29
 80033b4:	d002      	beq.n	80033bc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80033ba:	d10b      	bne.n	80033d4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033bc:	2103      	movs	r1, #3
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 fbb4 	bl	8003b2c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2228      	movs	r2, #40	@ 0x28
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a60      	ldr	r2, [pc, #384]	@ (8003550 <I2C_ITError+0x1d8>)
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80033d2:	e030      	b.n	8003436 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033d4:	f248 0103 	movw	r1, #32771	@ 0x8003
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fba7 	bl	8003b2c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f8e1 	bl	80035a6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b60      	cmp	r3, #96	@ 0x60
 80033ee:	d01f      	beq.n	8003430 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b20      	cmp	r3, #32
 8003404:	d114      	bne.n	8003430 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b10      	cmp	r3, #16
 8003412:	d109      	bne.n	8003428 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2210      	movs	r2, #16
 800341a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003420:	f043 0204 	orr.w	r2, r3, #4
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2220      	movs	r2, #32
 800342e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003440:	2b00      	cmp	r3, #0
 8003442:	d039      	beq.n	80034b8 <I2C_ITError+0x140>
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b11      	cmp	r3, #17
 8003448:	d002      	beq.n	8003450 <I2C_ITError+0xd8>
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b21      	cmp	r3, #33	@ 0x21
 800344e:	d133      	bne.n	80034b8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800345a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800345e:	d107      	bne.n	8003470 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800346e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe fdd1 	bl	800201c <HAL_DMA_GetState>
 800347a:	4603      	mov	r3, r0
 800347c:	2b01      	cmp	r3, #1
 800347e:	d017      	beq.n	80034b0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003484:	4a33      	ldr	r2, [pc, #204]	@ (8003554 <I2C_ITError+0x1dc>)
 8003486:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003494:	4618      	mov	r0, r3
 8003496:	f7fe fd80 	bl	8001f9a <HAL_DMA_Abort_IT>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d04d      	beq.n	800353c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034aa:	4610      	mov	r0, r2
 80034ac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034ae:	e045      	b.n	800353c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 f851 	bl	8003558 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034b6:	e041      	b.n	800353c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d039      	beq.n	8003534 <I2C_ITError+0x1bc>
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b12      	cmp	r3, #18
 80034c4:	d002      	beq.n	80034cc <I2C_ITError+0x154>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b22      	cmp	r3, #34	@ 0x22
 80034ca:	d133      	bne.n	8003534 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034da:	d107      	bne.n	80034ec <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034ea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fe fd93 	bl	800201c <HAL_DMA_GetState>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d017      	beq.n	800352c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003500:	4a14      	ldr	r2, [pc, #80]	@ (8003554 <I2C_ITError+0x1dc>)
 8003502:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003510:	4618      	mov	r0, r3
 8003512:	f7fe fd42 	bl	8001f9a <HAL_DMA_Abort_IT>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d011      	beq.n	8003540 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003526:	4610      	mov	r0, r2
 8003528:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800352a:	e009      	b.n	8003540 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f813 	bl	8003558 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003532:	e005      	b.n	8003540 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f80f 	bl	8003558 <I2C_TreatErrorCallback>
  }
}
 800353a:	e002      	b.n	8003542 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800353c:	bf00      	nop
 800353e:	e000      	b.n	8003542 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003540:	bf00      	nop
}
 8003542:	bf00      	nop
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	ffff0000 	.word	0xffff0000
 8003550:	08002c57 	.word	0x08002c57
 8003554:	080035ef 	.word	0x080035ef

08003558 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b60      	cmp	r3, #96	@ 0x60
 800356a:	d10e      	bne.n	800358a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff fb5d 	bl	8002c42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003588:	e009      	b.n	800359e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f7ff fb48 	bl	8002c2e <HAL_I2C_ErrorCallback>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d103      	bne.n	80035c4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2200      	movs	r2, #0
 80035c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d007      	beq.n	80035e2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699a      	ldr	r2, [r3, #24]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f042 0201 	orr.w	r2, r2, #1
 80035e0:	619a      	str	r2, [r3, #24]
  }
}
 80035e2:	bf00      	nop
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b084      	sub	sp, #16
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003600:	2b00      	cmp	r3, #0
 8003602:	d003      	beq.n	800360c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003608:	2200      	movs	r2, #0
 800360a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003618:	2200      	movs	r2, #0
 800361a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f7ff ff9b 	bl	8003558 <I2C_TreatErrorCallback>
}
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b084      	sub	sp, #16
 800362e:	af00      	add	r7, sp, #0
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	603b      	str	r3, [r7, #0]
 8003636:	4613      	mov	r3, r2
 8003638:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800363a:	e03b      	b.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	6839      	ldr	r1, [r7, #0]
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 f961 	bl	8003908 <I2C_IsErrorOccurred>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e041      	b.n	80036d4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d02d      	beq.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003658:	f7fd fe30 	bl	80012bc <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d302      	bcc.n	800366e <I2C_WaitOnFlagUntilTimeout+0x44>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d122      	bne.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699a      	ldr	r2, [r3, #24]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4013      	ands	r3, r2
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	429a      	cmp	r2, r3
 800367c:	bf0c      	ite	eq
 800367e:	2301      	moveq	r3, #1
 8003680:	2300      	movne	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	429a      	cmp	r2, r3
 800368a:	d113      	bne.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003690:	f043 0220 	orr.w	r2, r3, #32
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e00f      	b.n	80036d4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699a      	ldr	r2, [r3, #24]
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d0b4      	beq.n	800363c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036e8:	e033      	b.n	8003752 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	68b9      	ldr	r1, [r7, #8]
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f90a 	bl	8003908 <I2C_IsErrorOccurred>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e031      	b.n	8003762 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d025      	beq.n	8003752 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7fd fdd9 	bl	80012bc <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d11a      	bne.n	8003752 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b02      	cmp	r3, #2
 8003728:	d013      	beq.n	8003752 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372e:	f043 0220 	orr.w	r2, r3, #32
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2220      	movs	r2, #32
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e007      	b.n	8003762 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b02      	cmp	r3, #2
 800375e:	d1c4      	bne.n	80036ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b084      	sub	sp, #16
 800376e:	af00      	add	r7, sp, #0
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003776:	e02f      	b.n	80037d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	68b9      	ldr	r1, [r7, #8]
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f8c3 	bl	8003908 <I2C_IsErrorOccurred>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e02d      	b.n	80037e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800378c:	f7fd fd96 	bl	80012bc <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	429a      	cmp	r2, r3
 800379a:	d302      	bcc.n	80037a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d11a      	bne.n	80037d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d013      	beq.n	80037d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b4:	f043 0220 	orr.w	r2, r3, #32
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e007      	b.n	80037e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	f003 0320 	and.w	r3, r3, #32
 80037e2:	2b20      	cmp	r3, #32
 80037e4:	d1c8      	bne.n	8003778 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003800:	e071      	b.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	68b9      	ldr	r1, [r7, #8]
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f87e 	bl	8003908 <I2C_IsErrorOccurred>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b20      	cmp	r3, #32
 8003822:	d13b      	bne.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003824:	7dfb      	ldrb	r3, [r7, #23]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d138      	bne.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b04      	cmp	r3, #4
 8003836:	d105      	bne.n	8003844 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003840:	2300      	movs	r3, #0
 8003842:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f003 0310 	and.w	r3, r3, #16
 800384e:	2b10      	cmp	r3, #16
 8003850:	d121      	bne.n	8003896 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2210      	movs	r2, #16
 8003858:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2204      	movs	r2, #4
 800385e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2220      	movs	r2, #32
 8003866:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6859      	ldr	r1, [r3, #4]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	4b24      	ldr	r3, [pc, #144]	@ (8003904 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003874:	400b      	ands	r3, r1
 8003876:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	75fb      	strb	r3, [r7, #23]
 8003894:	e002      	b.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800389c:	f7fd fd0e 	bl	80012bc <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d302      	bcc.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d119      	bne.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80038b2:	7dfb      	ldrb	r3, [r7, #23]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d116      	bne.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d00f      	beq.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ca:	f043 0220 	orr.w	r2, r3, #32
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d002      	beq.n	80038fa <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80038f4:	7dfb      	ldrb	r3, [r7, #23]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d083      	beq.n	8003802 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80038fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	fe00e800 	.word	0xfe00e800

08003908 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	@ 0x28
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	f003 0310 	and.w	r3, r3, #16
 8003930:	2b00      	cmp	r3, #0
 8003932:	d068      	beq.n	8003a06 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2210      	movs	r2, #16
 800393a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800393c:	e049      	b.n	80039d2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003944:	d045      	beq.n	80039d2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003946:	f7fd fcb9 	bl	80012bc <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	429a      	cmp	r2, r3
 8003954:	d302      	bcc.n	800395c <I2C_IsErrorOccurred+0x54>
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d13a      	bne.n	80039d2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003966:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800396e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800397a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800397e:	d121      	bne.n	80039c4 <I2C_IsErrorOccurred+0xbc>
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003986:	d01d      	beq.n	80039c4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003988:	7cfb      	ldrb	r3, [r7, #19]
 800398a:	2b20      	cmp	r3, #32
 800398c:	d01a      	beq.n	80039c4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800399c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800399e:	f7fd fc8d 	bl	80012bc <HAL_GetTick>
 80039a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039a4:	e00e      	b.n	80039c4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039a6:	f7fd fc89 	bl	80012bc <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b19      	cmp	r3, #25
 80039b2:	d907      	bls.n	80039c4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	f043 0320 	orr.w	r3, r3, #32
 80039ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80039c2:	e006      	b.n	80039d2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	f003 0320 	and.w	r3, r3, #32
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d1e9      	bne.n	80039a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d003      	beq.n	80039e8 <I2C_IsErrorOccurred+0xe0>
 80039e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0aa      	beq.n	800393e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d103      	bne.n	80039f8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2220      	movs	r2, #32
 80039f6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	f043 0304 	orr.w	r3, r3, #4
 80039fe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	f043 0301 	orr.w	r3, r3, #1
 8003a1e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00b      	beq.n	8003a52 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	f043 0308 	orr.w	r3, r3, #8
 8003a40:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00b      	beq.n	8003a74 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	f043 0302 	orr.w	r3, r3, #2
 8003a62:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01c      	beq.n	8003ab6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f7ff fd92 	bl	80035a6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6859      	ldr	r1, [r3, #4]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac4 <I2C_IsErrorOccurred+0x1bc>)
 8003a8e:	400b      	ands	r3, r1
 8003a90:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003ab6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3728      	adds	r7, #40	@ 0x28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	fe00e800 	.word	0xfe00e800

08003ac8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	607b      	str	r3, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	817b      	strh	r3, [r7, #10]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ada:	897b      	ldrh	r3, [r7, #10]
 8003adc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ae0:	7a7b      	ldrb	r3, [r7, #9]
 8003ae2:	041b      	lsls	r3, r3, #16
 8003ae4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ae8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003af6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	0d5b      	lsrs	r3, r3, #21
 8003b02:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003b06:	4b08      	ldr	r3, [pc, #32]	@ (8003b28 <I2C_TransferConfig+0x60>)
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	ea02 0103 	and.w	r1, r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b1a:	bf00      	nop
 8003b1c:	371c      	adds	r7, #28
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	03ff63ff 	.word	0x03ff63ff

08003b2c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003b3c:	887b      	ldrh	r3, [r7, #2]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00f      	beq.n	8003b66 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003b4c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003b5a:	2b28      	cmp	r3, #40	@ 0x28
 8003b5c:	d003      	beq.n	8003b66 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003b64:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003b66:	887b      	ldrh	r3, [r7, #2]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00f      	beq.n	8003b90 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003b76:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003b84:	2b28      	cmp	r3, #40	@ 0x28
 8003b86:	d003      	beq.n	8003b90 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003b8e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003b90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	da03      	bge.n	8003ba0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8003b9e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003ba0:	887b      	ldrh	r3, [r7, #2]
 8003ba2:	2b10      	cmp	r3, #16
 8003ba4:	d103      	bne.n	8003bae <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003bac:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003bae:	887b      	ldrh	r3, [r7, #2]
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	d103      	bne.n	8003bbc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f043 0320 	orr.w	r3, r3, #32
 8003bba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003bbc:	887b      	ldrh	r3, [r7, #2]
 8003bbe:	2b40      	cmp	r3, #64	@ 0x40
 8003bc0:	d103      	bne.n	8003bca <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6819      	ldr	r1, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	43da      	mvns	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	400a      	ands	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d138      	bne.n	8003c70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d101      	bne.n	8003c0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e032      	b.n	8003c72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2224      	movs	r2, #36	@ 0x24
 8003c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0201 	bic.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6819      	ldr	r1, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e000      	b.n	8003c72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr

08003c7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b085      	sub	sp, #20
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
 8003c86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b20      	cmp	r3, #32
 8003c92:	d139      	bne.n	8003d08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e033      	b.n	8003d0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2224      	movs	r2, #36	@ 0x24
 8003cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0201 	bic.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003cd0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	021b      	lsls	r3, r3, #8
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	e000      	b.n	8003d0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
  }
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
	...

08003d18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d1c:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	40007000 	.word	0x40007000

08003d34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d42:	d130      	bne.n	8003da6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d44:	4b23      	ldr	r3, [pc, #140]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d50:	d038      	beq.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d52:	4b20      	ldr	r3, [pc, #128]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d62:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2232      	movs	r2, #50	@ 0x32
 8003d68:	fb02 f303 	mul.w	r3, r2, r3
 8003d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ddc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d72:	0c9b      	lsrs	r3, r3, #18
 8003d74:	3301      	adds	r3, #1
 8003d76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d78:	e002      	b.n	8003d80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d80:	4b14      	ldr	r3, [pc, #80]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8c:	d102      	bne.n	8003d94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f2      	bne.n	8003d7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d94:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da0:	d110      	bne.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e00f      	b.n	8003dc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003da6:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db2:	d007      	beq.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003db4:	4b07      	ldr	r3, [pc, #28]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dbc:	4a05      	ldr	r2, [pc, #20]	@ (8003dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003dc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	40007000 	.word	0x40007000
 8003dd8:	20000000 	.word	0x20000000
 8003ddc:	431bde83 	.word	0x431bde83

08003de0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d102      	bne.n	8003df4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	f000 bc02 	b.w	80045f8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003df4:	4b96      	ldr	r3, [pc, #600]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dfe:	4b94      	ldr	r3, [pc, #592]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 80e4 	beq.w	8003fde <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d007      	beq.n	8003e2c <HAL_RCC_OscConfig+0x4c>
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	f040 808b 	bne.w	8003f3a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	f040 8087 	bne.w	8003f3a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e2c:	4b88      	ldr	r3, [pc, #544]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_OscConfig+0x64>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e3d9      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1a      	ldr	r2, [r3, #32]
 8003e48:	4b81      	ldr	r3, [pc, #516]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <HAL_RCC_OscConfig+0x7e>
 8003e54:	4b7e      	ldr	r3, [pc, #504]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e5c:	e005      	b.n	8003e6a <HAL_RCC_OscConfig+0x8a>
 8003e5e:	4b7c      	ldr	r3, [pc, #496]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e64:	091b      	lsrs	r3, r3, #4
 8003e66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d223      	bcs.n	8003eb6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 fd54 	bl	8004920 <RCC_SetFlashLatencyFromMSIRange>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e3ba      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e82:	4b73      	ldr	r3, [pc, #460]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a72      	ldr	r2, [pc, #456]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e88:	f043 0308 	orr.w	r3, r3, #8
 8003e8c:	6013      	str	r3, [r2, #0]
 8003e8e:	4b70      	ldr	r3, [pc, #448]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	496d      	ldr	r1, [pc, #436]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	021b      	lsls	r3, r3, #8
 8003eae:	4968      	ldr	r1, [pc, #416]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	604b      	str	r3, [r1, #4]
 8003eb4:	e025      	b.n	8003f02 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003eb6:	4b66      	ldr	r3, [pc, #408]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a65      	ldr	r2, [pc, #404]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ebc:	f043 0308 	orr.w	r3, r3, #8
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	4b63      	ldr	r3, [pc, #396]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	4960      	ldr	r1, [pc, #384]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	021b      	lsls	r3, r3, #8
 8003ee2:	495b      	ldr	r1, [pc, #364]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fd14 	bl	8004920 <RCC_SetFlashLatencyFromMSIRange>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e37a      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f02:	f000 fc81 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 8003f06:	4602      	mov	r2, r0
 8003f08:	4b51      	ldr	r3, [pc, #324]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	091b      	lsrs	r3, r3, #4
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	4950      	ldr	r1, [pc, #320]	@ (8004054 <HAL_RCC_OscConfig+0x274>)
 8003f14:	5ccb      	ldrb	r3, [r1, r3]
 8003f16:	f003 031f 	and.w	r3, r3, #31
 8003f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f1e:	4a4e      	ldr	r2, [pc, #312]	@ (8004058 <HAL_RCC_OscConfig+0x278>)
 8003f20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f22:	4b4e      	ldr	r3, [pc, #312]	@ (800405c <HAL_RCC_OscConfig+0x27c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fd f978 	bl	800121c <HAL_InitTick>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d052      	beq.n	8003fdc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
 8003f38:	e35e      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d032      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f42:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a42      	ldr	r2, [pc, #264]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f4e:	f7fd f9b5 	bl	80012bc <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f54:	e008      	b.n	8003f68 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f56:	f7fd f9b1 	bl	80012bc <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e347      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f68:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d0f0      	beq.n	8003f56 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f74:	4b36      	ldr	r3, [pc, #216]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a35      	ldr	r2, [pc, #212]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f7a:	f043 0308 	orr.w	r3, r3, #8
 8003f7e:	6013      	str	r3, [r2, #0]
 8003f80:	4b33      	ldr	r3, [pc, #204]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	4930      	ldr	r1, [pc, #192]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f92:	4b2f      	ldr	r3, [pc, #188]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	492b      	ldr	r1, [pc, #172]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	604b      	str	r3, [r1, #4]
 8003fa6:	e01a      	b.n	8003fde <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fa8:	4b29      	ldr	r3, [pc, #164]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a28      	ldr	r2, [pc, #160]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003fae:	f023 0301 	bic.w	r3, r3, #1
 8003fb2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fb4:	f7fd f982 	bl	80012bc <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fbc:	f7fd f97e 	bl	80012bc <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e314      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fce:	4b20      	ldr	r3, [pc, #128]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f0      	bne.n	8003fbc <HAL_RCC_OscConfig+0x1dc>
 8003fda:	e000      	b.n	8003fde <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fdc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d073      	beq.n	80040d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d005      	beq.n	8003ffc <HAL_RCC_OscConfig+0x21c>
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	2b0c      	cmp	r3, #12
 8003ff4:	d10e      	bne.n	8004014 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d10b      	bne.n	8004014 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ffc:	4b14      	ldr	r3, [pc, #80]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d063      	beq.n	80040d0 <HAL_RCC_OscConfig+0x2f0>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d15f      	bne.n	80040d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e2f1      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401c:	d106      	bne.n	800402c <HAL_RCC_OscConfig+0x24c>
 800401e:	4b0c      	ldr	r3, [pc, #48]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a0b      	ldr	r2, [pc, #44]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8004024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e025      	b.n	8004078 <HAL_RCC_OscConfig+0x298>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004034:	d114      	bne.n	8004060 <HAL_RCC_OscConfig+0x280>
 8004036:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a05      	ldr	r2, [pc, #20]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 800403c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004040:	6013      	str	r3, [r2, #0]
 8004042:	4b03      	ldr	r3, [pc, #12]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a02      	ldr	r2, [pc, #8]	@ (8004050 <HAL_RCC_OscConfig+0x270>)
 8004048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	e013      	b.n	8004078 <HAL_RCC_OscConfig+0x298>
 8004050:	40021000 	.word	0x40021000
 8004054:	080051e8 	.word	0x080051e8
 8004058:	20000000 	.word	0x20000000
 800405c:	20000004 	.word	0x20000004
 8004060:	4ba0      	ldr	r3, [pc, #640]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a9f      	ldr	r2, [pc, #636]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	4b9d      	ldr	r3, [pc, #628]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a9c      	ldr	r2, [pc, #624]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d013      	beq.n	80040a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fd f91c 	bl	80012bc <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004088:	f7fd f918 	bl	80012bc <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b64      	cmp	r3, #100	@ 0x64
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e2ae      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800409a:	4b92      	ldr	r3, [pc, #584]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0f0      	beq.n	8004088 <HAL_RCC_OscConfig+0x2a8>
 80040a6:	e014      	b.n	80040d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fd f908 	bl	80012bc <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b0:	f7fd f904 	bl	80012bc <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b64      	cmp	r3, #100	@ 0x64
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e29a      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040c2:	4b88      	ldr	r3, [pc, #544]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1f0      	bne.n	80040b0 <HAL_RCC_OscConfig+0x2d0>
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d060      	beq.n	80041a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b04      	cmp	r3, #4
 80040e2:	d005      	beq.n	80040f0 <HAL_RCC_OscConfig+0x310>
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2b0c      	cmp	r3, #12
 80040e8:	d119      	bne.n	800411e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d116      	bne.n	800411e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040f0:	4b7c      	ldr	r3, [pc, #496]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_RCC_OscConfig+0x328>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e277      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004108:	4b76      	ldr	r3, [pc, #472]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	061b      	lsls	r3, r3, #24
 8004116:	4973      	ldr	r1, [pc, #460]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004118:	4313      	orrs	r3, r2
 800411a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800411c:	e040      	b.n	80041a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d023      	beq.n	800416e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004126:	4b6f      	ldr	r3, [pc, #444]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a6e      	ldr	r2, [pc, #440]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800412c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004132:	f7fd f8c3 	bl	80012bc <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800413a:	f7fd f8bf 	bl	80012bc <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e255      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800414c:	4b65      	ldr	r3, [pc, #404]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004154:	2b00      	cmp	r3, #0
 8004156:	d0f0      	beq.n	800413a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004158:	4b62      	ldr	r3, [pc, #392]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	061b      	lsls	r3, r3, #24
 8004166:	495f      	ldr	r1, [pc, #380]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004168:	4313      	orrs	r3, r2
 800416a:	604b      	str	r3, [r1, #4]
 800416c:	e018      	b.n	80041a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800416e:	4b5d      	ldr	r3, [pc, #372]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a5c      	ldr	r2, [pc, #368]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417a:	f7fd f89f 	bl	80012bc <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004182:	f7fd f89b 	bl	80012bc <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e231      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004194:	4b53      	ldr	r3, [pc, #332]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f0      	bne.n	8004182 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d03c      	beq.n	8004226 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01c      	beq.n	80041ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041b4:	4b4b      	ldr	r3, [pc, #300]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80041b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ba:	4a4a      	ldr	r2, [pc, #296]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041c4:	f7fd f87a 	bl	80012bc <HAL_GetTick>
 80041c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041cc:	f7fd f876 	bl	80012bc <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e20c      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041de:	4b41      	ldr	r3, [pc, #260]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80041e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0ef      	beq.n	80041cc <HAL_RCC_OscConfig+0x3ec>
 80041ec:	e01b      	b.n	8004226 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ee:	4b3d      	ldr	r3, [pc, #244]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80041f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041f4:	4a3b      	ldr	r2, [pc, #236]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80041f6:	f023 0301 	bic.w	r3, r3, #1
 80041fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041fe:	f7fd f85d 	bl	80012bc <HAL_GetTick>
 8004202:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004204:	e008      	b.n	8004218 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004206:	f7fd f859 	bl	80012bc <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d901      	bls.n	8004218 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e1ef      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004218:	4b32      	ldr	r3, [pc, #200]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800421a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ef      	bne.n	8004206 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0304 	and.w	r3, r3, #4
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 80a6 	beq.w	8004380 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004234:	2300      	movs	r3, #0
 8004236:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004238:	4b2a      	ldr	r3, [pc, #168]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10d      	bne.n	8004260 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004244:	4b27      	ldr	r3, [pc, #156]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	4a26      	ldr	r2, [pc, #152]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 800424a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800424e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004250:	4b24      	ldr	r3, [pc, #144]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 8004252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800425c:	2301      	movs	r3, #1
 800425e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004260:	4b21      	ldr	r3, [pc, #132]	@ (80042e8 <HAL_RCC_OscConfig+0x508>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004268:	2b00      	cmp	r3, #0
 800426a:	d118      	bne.n	800429e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800426c:	4b1e      	ldr	r3, [pc, #120]	@ (80042e8 <HAL_RCC_OscConfig+0x508>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a1d      	ldr	r2, [pc, #116]	@ (80042e8 <HAL_RCC_OscConfig+0x508>)
 8004272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004276:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004278:	f7fd f820 	bl	80012bc <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004280:	f7fd f81c 	bl	80012bc <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e1b2      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004292:	4b15      	ldr	r3, [pc, #84]	@ (80042e8 <HAL_RCC_OscConfig+0x508>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0f0      	beq.n	8004280 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d108      	bne.n	80042b8 <HAL_RCC_OscConfig+0x4d8>
 80042a6:	4b0f      	ldr	r3, [pc, #60]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	4a0d      	ldr	r2, [pc, #52]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042ae:	f043 0301 	orr.w	r3, r3, #1
 80042b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042b6:	e029      	b.n	800430c <HAL_RCC_OscConfig+0x52c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b05      	cmp	r3, #5
 80042be:	d115      	bne.n	80042ec <HAL_RCC_OscConfig+0x50c>
 80042c0:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c6:	4a07      	ldr	r2, [pc, #28]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042c8:	f043 0304 	orr.w	r3, r3, #4
 80042cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042d0:	4b04      	ldr	r3, [pc, #16]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d6:	4a03      	ldr	r2, [pc, #12]	@ (80042e4 <HAL_RCC_OscConfig+0x504>)
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042e0:	e014      	b.n	800430c <HAL_RCC_OscConfig+0x52c>
 80042e2:	bf00      	nop
 80042e4:	40021000 	.word	0x40021000
 80042e8:	40007000 	.word	0x40007000
 80042ec:	4b9a      	ldr	r3, [pc, #616]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80042ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f2:	4a99      	ldr	r2, [pc, #612]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80042f4:	f023 0301 	bic.w	r3, r3, #1
 80042f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042fc:	4b96      	ldr	r3, [pc, #600]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004302:	4a95      	ldr	r2, [pc, #596]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004304:	f023 0304 	bic.w	r3, r3, #4
 8004308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d016      	beq.n	8004342 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004314:	f7fc ffd2 	bl	80012bc <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800431a:	e00a      	b.n	8004332 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800431c:	f7fc ffce 	bl	80012bc <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432a:	4293      	cmp	r3, r2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e162      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004332:	4b89      	ldr	r3, [pc, #548]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0ed      	beq.n	800431c <HAL_RCC_OscConfig+0x53c>
 8004340:	e015      	b.n	800436e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004342:	f7fc ffbb 	bl	80012bc <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004348:	e00a      	b.n	8004360 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434a:	f7fc ffb7 	bl	80012bc <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004358:	4293      	cmp	r3, r2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e14b      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004360:	4b7d      	ldr	r3, [pc, #500]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1ed      	bne.n	800434a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800436e:	7ffb      	ldrb	r3, [r7, #31]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d105      	bne.n	8004380 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004374:	4b78      	ldr	r3, [pc, #480]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004378:	4a77      	ldr	r2, [pc, #476]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 800437a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800437e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b00      	cmp	r3, #0
 800438a:	d03c      	beq.n	8004406 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	2b00      	cmp	r3, #0
 8004392:	d01c      	beq.n	80043ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004394:	4b70      	ldr	r3, [pc, #448]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004396:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800439a:	4a6f      	ldr	r2, [pc, #444]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fc ff8a 	bl	80012bc <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043ac:	f7fc ff86 	bl	80012bc <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e11c      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043be:	4b66      	ldr	r3, [pc, #408]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80043c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d0ef      	beq.n	80043ac <HAL_RCC_OscConfig+0x5cc>
 80043cc:	e01b      	b.n	8004406 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043ce:	4b62      	ldr	r3, [pc, #392]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80043d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043d4:	4a60      	ldr	r2, [pc, #384]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80043d6:	f023 0301 	bic.w	r3, r3, #1
 80043da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043de:	f7fc ff6d 	bl	80012bc <HAL_GetTick>
 80043e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043e4:	e008      	b.n	80043f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043e6:	f7fc ff69 	bl	80012bc <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e0ff      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043f8:	4b57      	ldr	r3, [pc, #348]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80043fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1ef      	bne.n	80043e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 80f3 	beq.w	80045f6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004414:	2b02      	cmp	r3, #2
 8004416:	f040 80c9 	bne.w	80045ac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800441a:	4b4f      	ldr	r3, [pc, #316]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f003 0203 	and.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	429a      	cmp	r2, r3
 800442c:	d12c      	bne.n	8004488 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	3b01      	subs	r3, #1
 800443a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800443c:	429a      	cmp	r2, r3
 800443e:	d123      	bne.n	8004488 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d11b      	bne.n	8004488 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800445c:	429a      	cmp	r2, r3
 800445e:	d113      	bne.n	8004488 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446a:	085b      	lsrs	r3, r3, #1
 800446c:	3b01      	subs	r3, #1
 800446e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d109      	bne.n	8004488 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	085b      	lsrs	r3, r3, #1
 8004480:	3b01      	subs	r3, #1
 8004482:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004484:	429a      	cmp	r2, r3
 8004486:	d06b      	beq.n	8004560 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	2b0c      	cmp	r3, #12
 800448c:	d062      	beq.n	8004554 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800448e:	4b32      	ldr	r3, [pc, #200]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e0ac      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800449e:	4b2e      	ldr	r3, [pc, #184]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a2d      	ldr	r2, [pc, #180]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80044a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044aa:	f7fc ff07 	bl	80012bc <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b2:	f7fc ff03 	bl	80012bc <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e099      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044c4:	4b24      	ldr	r3, [pc, #144]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1f0      	bne.n	80044b2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044d0:	4b21      	ldr	r3, [pc, #132]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 80044d2:	68da      	ldr	r2, [r3, #12]
 80044d4:	4b21      	ldr	r3, [pc, #132]	@ (800455c <HAL_RCC_OscConfig+0x77c>)
 80044d6:	4013      	ands	r3, r2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044e0:	3a01      	subs	r2, #1
 80044e2:	0112      	lsls	r2, r2, #4
 80044e4:	4311      	orrs	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044ea:	0212      	lsls	r2, r2, #8
 80044ec:	4311      	orrs	r1, r2
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044f2:	0852      	lsrs	r2, r2, #1
 80044f4:	3a01      	subs	r2, #1
 80044f6:	0552      	lsls	r2, r2, #21
 80044f8:	4311      	orrs	r1, r2
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80044fe:	0852      	lsrs	r2, r2, #1
 8004500:	3a01      	subs	r2, #1
 8004502:	0652      	lsls	r2, r2, #25
 8004504:	4311      	orrs	r1, r2
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800450a:	06d2      	lsls	r2, r2, #27
 800450c:	430a      	orrs	r2, r1
 800450e:	4912      	ldr	r1, [pc, #72]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004510:	4313      	orrs	r3, r2
 8004512:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004514:	4b10      	ldr	r3, [pc, #64]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a0f      	ldr	r2, [pc, #60]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 800451a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800451e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004520:	4b0d      	ldr	r3, [pc, #52]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4a0c      	ldr	r2, [pc, #48]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004526:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800452a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800452c:	f7fc fec6 	bl	80012bc <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004534:	f7fc fec2 	bl	80012bc <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e058      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004546:	4b04      	ldr	r3, [pc, #16]	@ (8004558 <HAL_RCC_OscConfig+0x778>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0f0      	beq.n	8004534 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004552:	e050      	b.n	80045f6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e04f      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
 8004558:	40021000 	.word	0x40021000
 800455c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004560:	4b27      	ldr	r3, [pc, #156]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d144      	bne.n	80045f6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800456c:	4b24      	ldr	r3, [pc, #144]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a23      	ldr	r2, [pc, #140]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 8004572:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004576:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004578:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	4a20      	ldr	r2, [pc, #128]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 800457e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004582:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004584:	f7fc fe9a 	bl	80012bc <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458c:	f7fc fe96 	bl	80012bc <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e02c      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800459e:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d0f0      	beq.n	800458c <HAL_RCC_OscConfig+0x7ac>
 80045aa:	e024      	b.n	80045f6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	2b0c      	cmp	r3, #12
 80045b0:	d01f      	beq.n	80045f2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b2:	4b13      	ldr	r3, [pc, #76]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a12      	ldr	r2, [pc, #72]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045be:	f7fc fe7d 	bl	80012bc <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c6:	f7fc fe79 	bl	80012bc <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e00f      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045d8:	4b09      	ldr	r3, [pc, #36]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1f0      	bne.n	80045c6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80045e4:	4b06      	ldr	r3, [pc, #24]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	4905      	ldr	r1, [pc, #20]	@ (8004600 <HAL_RCC_OscConfig+0x820>)
 80045ea:	4b06      	ldr	r3, [pc, #24]	@ (8004604 <HAL_RCC_OscConfig+0x824>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	60cb      	str	r3, [r1, #12]
 80045f0:	e001      	b.n	80045f6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3720      	adds	r7, #32
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	feeefffc 	.word	0xfeeefffc

08004608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e0e7      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800461c:	4b75      	ldr	r3, [pc, #468]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d910      	bls.n	800464c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800462a:	4b72      	ldr	r3, [pc, #456]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f023 0207 	bic.w	r2, r3, #7
 8004632:	4970      	ldr	r1, [pc, #448]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	4313      	orrs	r3, r2
 8004638:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800463a:	4b6e      	ldr	r3, [pc, #440]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d001      	beq.n	800464c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0cf      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d010      	beq.n	800467a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	4b66      	ldr	r3, [pc, #408]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004664:	429a      	cmp	r2, r3
 8004666:	d908      	bls.n	800467a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004668:	4b63      	ldr	r3, [pc, #396]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	4960      	ldr	r1, [pc, #384]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d04c      	beq.n	8004720 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b03      	cmp	r3, #3
 800468c:	d107      	bne.n	800469e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800468e:	4b5a      	ldr	r3, [pc, #360]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d121      	bne.n	80046de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e0a6      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d107      	bne.n	80046b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046a6:	4b54      	ldr	r3, [pc, #336]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d115      	bne.n	80046de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e09a      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d107      	bne.n	80046ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046be:	4b4e      	ldr	r3, [pc, #312]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d109      	bne.n	80046de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e08e      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046ce:	4b4a      	ldr	r3, [pc, #296]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e086      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046de:	4b46      	ldr	r3, [pc, #280]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f023 0203 	bic.w	r2, r3, #3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	4943      	ldr	r1, [pc, #268]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046f0:	f7fc fde4 	bl	80012bc <HAL_GetTick>
 80046f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f6:	e00a      	b.n	800470e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046f8:	f7fc fde0 	bl	80012bc <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004706:	4293      	cmp	r3, r2
 8004708:	d901      	bls.n	800470e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e06e      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800470e:	4b3a      	ldr	r3, [pc, #232]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 020c 	and.w	r2, r3, #12
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	429a      	cmp	r2, r3
 800471e:	d1eb      	bne.n	80046f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d010      	beq.n	800474e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	4b31      	ldr	r3, [pc, #196]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004738:	429a      	cmp	r2, r3
 800473a:	d208      	bcs.n	800474e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800473c:	4b2e      	ldr	r3, [pc, #184]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	492b      	ldr	r1, [pc, #172]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 800474a:	4313      	orrs	r3, r2
 800474c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800474e:	4b29      	ldr	r3, [pc, #164]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0307 	and.w	r3, r3, #7
 8004756:	683a      	ldr	r2, [r7, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d210      	bcs.n	800477e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475c:	4b25      	ldr	r3, [pc, #148]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f023 0207 	bic.w	r2, r3, #7
 8004764:	4923      	ldr	r1, [pc, #140]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	4313      	orrs	r3, r2
 800476a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800476c:	4b21      	ldr	r3, [pc, #132]	@ (80047f4 <HAL_RCC_ClockConfig+0x1ec>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d001      	beq.n	800477e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e036      	b.n	80047ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0304 	and.w	r3, r3, #4
 8004786:	2b00      	cmp	r3, #0
 8004788:	d008      	beq.n	800479c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800478a:	4b1b      	ldr	r3, [pc, #108]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	4918      	ldr	r1, [pc, #96]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 8004798:	4313      	orrs	r3, r2
 800479a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0308 	and.w	r3, r3, #8
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d009      	beq.n	80047bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a8:	4b13      	ldr	r3, [pc, #76]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	00db      	lsls	r3, r3, #3
 80047b6:	4910      	ldr	r1, [pc, #64]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047bc:	f000 f824 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b0d      	ldr	r3, [pc, #52]	@ (80047f8 <HAL_RCC_ClockConfig+0x1f0>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	091b      	lsrs	r3, r3, #4
 80047c8:	f003 030f 	and.w	r3, r3, #15
 80047cc:	490b      	ldr	r1, [pc, #44]	@ (80047fc <HAL_RCC_ClockConfig+0x1f4>)
 80047ce:	5ccb      	ldrb	r3, [r1, r3]
 80047d0:	f003 031f 	and.w	r3, r3, #31
 80047d4:	fa22 f303 	lsr.w	r3, r2, r3
 80047d8:	4a09      	ldr	r2, [pc, #36]	@ (8004800 <HAL_RCC_ClockConfig+0x1f8>)
 80047da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047dc:	4b09      	ldr	r3, [pc, #36]	@ (8004804 <HAL_RCC_ClockConfig+0x1fc>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fc fd1b 	bl	800121c <HAL_InitTick>
 80047e6:	4603      	mov	r3, r0
 80047e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80047ea:	7afb      	ldrb	r3, [r7, #11]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40022000 	.word	0x40022000
 80047f8:	40021000 	.word	0x40021000
 80047fc:	080051e8 	.word	0x080051e8
 8004800:	20000000 	.word	0x20000000
 8004804:	20000004 	.word	0x20000004

08004808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004808:	b480      	push	{r7}
 800480a:	b089      	sub	sp, #36	@ 0x24
 800480c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	61fb      	str	r3, [r7, #28]
 8004812:	2300      	movs	r3, #0
 8004814:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004816:	4b3e      	ldr	r3, [pc, #248]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004820:	4b3b      	ldr	r3, [pc, #236]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f003 0303 	and.w	r3, r3, #3
 8004828:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <HAL_RCC_GetSysClockFreq+0x34>
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	2b0c      	cmp	r3, #12
 8004834:	d121      	bne.n	800487a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d11e      	bne.n	800487a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800483c:	4b34      	ldr	r3, [pc, #208]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d107      	bne.n	8004858 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004848:	4b31      	ldr	r3, [pc, #196]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 800484a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800484e:	0a1b      	lsrs	r3, r3, #8
 8004850:	f003 030f 	and.w	r3, r3, #15
 8004854:	61fb      	str	r3, [r7, #28]
 8004856:	e005      	b.n	8004864 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004858:	4b2d      	ldr	r3, [pc, #180]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	091b      	lsrs	r3, r3, #4
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004864:	4a2b      	ldr	r2, [pc, #172]	@ (8004914 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10d      	bne.n	8004890 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004878:	e00a      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	2b04      	cmp	r3, #4
 800487e:	d102      	bne.n	8004886 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004880:	4b25      	ldr	r3, [pc, #148]	@ (8004918 <HAL_RCC_GetSysClockFreq+0x110>)
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	e004      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	2b08      	cmp	r3, #8
 800488a:	d101      	bne.n	8004890 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800488c:	4b23      	ldr	r3, [pc, #140]	@ (800491c <HAL_RCC_GetSysClockFreq+0x114>)
 800488e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	2b0c      	cmp	r3, #12
 8004894:	d134      	bne.n	8004900 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004896:	4b1e      	ldr	r3, [pc, #120]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f003 0303 	and.w	r3, r3, #3
 800489e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d003      	beq.n	80048ae <HAL_RCC_GetSysClockFreq+0xa6>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d003      	beq.n	80048b4 <HAL_RCC_GetSysClockFreq+0xac>
 80048ac:	e005      	b.n	80048ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80048ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004918 <HAL_RCC_GetSysClockFreq+0x110>)
 80048b0:	617b      	str	r3, [r7, #20]
      break;
 80048b2:	e005      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80048b4:	4b19      	ldr	r3, [pc, #100]	@ (800491c <HAL_RCC_GetSysClockFreq+0x114>)
 80048b6:	617b      	str	r3, [r7, #20]
      break;
 80048b8:	e002      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	617b      	str	r3, [r7, #20]
      break;
 80048be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048c0:	4b13      	ldr	r3, [pc, #76]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	091b      	lsrs	r3, r3, #4
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	3301      	adds	r3, #1
 80048cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048ce:	4b10      	ldr	r3, [pc, #64]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	0a1b      	lsrs	r3, r3, #8
 80048d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	fb03 f202 	mul.w	r2, r3, r2
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x108>)
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	0e5b      	lsrs	r3, r3, #25
 80048ec:	f003 0303 	and.w	r3, r3, #3
 80048f0:	3301      	adds	r3, #1
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004900:	69bb      	ldr	r3, [r7, #24]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3724      	adds	r7, #36	@ 0x24
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40021000 	.word	0x40021000
 8004914:	080051f8 	.word	0x080051f8
 8004918:	00f42400 	.word	0x00f42400
 800491c:	007a1200 	.word	0x007a1200

08004920 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004928:	2300      	movs	r3, #0
 800492a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800492c:	4b2a      	ldr	r3, [pc, #168]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800492e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004938:	f7ff f9ee 	bl	8003d18 <HAL_PWREx_GetVoltageRange>
 800493c:	6178      	str	r0, [r7, #20]
 800493e:	e014      	b.n	800496a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004940:	4b25      	ldr	r3, [pc, #148]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004944:	4a24      	ldr	r2, [pc, #144]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800494a:	6593      	str	r3, [r2, #88]	@ 0x58
 800494c:	4b22      	ldr	r3, [pc, #136]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800494e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004958:	f7ff f9de 	bl	8003d18 <HAL_PWREx_GetVoltageRange>
 800495c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800495e:	4b1e      	ldr	r3, [pc, #120]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004962:	4a1d      	ldr	r2, [pc, #116]	@ (80049d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004968:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004970:	d10b      	bne.n	800498a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b80      	cmp	r3, #128	@ 0x80
 8004976:	d919      	bls.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2ba0      	cmp	r3, #160	@ 0xa0
 800497c:	d902      	bls.n	8004984 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800497e:	2302      	movs	r3, #2
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	e013      	b.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004984:	2301      	movs	r3, #1
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	e010      	b.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b80      	cmp	r3, #128	@ 0x80
 800498e:	d902      	bls.n	8004996 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004990:	2303      	movs	r3, #3
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	e00a      	b.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b80      	cmp	r3, #128	@ 0x80
 800499a:	d102      	bne.n	80049a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800499c:	2302      	movs	r3, #2
 800499e:	613b      	str	r3, [r7, #16]
 80049a0:	e004      	b.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b70      	cmp	r3, #112	@ 0x70
 80049a6:	d101      	bne.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049a8:	2301      	movs	r3, #1
 80049aa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049ac:	4b0b      	ldr	r3, [pc, #44]	@ (80049dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f023 0207 	bic.w	r2, r3, #7
 80049b4:	4909      	ldr	r1, [pc, #36]	@ (80049dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049bc:	4b07      	ldr	r3, [pc, #28]	@ (80049dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d001      	beq.n	80049ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3718      	adds	r7, #24
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40022000 	.word	0x40022000

080049e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049e8:	2300      	movs	r3, #0
 80049ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049ec:	2300      	movs	r3, #0
 80049ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d031      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a00:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a04:	d01a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004a06:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a0a:	d814      	bhi.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d009      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004a10:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a14:	d10f      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004a16:	4b5d      	ldr	r3, [pc, #372]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a20:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a22:	e00c      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3304      	adds	r3, #4
 8004a28:	2100      	movs	r1, #0
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 fa22 	bl	8004e74 <RCCEx_PLLSAI1_Config>
 8004a30:	4603      	mov	r3, r0
 8004a32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a34:	e003      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	74fb      	strb	r3, [r7, #19]
      break;
 8004a3a:	e000      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004a3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a3e:	7cfb      	ldrb	r3, [r7, #19]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a44:	4b51      	ldr	r3, [pc, #324]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	494e      	ldr	r1, [pc, #312]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004a5a:	e001      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a5c:	7cfb      	ldrb	r3, [r7, #19]
 8004a5e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 809e 	beq.w	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a72:	4b46      	ldr	r3, [pc, #280]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004a82:	2300      	movs	r3, #0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00d      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a88:	4b40      	ldr	r3, [pc, #256]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a8c:	4a3f      	ldr	r2, [pc, #252]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a92:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a94:	4b3d      	ldr	r3, [pc, #244]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a9c:	60bb      	str	r3, [r7, #8]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a39      	ldr	r2, [pc, #228]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ab0:	f7fc fc04 	bl	80012bc <HAL_GetTick>
 8004ab4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ab6:	e009      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab8:	f7fc fc00 	bl	80012bc <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d902      	bls.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	74fb      	strb	r3, [r7, #19]
        break;
 8004aca:	e005      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004acc:	4b30      	ldr	r3, [pc, #192]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0ef      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004ad8:	7cfb      	ldrb	r3, [r7, #19]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d15a      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ade:	4b2b      	ldr	r3, [pc, #172]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ae8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01e      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d019      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004afa:	4b24      	ldr	r3, [pc, #144]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b04:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b06:	4b21      	ldr	r3, [pc, #132]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b16:	4b1d      	ldr	r3, [pc, #116]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b26:	4a19      	ldr	r2, [pc, #100]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d016      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b38:	f7fc fbc0 	bl	80012bc <HAL_GetTick>
 8004b3c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b3e:	e00b      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b40:	f7fc fbbc 	bl	80012bc <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d902      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	74fb      	strb	r3, [r7, #19]
            break;
 8004b56:	e006      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b58:	4b0c      	ldr	r3, [pc, #48]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0ec      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004b66:	7cfb      	ldrb	r3, [r7, #19]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10b      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b6c:	4b07      	ldr	r3, [pc, #28]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b72:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b7a:	4904      	ldr	r1, [pc, #16]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b82:	e009      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b84:	7cfb      	ldrb	r3, [r7, #19]
 8004b86:	74bb      	strb	r3, [r7, #18]
 8004b88:	e006      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b94:	7cfb      	ldrb	r3, [r7, #19]
 8004b96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b98:	7c7b      	ldrb	r3, [r7, #17]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d105      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b9e:	4b8d      	ldr	r3, [pc, #564]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba2:	4a8c      	ldr	r2, [pc, #560]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00a      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bb6:	4b87      	ldr	r3, [pc, #540]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbc:	f023 0203 	bic.w	r2, r3, #3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	4983      	ldr	r1, [pc, #524]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00a      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bd8:	4b7e      	ldr	r3, [pc, #504]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bde:	f023 020c 	bic.w	r2, r3, #12
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be6:	497b      	ldr	r1, [pc, #492]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bfa:	4b76      	ldr	r3, [pc, #472]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c08:	4972      	ldr	r1, [pc, #456]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0320 	and.w	r3, r3, #32
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00a      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c1c:	4b6d      	ldr	r3, [pc, #436]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2a:	496a      	ldr	r1, [pc, #424]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00a      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c3e:	4b65      	ldr	r3, [pc, #404]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c4c:	4961      	ldr	r1, [pc, #388]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00a      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c60:	4b5c      	ldr	r3, [pc, #368]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	4959      	ldr	r1, [pc, #356]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c82:	4b54      	ldr	r3, [pc, #336]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	4950      	ldr	r1, [pc, #320]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ca4:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004caa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb2:	4948      	ldr	r1, [pc, #288]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00a      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cc6:	4b43      	ldr	r3, [pc, #268]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ccc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd4:	493f      	ldr	r1, [pc, #252]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d028      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cf6:	4937      	ldr	r1, [pc, #220]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d06:	d106      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d08:	4b32      	ldr	r3, [pc, #200]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	4a31      	ldr	r2, [pc, #196]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d12:	60d3      	str	r3, [r2, #12]
 8004d14:	e011      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d1e:	d10c      	bne.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3304      	adds	r3, #4
 8004d24:	2101      	movs	r1, #1
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 f8a4 	bl	8004e74 <RCCEx_PLLSAI1_Config>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d30:	7cfb      	ldrb	r3, [r7, #19]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004d36:	7cfb      	ldrb	r3, [r7, #19]
 8004d38:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d028      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d46:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d54:	491f      	ldr	r1, [pc, #124]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d64:	d106      	bne.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d66:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d70:	60d3      	str	r3, [r2, #12]
 8004d72:	e011      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d7c:	d10c      	bne.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	3304      	adds	r3, #4
 8004d82:	2101      	movs	r1, #1
 8004d84:	4618      	mov	r0, r3
 8004d86:	f000 f875 	bl	8004e74 <RCCEx_PLLSAI1_Config>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d8e:	7cfb      	ldrb	r3, [r7, #19]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02b      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004da4:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004daa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db2:	4908      	ldr	r1, [pc, #32]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc2:	d109      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc4:	4b03      	ldr	r3, [pc, #12]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	4a02      	ldr	r2, [pc, #8]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004dca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dce:	60d3      	str	r3, [r2, #12]
 8004dd0:	e014      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004dd2:	bf00      	nop
 8004dd4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ddc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004de0:	d10c      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	3304      	adds	r3, #4
 8004de6:	2101      	movs	r1, #1
 8004de8:	4618      	mov	r0, r3
 8004dea:	f000 f843 	bl	8004e74 <RCCEx_PLLSAI1_Config>
 8004dee:	4603      	mov	r3, r0
 8004df0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004df2:	7cfb      	ldrb	r3, [r7, #19]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004df8:	7cfb      	ldrb	r3, [r7, #19]
 8004dfa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01c      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e08:	4b19      	ldr	r3, [pc, #100]	@ (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e0e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e16:	4916      	ldr	r1, [pc, #88]	@ (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e26:	d10c      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 f820 	bl	8004e74 <RCCEx_PLLSAI1_Config>
 8004e34:	4603      	mov	r3, r0
 8004e36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e38:	7cfb      	ldrb	r3, [r7, #19]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004e3e:	7cfb      	ldrb	r3, [r7, #19]
 8004e40:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e4e:	4b08      	ldr	r3, [pc, #32]	@ (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e54:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5c:	4904      	ldr	r1, [pc, #16]	@ (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e64:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3718      	adds	r7, #24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	40021000 	.word	0x40021000

08004e74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e82:	4b74      	ldr	r3, [pc, #464]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f003 0303 	and.w	r3, r3, #3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d018      	beq.n	8004ec0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004e8e:	4b71      	ldr	r3, [pc, #452]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f003 0203 	and.w	r2, r3, #3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d10d      	bne.n	8004eba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
       ||
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d009      	beq.n	8004eba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ea6:	4b6b      	ldr	r3, [pc, #428]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	091b      	lsrs	r3, r3, #4
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	1c5a      	adds	r2, r3, #1
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
       ||
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d047      	beq.n	8004f4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	73fb      	strb	r3, [r7, #15]
 8004ebe:	e044      	b.n	8004f4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b03      	cmp	r3, #3
 8004ec6:	d018      	beq.n	8004efa <RCCEx_PLLSAI1_Config+0x86>
 8004ec8:	2b03      	cmp	r3, #3
 8004eca:	d825      	bhi.n	8004f18 <RCCEx_PLLSAI1_Config+0xa4>
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d002      	beq.n	8004ed6 <RCCEx_PLLSAI1_Config+0x62>
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d009      	beq.n	8004ee8 <RCCEx_PLLSAI1_Config+0x74>
 8004ed4:	e020      	b.n	8004f18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ed6:	4b5f      	ldr	r3, [pc, #380]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d11d      	bne.n	8004f1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee6:	e01a      	b.n	8004f1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ee8:	4b5a      	ldr	r3, [pc, #360]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d116      	bne.n	8004f22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ef8:	e013      	b.n	8004f22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004efa:	4b56      	ldr	r3, [pc, #344]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10f      	bne.n	8004f26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f06:	4b53      	ldr	r3, [pc, #332]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d109      	bne.n	8004f26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f16:	e006      	b.n	8004f26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f1c:	e004      	b.n	8004f28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f1e:	bf00      	nop
 8004f20:	e002      	b.n	8004f28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f22:	bf00      	nop
 8004f24:	e000      	b.n	8004f28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004f26:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10d      	bne.n	8004f4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f2e:	4b49      	ldr	r3, [pc, #292]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6819      	ldr	r1, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	011b      	lsls	r3, r3, #4
 8004f42:	430b      	orrs	r3, r1
 8004f44:	4943      	ldr	r1, [pc, #268]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d17c      	bne.n	800504a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f50:	4b40      	ldr	r3, [pc, #256]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a3f      	ldr	r2, [pc, #252]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f5c:	f7fc f9ae 	bl	80012bc <HAL_GetTick>
 8004f60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f62:	e009      	b.n	8004f78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f64:	f7fc f9aa 	bl	80012bc <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d902      	bls.n	8004f78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	73fb      	strb	r3, [r7, #15]
        break;
 8004f76:	e005      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f78:	4b36      	ldr	r3, [pc, #216]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1ef      	bne.n	8004f64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d15f      	bne.n	800504a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d110      	bne.n	8004fb2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f90:	4b30      	ldr	r3, [pc, #192]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004f98:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6892      	ldr	r2, [r2, #8]
 8004fa0:	0211      	lsls	r1, r2, #8
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	68d2      	ldr	r2, [r2, #12]
 8004fa6:	06d2      	lsls	r2, r2, #27
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	492a      	ldr	r1, [pc, #168]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	610b      	str	r3, [r1, #16]
 8004fb0:	e027      	b.n	8005002 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d112      	bne.n	8004fde <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fb8:	4b26      	ldr	r3, [pc, #152]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004fc0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6892      	ldr	r2, [r2, #8]
 8004fc8:	0211      	lsls	r1, r2, #8
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6912      	ldr	r2, [r2, #16]
 8004fce:	0852      	lsrs	r2, r2, #1
 8004fd0:	3a01      	subs	r2, #1
 8004fd2:	0552      	lsls	r2, r2, #21
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	491f      	ldr	r1, [pc, #124]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	610b      	str	r3, [r1, #16]
 8004fdc:	e011      	b.n	8005002 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fde:	4b1d      	ldr	r3, [pc, #116]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fe6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6892      	ldr	r2, [r2, #8]
 8004fee:	0211      	lsls	r1, r2, #8
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6952      	ldr	r2, [r2, #20]
 8004ff4:	0852      	lsrs	r2, r2, #1
 8004ff6:	3a01      	subs	r2, #1
 8004ff8:	0652      	lsls	r2, r2, #25
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	4915      	ldr	r1, [pc, #84]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005002:	4b14      	ldr	r3, [pc, #80]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a13      	ldr	r2, [pc, #76]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005008:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800500c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800500e:	f7fc f955 	bl	80012bc <HAL_GetTick>
 8005012:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005014:	e009      	b.n	800502a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005016:	f7fc f951 	bl	80012bc <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d902      	bls.n	800502a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	73fb      	strb	r3, [r7, #15]
          break;
 8005028:	e005      	b.n	8005036 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800502a:	4b0a      	ldr	r3, [pc, #40]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0ef      	beq.n	8005016 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005036:	7bfb      	ldrb	r3, [r7, #15]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d106      	bne.n	800504a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800503c:	4b05      	ldr	r3, [pc, #20]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	4903      	ldr	r1, [pc, #12]	@ (8005054 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005046:	4313      	orrs	r3, r2
 8005048:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800504a:	7bfb      	ldrb	r3, [r7, #15]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40021000 	.word	0x40021000

08005058 <VESC_convertStatus4ToRaw>:

	return true;
}

bool VESC_convertStatus4ToRaw(VESC_RawFrame* out, const VESC_Status_4* in)
{
 8005058:	b590      	push	{r4, r7, lr}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
	out->vescID = in->vescID;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781a      	ldrb	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	701a      	strb	r2, [r3, #0]
	out->command = VESC_COMMAND_STATUS_4;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2210      	movs	r2, #16
 800506e:	705a      	strb	r2, [r3, #1]
	out->_reserved = VESC_CAN_EXTID_FLAG;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	709a      	strb	r2, [r3, #2]
 8005076:	2200      	movs	r2, #0
 8005078:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800507c:	70da      	strb	r2, [r3, #3]
	out->can_dlc = VESC_CAN_STATUS_4_DLEN;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2208      	movs	r2, #8
 8005082:	711a      	strb	r2, [r3, #4]

	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_TEMPFET], in->tempFet, VESC_SCALE_STATUS_4_TEMPFET);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	edd3 7a01 	vldr	s15, [r3, #4]
 800508a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800508e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005092:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005096:	ee17 3a90 	vmov	r3, s15
 800509a:	b219      	sxth	r1, r3
 800509c:	2300      	movs	r3, #0
 800509e:	3308      	adds	r3, #8
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	18d4      	adds	r4, r2, r3
 80050a4:	4608      	mov	r0, r1
 80050a6:	f000 f849 	bl	800513c <_VESC_b16_swap>
 80050aa:	4603      	mov	r3, r0
 80050ac:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_TEMPMOTOR], in->tempMotor, VESC_SCALE_STATUS_4_TEMPMOTOR);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80050b4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80050b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050c0:	ee17 3a90 	vmov	r3, s15
 80050c4:	b219      	sxth	r1, r3
 80050c6:	2302      	movs	r3, #2
 80050c8:	3308      	adds	r3, #8
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	18d4      	adds	r4, r2, r3
 80050ce:	4608      	mov	r0, r1
 80050d0:	f000 f834 	bl	800513c <_VESC_b16_swap>
 80050d4:	4603      	mov	r3, r0
 80050d6:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_CURRENTIN], in->currentIn, VESC_SCALE_STATUS_4_CURRENTIN);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	edd3 7a03 	vldr	s15, [r3, #12]
 80050de:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80050e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050ea:	ee17 3a90 	vmov	r3, s15
 80050ee:	b219      	sxth	r1, r3
 80050f0:	2304      	movs	r3, #4
 80050f2:	3308      	adds	r3, #8
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	18d4      	adds	r4, r2, r3
 80050f8:	4608      	mov	r0, r1
 80050fa:	f000 f81f 	bl	800513c <_VESC_b16_swap>
 80050fe:	4603      	mov	r3, r0
 8005100:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_PIDPOS], in->pidPos, VESC_SCALE_STATUS_4_PIDPOS);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	edd3 7a04 	vldr	s15, [r3, #16]
 8005108:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8005138 <VESC_convertStatus4ToRaw+0xe0>
 800510c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005110:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005114:	ee17 3a90 	vmov	r3, s15
 8005118:	b219      	sxth	r1, r3
 800511a:	2306      	movs	r3, #6
 800511c:	3308      	adds	r3, #8
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	18d4      	adds	r4, r2, r3
 8005122:	4608      	mov	r0, r1
 8005124:	f000 f80a 	bl	800513c <_VESC_b16_swap>
 8005128:	4603      	mov	r3, r0
 800512a:	8023      	strh	r3, [r4, #0]

	return true;
 800512c:	2301      	movs	r3, #1
}
 800512e:	4618      	mov	r0, r3
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	bd90      	pop	{r4, r7, pc}
 8005136:	bf00      	nop
 8005138:	42480000 	.word	0x42480000

0800513c <_VESC_b16_swap>:
#include <libVescCan/VESC_Endian.h>

int16_t _VESC_b16_swap(int16_t val)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	4603      	mov	r3, r0
 8005144:	80fb      	strh	r3, [r7, #6]
	int16_t ret = 0;
 8005146:	2300      	movs	r3, #0
 8005148:	81fb      	strh	r3, [r7, #14]
	ret |= (val & 0x00FF) << 8;
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	b21a      	sxth	r2, r3
 8005150:	89fb      	ldrh	r3, [r7, #14]
 8005152:	4313      	orrs	r3, r2
 8005154:	81fb      	strh	r3, [r7, #14]
	ret |= (val & 0xFF00) >> 8;
 8005156:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800515a:	121b      	asrs	r3, r3, #8
 800515c:	b21b      	sxth	r3, r3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	b21a      	sxth	r2, r3
 8005162:	89fb      	ldrh	r3, [r7, #14]
 8005164:	4313      	orrs	r3, r2
 8005166:	81fb      	strh	r3, [r7, #14]
	return ret;
 8005168:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <memset>:
 8005178:	4402      	add	r2, r0
 800517a:	4603      	mov	r3, r0
 800517c:	4293      	cmp	r3, r2
 800517e:	d100      	bne.n	8005182 <memset+0xa>
 8005180:	4770      	bx	lr
 8005182:	f803 1b01 	strb.w	r1, [r3], #1
 8005186:	e7f9      	b.n	800517c <memset+0x4>

08005188 <__libc_init_array>:
 8005188:	b570      	push	{r4, r5, r6, lr}
 800518a:	4d0d      	ldr	r5, [pc, #52]	@ (80051c0 <__libc_init_array+0x38>)
 800518c:	4c0d      	ldr	r4, [pc, #52]	@ (80051c4 <__libc_init_array+0x3c>)
 800518e:	1b64      	subs	r4, r4, r5
 8005190:	10a4      	asrs	r4, r4, #2
 8005192:	2600      	movs	r6, #0
 8005194:	42a6      	cmp	r6, r4
 8005196:	d109      	bne.n	80051ac <__libc_init_array+0x24>
 8005198:	4d0b      	ldr	r5, [pc, #44]	@ (80051c8 <__libc_init_array+0x40>)
 800519a:	4c0c      	ldr	r4, [pc, #48]	@ (80051cc <__libc_init_array+0x44>)
 800519c:	f000 f818 	bl	80051d0 <_init>
 80051a0:	1b64      	subs	r4, r4, r5
 80051a2:	10a4      	asrs	r4, r4, #2
 80051a4:	2600      	movs	r6, #0
 80051a6:	42a6      	cmp	r6, r4
 80051a8:	d105      	bne.n	80051b6 <__libc_init_array+0x2e>
 80051aa:	bd70      	pop	{r4, r5, r6, pc}
 80051ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b0:	4798      	blx	r3
 80051b2:	3601      	adds	r6, #1
 80051b4:	e7ee      	b.n	8005194 <__libc_init_array+0xc>
 80051b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ba:	4798      	blx	r3
 80051bc:	3601      	adds	r6, #1
 80051be:	e7f2      	b.n	80051a6 <__libc_init_array+0x1e>
 80051c0:	08005228 	.word	0x08005228
 80051c4:	08005228 	.word	0x08005228
 80051c8:	08005228 	.word	0x08005228
 80051cc:	0800522c 	.word	0x0800522c

080051d0 <_init>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	bf00      	nop
 80051d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d6:	bc08      	pop	{r3}
 80051d8:	469e      	mov	lr, r3
 80051da:	4770      	bx	lr

080051dc <_fini>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	bf00      	nop
 80051e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e2:	bc08      	pop	{r3}
 80051e4:	469e      	mov	lr, r3
 80051e6:	4770      	bx	lr
