verilog work "shift_Register_sipo.v"
verilog work "shift_register.v"
verilog work "full_Adder.v"
verilog work "D_flip_flop.v"
verilog work "bit_adder.v"
