// Seed: 2316438372
`define pp_4 0
module module_0 (
    input reg id_0,
    input logic id_1,
    input reg id_2,
    output id_3
);
  initial begin
    id_3 <= id_2;
  end
  type_0 id_4 (
      id_2,
      (1),
      id_0
  );
endmodule
