
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsfreeze_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b60 <.init>:
  400b60:	stp	x29, x30, [sp, #-16]!
  400b64:	mov	x29, sp
  400b68:	bl	400db0 <ferror@plt+0x60>
  400b6c:	ldp	x29, x30, [sp], #16
  400b70:	ret

Disassembly of section .plt:

0000000000400b80 <_exit@plt-0x20>:
  400b80:	stp	x16, x30, [sp, #-16]!
  400b84:	adrp	x16, 411000 <ferror@plt+0x102b0>
  400b88:	ldr	x17, [x16, #4088]
  400b8c:	add	x16, x16, #0xff8
  400b90:	br	x17
  400b94:	nop
  400b98:	nop
  400b9c:	nop

0000000000400ba0 <_exit@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ba4:	ldr	x17, [x16]
  400ba8:	add	x16, x16, #0x0
  400bac:	br	x17

0000000000400bb0 <fputs@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bb4:	ldr	x17, [x16, #8]
  400bb8:	add	x16, x16, #0x8
  400bbc:	br	x17

0000000000400bc0 <exit@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bc4:	ldr	x17, [x16, #16]
  400bc8:	add	x16, x16, #0x10
  400bcc:	br	x17

0000000000400bd0 <dup@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bd4:	ldr	x17, [x16, #24]
  400bd8:	add	x16, x16, #0x18
  400bdc:	br	x17

0000000000400be0 <__cxa_atexit@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400be4:	ldr	x17, [x16, #32]
  400be8:	add	x16, x16, #0x20
  400bec:	br	x17

0000000000400bf0 <fputc@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bf4:	ldr	x17, [x16, #40]
  400bf8:	add	x16, x16, #0x28
  400bfc:	br	x17

0000000000400c00 <fileno@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c04:	ldr	x17, [x16, #48]
  400c08:	add	x16, x16, #0x30
  400c0c:	br	x17

0000000000400c10 <open@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c14:	ldr	x17, [x16, #56]
  400c18:	add	x16, x16, #0x38
  400c1c:	br	x17

0000000000400c20 <bindtextdomain@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c24:	ldr	x17, [x16, #64]
  400c28:	add	x16, x16, #0x40
  400c2c:	br	x17

0000000000400c30 <__libc_start_main@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c34:	ldr	x17, [x16, #72]
  400c38:	add	x16, x16, #0x48
  400c3c:	br	x17

0000000000400c40 <close@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c44:	ldr	x17, [x16, #80]
  400c48:	add	x16, x16, #0x50
  400c4c:	br	x17

0000000000400c50 <__gmon_start__@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c54:	ldr	x17, [x16, #88]
  400c58:	add	x16, x16, #0x58
  400c5c:	br	x17

0000000000400c60 <abort@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c64:	ldr	x17, [x16, #96]
  400c68:	add	x16, x16, #0x60
  400c6c:	br	x17

0000000000400c70 <textdomain@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c74:	ldr	x17, [x16, #104]
  400c78:	add	x16, x16, #0x68
  400c7c:	br	x17

0000000000400c80 <getopt_long@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c84:	ldr	x17, [x16, #112]
  400c88:	add	x16, x16, #0x70
  400c8c:	br	x17

0000000000400c90 <warn@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c94:	ldr	x17, [x16, #120]
  400c98:	add	x16, x16, #0x78
  400c9c:	br	x17

0000000000400ca0 <fflush@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ca4:	ldr	x17, [x16, #128]
  400ca8:	add	x16, x16, #0x80
  400cac:	br	x17

0000000000400cb0 <warnx@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cb4:	ldr	x17, [x16, #136]
  400cb8:	add	x16, x16, #0x88
  400cbc:	br	x17

0000000000400cc0 <__fxstat@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cc4:	ldr	x17, [x16, #144]
  400cc8:	add	x16, x16, #0x90
  400ccc:	br	x17

0000000000400cd0 <dcgettext@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cd4:	ldr	x17, [x16, #152]
  400cd8:	add	x16, x16, #0x98
  400cdc:	br	x17

0000000000400ce0 <errx@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ce4:	ldr	x17, [x16, #160]
  400ce8:	add	x16, x16, #0xa0
  400cec:	br	x17

0000000000400cf0 <printf@plt>:
  400cf0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cf4:	ldr	x17, [x16, #168]
  400cf8:	add	x16, x16, #0xa8
  400cfc:	br	x17

0000000000400d00 <__errno_location@plt>:
  400d00:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d04:	ldr	x17, [x16, #176]
  400d08:	add	x16, x16, #0xb0
  400d0c:	br	x17

0000000000400d10 <fprintf@plt>:
  400d10:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d14:	ldr	x17, [x16, #184]
  400d18:	add	x16, x16, #0xb8
  400d1c:	br	x17

0000000000400d20 <err@plt>:
  400d20:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d24:	ldr	x17, [x16, #192]
  400d28:	add	x16, x16, #0xc0
  400d2c:	br	x17

0000000000400d30 <ioctl@plt>:
  400d30:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d34:	ldr	x17, [x16, #200]
  400d38:	add	x16, x16, #0xc8
  400d3c:	br	x17

0000000000400d40 <setlocale@plt>:
  400d40:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d44:	ldr	x17, [x16, #208]
  400d48:	add	x16, x16, #0xd0
  400d4c:	br	x17

0000000000400d50 <ferror@plt>:
  400d50:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d54:	ldr	x17, [x16, #216]
  400d58:	add	x16, x16, #0xd8
  400d5c:	br	x17

Disassembly of section .text:

0000000000400d60 <.text>:
  400d60:	mov	x29, #0x0                   	// #0
  400d64:	mov	x30, #0x0                   	// #0
  400d68:	mov	x5, x0
  400d6c:	ldr	x1, [sp]
  400d70:	add	x2, sp, #0x8
  400d74:	mov	x6, sp
  400d78:	movz	x0, #0x0, lsl #48
  400d7c:	movk	x0, #0x0, lsl #32
  400d80:	movk	x0, #0x40, lsl #16
  400d84:	movk	x0, #0xe6c
  400d88:	movz	x3, #0x0, lsl #48
  400d8c:	movk	x3, #0x0, lsl #32
  400d90:	movk	x3, #0x40, lsl #16
  400d94:	movk	x3, #0x14f0
  400d98:	movz	x4, #0x0, lsl #48
  400d9c:	movk	x4, #0x0, lsl #32
  400da0:	movk	x4, #0x40, lsl #16
  400da4:	movk	x4, #0x1570
  400da8:	bl	400c30 <__libc_start_main@plt>
  400dac:	bl	400c60 <abort@plt>
  400db0:	adrp	x0, 411000 <ferror@plt+0x102b0>
  400db4:	ldr	x0, [x0, #4064]
  400db8:	cbz	x0, 400dc0 <ferror@plt+0x70>
  400dbc:	b	400c50 <__gmon_start__@plt>
  400dc0:	ret
  400dc4:	nop
  400dc8:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400dcc:	add	x0, x0, #0xf0
  400dd0:	adrp	x1, 412000 <ferror@plt+0x112b0>
  400dd4:	add	x1, x1, #0xf0
  400dd8:	cmp	x1, x0
  400ddc:	b.eq	400df4 <ferror@plt+0xa4>  // b.none
  400de0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400de4:	ldr	x1, [x1, #1456]
  400de8:	cbz	x1, 400df4 <ferror@plt+0xa4>
  400dec:	mov	x16, x1
  400df0:	br	x16
  400df4:	ret
  400df8:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400dfc:	add	x0, x0, #0xf0
  400e00:	adrp	x1, 412000 <ferror@plt+0x112b0>
  400e04:	add	x1, x1, #0xf0
  400e08:	sub	x1, x1, x0
  400e0c:	lsr	x2, x1, #63
  400e10:	add	x1, x2, x1, asr #3
  400e14:	cmp	xzr, x1, asr #1
  400e18:	asr	x1, x1, #1
  400e1c:	b.eq	400e34 <ferror@plt+0xe4>  // b.none
  400e20:	adrp	x2, 401000 <ferror@plt+0x2b0>
  400e24:	ldr	x2, [x2, #1464]
  400e28:	cbz	x2, 400e34 <ferror@plt+0xe4>
  400e2c:	mov	x16, x2
  400e30:	br	x16
  400e34:	ret
  400e38:	stp	x29, x30, [sp, #-32]!
  400e3c:	mov	x29, sp
  400e40:	str	x19, [sp, #16]
  400e44:	adrp	x19, 412000 <ferror@plt+0x112b0>
  400e48:	ldrb	w0, [x19, #272]
  400e4c:	cbnz	w0, 400e5c <ferror@plt+0x10c>
  400e50:	bl	400dc8 <ferror@plt+0x78>
  400e54:	mov	w0, #0x1                   	// #1
  400e58:	strb	w0, [x19, #272]
  400e5c:	ldr	x19, [sp, #16]
  400e60:	ldp	x29, x30, [sp], #32
  400e64:	ret
  400e68:	b	400df8 <ferror@plt+0xa8>
  400e6c:	sub	sp, sp, #0xd0
  400e70:	stp	x20, x19, [sp, #192]
  400e74:	mov	x19, x1
  400e78:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400e7c:	mov	w20, w0
  400e80:	add	x1, x1, #0x88a
  400e84:	mov	w0, #0x6                   	// #6
  400e88:	stp	x29, x30, [sp, #128]
  400e8c:	str	x25, [sp, #144]
  400e90:	stp	x24, x23, [sp, #160]
  400e94:	stp	x22, x21, [sp, #176]
  400e98:	add	x29, sp, #0x80
  400e9c:	bl	400d40 <setlocale@plt>
  400ea0:	adrp	x21, 401000 <ferror@plt+0x2b0>
  400ea4:	add	x21, x21, #0x6e9
  400ea8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400eac:	add	x1, x1, #0x6f4
  400eb0:	mov	x0, x21
  400eb4:	bl	400c20 <bindtextdomain@plt>
  400eb8:	mov	x0, x21
  400ebc:	bl	400c70 <textdomain@plt>
  400ec0:	adrp	x0, 401000 <ferror@plt+0x2b0>
  400ec4:	add	x0, x0, #0x3e4
  400ec8:	bl	401578 <ferror@plt+0x828>
  400ecc:	adrp	x2, 401000 <ferror@plt+0x2b0>
  400ed0:	adrp	x3, 401000 <ferror@plt+0x2b0>
  400ed4:	add	x2, x2, #0x706
  400ed8:	add	x3, x3, #0x5c0
  400edc:	mov	w0, w20
  400ee0:	mov	x1, x19
  400ee4:	mov	x4, xzr
  400ee8:	bl	400c80 <getopt_long@plt>
  400eec:	cmn	w0, #0x1
  400ef0:	b.eq	4011e4 <ferror@plt+0x494>  // b.none
  400ef4:	adrp	x21, 401000 <ferror@plt+0x2b0>
  400ef8:	adrp	x22, 401000 <ferror@plt+0x2b0>
  400efc:	adrp	x23, 401000 <ferror@plt+0x2b0>
  400f00:	mov	w8, wzr
  400f04:	add	x21, x21, #0x706
  400f08:	add	x22, x22, #0x5c0
  400f0c:	add	x23, x23, #0x664
  400f10:	cmp	w0, #0x66
  400f14:	b.ge	400f34 <ferror@plt+0x1e4>  // b.tcont
  400f18:	mov	w25, w8
  400f1c:	cmp	w0, #0x67
  400f20:	b.gt	400f58 <ferror@plt+0x208>
  400f24:	cmp	w0, #0x66
  400f28:	b.ne	4011a0 <ferror@plt+0x450>  // b.any
  400f2c:	mov	w24, #0x1                   	// #1
  400f30:	b	400f64 <ferror@plt+0x214>
  400f34:	mov	w10, #0x66                  	// #102
  400f38:	mov	x9, x23
  400f3c:	cmp	w10, w0
  400f40:	b.eq	400f8c <ferror@plt+0x23c>  // b.none
  400f44:	ldr	w10, [x9], #4
  400f48:	cbz	w10, 400f18 <ferror@plt+0x1c8>
  400f4c:	cmp	w10, w0
  400f50:	b.le	400f3c <ferror@plt+0x1ec>
  400f54:	b	400f18 <ferror@plt+0x1c8>
  400f58:	cmp	w0, #0x75
  400f5c:	b.ne	4011d8 <ferror@plt+0x488>  // b.any
  400f60:	mov	w24, #0x2                   	// #2
  400f64:	mov	w0, w20
  400f68:	mov	x1, x19
  400f6c:	mov	x2, x21
  400f70:	mov	x3, x22
  400f74:	mov	x4, xzr
  400f78:	bl	400c80 <getopt_long@plt>
  400f7c:	cmn	w0, #0x1
  400f80:	mov	w8, w25
  400f84:	b.ne	400f10 <ferror@plt+0x1c0>  // b.any
  400f88:	b	40107c <ferror@plt+0x32c>
  400f8c:	mov	w25, w0
  400f90:	cbz	w8, 400f1c <ferror@plt+0x1cc>
  400f94:	cmp	w8, w0
  400f98:	mov	w25, w0
  400f9c:	b.eq	400f1c <ferror@plt+0x1cc>  // b.none
  400fa0:	adrp	x21, 412000 <ferror@plt+0x112b0>
  400fa4:	ldr	x19, [x21, #240]
  400fa8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400fac:	add	x1, x1, #0x818
  400fb0:	mov	w2, #0x5                   	// #5
  400fb4:	mov	x0, xzr
  400fb8:	bl	400cd0 <dcgettext@plt>
  400fbc:	adrp	x8, 412000 <ferror@plt+0x112b0>
  400fc0:	ldr	x2, [x8, #264]
  400fc4:	mov	x1, x0
  400fc8:	mov	x0, x19
  400fcc:	bl	400d10 <fprintf@plt>
  400fd0:	adrp	x22, 401000 <ferror@plt+0x2b0>
  400fd4:	adrp	x24, 401000 <ferror@plt+0x2b0>
  400fd8:	adrp	x19, 401000 <ferror@plt+0x2b0>
  400fdc:	adrp	x25, 401000 <ferror@plt+0x2b0>
  400fe0:	adrp	x20, 401000 <ferror@plt+0x2b0>
  400fe4:	add	x22, x22, #0x660
  400fe8:	mov	w23, #0x1                   	// #1
  400fec:	add	x24, x24, #0x916
  400ff0:	add	x19, x19, #0x83a
  400ff4:	add	x25, x25, #0x5e0
  400ff8:	add	x20, x20, #0x840
  400ffc:	ldr	w2, [x22]
  401000:	cbz	w2, 401068 <ferror@plt+0x318>
  401004:	cmp	w2, #0x68
  401008:	mov	x8, x24
  40100c:	b.eq	40102c <ferror@plt+0x2dc>  // b.none
  401010:	mov	x9, x25
  401014:	ldr	x8, [x9]
  401018:	cbz	x8, 401040 <ferror@plt+0x2f0>
  40101c:	ldr	w10, [x9, #24]
  401020:	add	x9, x9, #0x20
  401024:	cmp	w10, w2
  401028:	b.ne	401014 <ferror@plt+0x2c4>  // b.any
  40102c:	ldr	x0, [x21, #240]
  401030:	mov	x1, x19
  401034:	mov	x2, x8
  401038:	bl	400d10 <fprintf@plt>
  40103c:	b	401058 <ferror@plt+0x308>
  401040:	sub	w8, w2, #0x21
  401044:	cmp	w8, #0x5d
  401048:	b.hi	401058 <ferror@plt+0x308>  // b.pmore
  40104c:	ldr	x0, [x21, #240]
  401050:	mov	x1, x20
  401054:	bl	400d10 <fprintf@plt>
  401058:	add	x23, x23, #0x1
  40105c:	cmp	x23, #0x10
  401060:	add	x22, x22, #0x4
  401064:	b.ne	400ffc <ferror@plt+0x2ac>  // b.any
  401068:	ldr	x1, [x21, #240]
  40106c:	mov	w0, #0xa                   	// #10
  401070:	bl	400bf0 <fputc@plt>
  401074:	mov	w0, #0x1                   	// #1
  401078:	bl	400bc0 <exit@plt>
  40107c:	adrp	x9, 412000 <ferror@plt+0x112b0>
  401080:	ldrsw	x8, [x9, #248]
  401084:	cmp	w8, w20
  401088:	b.eq	4011f0 <ferror@plt+0x4a0>  // b.none
  40108c:	add	w10, w8, #0x1
  401090:	cmp	w10, w20
  401094:	str	w10, [x9, #248]
  401098:	b.ne	401210 <ferror@plt+0x4c0>  // b.any
  40109c:	ldr	x20, [x19, x8, lsl #3]
  4010a0:	mov	w1, wzr
  4010a4:	mov	x0, x20
  4010a8:	bl	400c10 <open@plt>
  4010ac:	tbnz	w0, #31, 40125c <ferror@plt+0x50c>
  4010b0:	mov	x1, sp
  4010b4:	mov	w19, w0
  4010b8:	bl	401588 <ferror@plt+0x838>
  4010bc:	cmn	w0, #0x1
  4010c0:	b.eq	401108 <ferror@plt+0x3b8>  // b.none
  4010c4:	ldr	w8, [sp, #16]
  4010c8:	and	w8, w8, #0xf000
  4010cc:	cmp	w8, #0x4, lsl #12
  4010d0:	b.ne	401114 <ferror@plt+0x3c4>  // b.any
  4010d4:	cmp	w24, #0x2
  4010d8:	b.eq	401134 <ferror@plt+0x3e4>  // b.none
  4010dc:	cmp	w24, #0x1
  4010e0:	b.ne	401280 <ferror@plt+0x530>  // b.any
  4010e4:	mov	w1, #0x5877                	// #22647
  4010e8:	movk	w1, #0xc004, lsl #16
  4010ec:	mov	w0, w19
  4010f0:	mov	w2, wzr
  4010f4:	bl	400d30 <ioctl@plt>
  4010f8:	cbz	w0, 401198 <ferror@plt+0x448>
  4010fc:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401100:	add	x1, x1, #0x7e6
  401104:	b	401158 <ferror@plt+0x408>
  401108:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40110c:	add	x1, x1, #0x7bd
  401110:	b	401158 <ferror@plt+0x408>
  401114:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401118:	add	x1, x1, #0x7cf
  40111c:	mov	w2, #0x5                   	// #5
  401120:	mov	x0, xzr
  401124:	bl	400cd0 <dcgettext@plt>
  401128:	mov	x1, x20
  40112c:	bl	400cb0 <warnx@plt>
  401130:	b	40116c <ferror@plt+0x41c>
  401134:	mov	w8, #0x5877                	// #22647
  401138:	movk	w8, #0xc004, lsl #16
  40113c:	add	x1, x8, #0x1
  401140:	mov	w0, w19
  401144:	mov	w2, wzr
  401148:	bl	400d30 <ioctl@plt>
  40114c:	cbz	w0, 401198 <ferror@plt+0x448>
  401150:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401154:	add	x1, x1, #0x7f8
  401158:	mov	w2, #0x5                   	// #5
  40115c:	mov	x0, xzr
  401160:	bl	400cd0 <dcgettext@plt>
  401164:	mov	x1, x20
  401168:	bl	400c90 <warn@plt>
  40116c:	mov	w20, #0x1                   	// #1
  401170:	mov	w0, w19
  401174:	bl	400c40 <close@plt>
  401178:	mov	w0, w20
  40117c:	ldp	x20, x19, [sp, #192]
  401180:	ldp	x22, x21, [sp, #176]
  401184:	ldp	x24, x23, [sp, #160]
  401188:	ldr	x25, [sp, #144]
  40118c:	ldp	x29, x30, [sp, #128]
  401190:	add	sp, sp, #0xd0
  401194:	ret
  401198:	mov	w20, wzr
  40119c:	b	401170 <ferror@plt+0x420>
  4011a0:	cmp	w0, #0x56
  4011a4:	b.ne	401228 <ferror@plt+0x4d8>  // b.any
  4011a8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4011ac:	add	x1, x1, #0x70b
  4011b0:	mov	w2, #0x5                   	// #5
  4011b4:	mov	x0, xzr
  4011b8:	bl	400cd0 <dcgettext@plt>
  4011bc:	adrp	x8, 412000 <ferror@plt+0x112b0>
  4011c0:	ldr	x1, [x8, #264]
  4011c4:	adrp	x2, 401000 <ferror@plt+0x2b0>
  4011c8:	add	x2, x2, #0x717
  4011cc:	bl	400cf0 <printf@plt>
  4011d0:	mov	w0, wzr
  4011d4:	bl	400bc0 <exit@plt>
  4011d8:	cmp	w0, #0x68
  4011dc:	b.ne	401228 <ferror@plt+0x4d8>  // b.any
  4011e0:	bl	401284 <ferror@plt+0x534>
  4011e4:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4011e8:	add	x1, x1, #0x750
  4011ec:	b	4011f8 <ferror@plt+0x4a8>
  4011f0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4011f4:	add	x1, x1, #0x779
  4011f8:	mov	w2, #0x5                   	// #5
  4011fc:	mov	x0, xzr
  401200:	bl	400cd0 <dcgettext@plt>
  401204:	mov	x1, x0
  401208:	mov	w0, #0x1                   	// #1
  40120c:	bl	400ce0 <errx@plt>
  401210:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401214:	add	x1, x1, #0x78f
  401218:	mov	w2, #0x5                   	// #5
  40121c:	mov	x0, xzr
  401220:	bl	400cd0 <dcgettext@plt>
  401224:	bl	400cb0 <warnx@plt>
  401228:	adrp	x8, 412000 <ferror@plt+0x112b0>
  40122c:	ldr	x19, [x8, #240]
  401230:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401234:	add	x1, x1, #0x729
  401238:	mov	w2, #0x5                   	// #5
  40123c:	mov	x0, xzr
  401240:	bl	400cd0 <dcgettext@plt>
  401244:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401248:	ldr	x2, [x8, #264]
  40124c:	mov	x1, x0
  401250:	mov	x0, x19
  401254:	bl	400d10 <fprintf@plt>
  401258:	b	401074 <ferror@plt+0x324>
  40125c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401260:	add	x1, x1, #0x7ae
  401264:	mov	w2, #0x5                   	// #5
  401268:	mov	x0, xzr
  40126c:	bl	400cd0 <dcgettext@plt>
  401270:	mov	x1, x0
  401274:	mov	w0, #0x1                   	// #1
  401278:	mov	x2, x20
  40127c:	bl	400d20 <err@plt>
  401280:	bl	400c60 <abort@plt>
  401284:	stp	x29, x30, [sp, #-32]!
  401288:	adrp	x8, 412000 <ferror@plt+0x112b0>
  40128c:	stp	x20, x19, [sp, #16]
  401290:	ldr	x19, [x8, #256]
  401294:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401298:	add	x1, x1, #0x845
  40129c:	mov	w2, #0x5                   	// #5
  4012a0:	mov	x0, xzr
  4012a4:	mov	x29, sp
  4012a8:	bl	400cd0 <dcgettext@plt>
  4012ac:	mov	x1, x19
  4012b0:	bl	400bb0 <fputs@plt>
  4012b4:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4012b8:	add	x1, x1, #0x84e
  4012bc:	mov	w2, #0x5                   	// #5
  4012c0:	mov	x0, xzr
  4012c4:	bl	400cd0 <dcgettext@plt>
  4012c8:	adrp	x8, 412000 <ferror@plt+0x112b0>
  4012cc:	ldr	x2, [x8, #264]
  4012d0:	mov	x1, x0
  4012d4:	mov	x0, x19
  4012d8:	bl	400d10 <fprintf@plt>
  4012dc:	adrp	x20, 401000 <ferror@plt+0x2b0>
  4012e0:	add	x20, x20, #0x889
  4012e4:	mov	x0, x20
  4012e8:	mov	x1, x19
  4012ec:	bl	400bb0 <fputs@plt>
  4012f0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4012f4:	add	x1, x1, #0x86a
  4012f8:	mov	w2, #0x5                   	// #5
  4012fc:	mov	x0, xzr
  401300:	bl	400cd0 <dcgettext@plt>
  401304:	mov	x1, x19
  401308:	bl	400bb0 <fputs@plt>
  40130c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401310:	add	x1, x1, #0x88b
  401314:	mov	w2, #0x5                   	// #5
  401318:	mov	x0, xzr
  40131c:	bl	400cd0 <dcgettext@plt>
  401320:	mov	x1, x19
  401324:	bl	400bb0 <fputs@plt>
  401328:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40132c:	add	x1, x1, #0x896
  401330:	mov	w2, #0x5                   	// #5
  401334:	mov	x0, xzr
  401338:	bl	400cd0 <dcgettext@plt>
  40133c:	mov	x1, x19
  401340:	bl	400bb0 <fputs@plt>
  401344:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401348:	add	x1, x1, #0x8c0
  40134c:	mov	w2, #0x5                   	// #5
  401350:	mov	x0, xzr
  401354:	bl	400cd0 <dcgettext@plt>
  401358:	mov	x1, x19
  40135c:	bl	400bb0 <fputs@plt>
  401360:	mov	x0, x20
  401364:	mov	x1, x19
  401368:	bl	400bb0 <fputs@plt>
  40136c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401370:	add	x1, x1, #0x909
  401374:	mov	w2, #0x5                   	// #5
  401378:	mov	x0, xzr
  40137c:	bl	400cd0 <dcgettext@plt>
  401380:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401384:	mov	x19, x0
  401388:	add	x1, x1, #0x92a
  40138c:	mov	w2, #0x5                   	// #5
  401390:	mov	x0, xzr
  401394:	bl	400cd0 <dcgettext@plt>
  401398:	mov	x4, x0
  40139c:	adrp	x0, 401000 <ferror@plt+0x2b0>
  4013a0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013a4:	adrp	x3, 401000 <ferror@plt+0x2b0>
  4013a8:	add	x0, x0, #0x8ec
  4013ac:	add	x1, x1, #0x8fd
  4013b0:	add	x3, x3, #0x91b
  4013b4:	mov	x2, x19
  4013b8:	bl	400cf0 <printf@plt>
  4013bc:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013c0:	add	x1, x1, #0x93a
  4013c4:	mov	w2, #0x5                   	// #5
  4013c8:	mov	x0, xzr
  4013cc:	bl	400cd0 <dcgettext@plt>
  4013d0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013d4:	add	x1, x1, #0x955
  4013d8:	bl	400cf0 <printf@plt>
  4013dc:	mov	w0, wzr
  4013e0:	bl	400bc0 <exit@plt>
  4013e4:	stp	x29, x30, [sp, #-32]!
  4013e8:	adrp	x8, 412000 <ferror@plt+0x112b0>
  4013ec:	stp	x20, x19, [sp, #16]
  4013f0:	ldr	x20, [x8, #256]
  4013f4:	mov	x29, sp
  4013f8:	bl	400d00 <__errno_location@plt>
  4013fc:	mov	x19, x0
  401400:	str	wzr, [x0]
  401404:	mov	x0, x20
  401408:	bl	400d50 <ferror@plt>
  40140c:	cbnz	w0, 4014ac <ferror@plt+0x75c>
  401410:	mov	x0, x20
  401414:	bl	400ca0 <fflush@plt>
  401418:	cbz	w0, 40146c <ferror@plt+0x71c>
  40141c:	ldr	w20, [x19]
  401420:	cmp	w20, #0x9
  401424:	b.eq	401430 <ferror@plt+0x6e0>  // b.none
  401428:	cmp	w20, #0x20
  40142c:	b.ne	4014c4 <ferror@plt+0x774>  // b.any
  401430:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401434:	ldr	x20, [x8, #240]
  401438:	str	wzr, [x19]
  40143c:	mov	x0, x20
  401440:	bl	400d50 <ferror@plt>
  401444:	cbnz	w0, 4014e8 <ferror@plt+0x798>
  401448:	mov	x0, x20
  40144c:	bl	400ca0 <fflush@plt>
  401450:	cbz	w0, 40148c <ferror@plt+0x73c>
  401454:	ldr	w8, [x19]
  401458:	cmp	w8, #0x9
  40145c:	b.ne	4014e8 <ferror@plt+0x798>  // b.any
  401460:	ldp	x20, x19, [sp, #16]
  401464:	ldp	x29, x30, [sp], #32
  401468:	ret
  40146c:	mov	x0, x20
  401470:	bl	400c00 <fileno@plt>
  401474:	tbnz	w0, #31, 40141c <ferror@plt+0x6cc>
  401478:	bl	400bd0 <dup@plt>
  40147c:	tbnz	w0, #31, 40141c <ferror@plt+0x6cc>
  401480:	bl	400c40 <close@plt>
  401484:	cbnz	w0, 40141c <ferror@plt+0x6cc>
  401488:	b	401430 <ferror@plt+0x6e0>
  40148c:	mov	x0, x20
  401490:	bl	400c00 <fileno@plt>
  401494:	tbnz	w0, #31, 401454 <ferror@plt+0x704>
  401498:	bl	400bd0 <dup@plt>
  40149c:	tbnz	w0, #31, 401454 <ferror@plt+0x704>
  4014a0:	bl	400c40 <close@plt>
  4014a4:	cbnz	w0, 401454 <ferror@plt+0x704>
  4014a8:	b	401460 <ferror@plt+0x710>
  4014ac:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4014b0:	add	x1, x1, #0x80c
  4014b4:	mov	w2, #0x5                   	// #5
  4014b8:	mov	x0, xzr
  4014bc:	bl	400cd0 <dcgettext@plt>
  4014c0:	b	4014dc <ferror@plt+0x78c>
  4014c4:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4014c8:	add	x1, x1, #0x80c
  4014cc:	mov	w2, #0x5                   	// #5
  4014d0:	mov	x0, xzr
  4014d4:	bl	400cd0 <dcgettext@plt>
  4014d8:	cbnz	w20, 4014e4 <ferror@plt+0x794>
  4014dc:	bl	400cb0 <warnx@plt>
  4014e0:	b	4014e8 <ferror@plt+0x798>
  4014e4:	bl	400c90 <warn@plt>
  4014e8:	mov	w0, #0x1                   	// #1
  4014ec:	bl	400ba0 <_exit@plt>
  4014f0:	stp	x29, x30, [sp, #-64]!
  4014f4:	mov	x29, sp
  4014f8:	stp	x19, x20, [sp, #16]
  4014fc:	adrp	x20, 411000 <ferror@plt+0x102b0>
  401500:	add	x20, x20, #0xdf0
  401504:	stp	x21, x22, [sp, #32]
  401508:	adrp	x21, 411000 <ferror@plt+0x102b0>
  40150c:	add	x21, x21, #0xde8
  401510:	sub	x20, x20, x21
  401514:	mov	w22, w0
  401518:	stp	x23, x24, [sp, #48]
  40151c:	mov	x23, x1
  401520:	mov	x24, x2
  401524:	bl	400b60 <_exit@plt-0x40>
  401528:	cmp	xzr, x20, asr #3
  40152c:	b.eq	401558 <ferror@plt+0x808>  // b.none
  401530:	asr	x20, x20, #3
  401534:	mov	x19, #0x0                   	// #0
  401538:	ldr	x3, [x21, x19, lsl #3]
  40153c:	mov	x2, x24
  401540:	add	x19, x19, #0x1
  401544:	mov	x1, x23
  401548:	mov	w0, w22
  40154c:	blr	x3
  401550:	cmp	x20, x19
  401554:	b.ne	401538 <ferror@plt+0x7e8>  // b.any
  401558:	ldp	x19, x20, [sp, #16]
  40155c:	ldp	x21, x22, [sp, #32]
  401560:	ldp	x23, x24, [sp, #48]
  401564:	ldp	x29, x30, [sp], #64
  401568:	ret
  40156c:	nop
  401570:	ret
  401574:	nop
  401578:	adrp	x2, 412000 <ferror@plt+0x112b0>
  40157c:	mov	x1, #0x0                   	// #0
  401580:	ldr	x2, [x2, #232]
  401584:	b	400be0 <__cxa_atexit@plt>
  401588:	mov	x2, x1
  40158c:	mov	w1, w0
  401590:	mov	w0, #0x0                   	// #0
  401594:	b	400cc0 <__fxstat@plt>

Disassembly of section .fini:

0000000000401598 <.fini>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	ldp	x29, x30, [sp], #16
  4015a4:	ret
