let g:netrw_dirhistmax  =10
let g:netrw_dirhist_cnt =9
let g:netrw_dirhist_1='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL'
let g:netrw_dirhist_2='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL/a.a-DataPath.core'
let g:netrw_dirhist_3='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL'
let g:netrw_dirhist_4='/home/luca'
let g:netrw_dirhist_5='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL'
let g:netrw_dirhist_6='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL/a.a-DataPath.core'
let g:netrw_dirhist_7='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL'
let g:netrw_dirhist_8='/media/sf_Polito/Magistrale/Microelectronic systems/Project/VHDL/a.a-DataPath.core'
let g:netrw_dirhist_9='/home/luca'
