\hypertarget{group__TIM2__Register}{}\doxysection{TIM2 Register group}
\label{group__TIM2__Register}\index{TIM2 Register group@{TIM2 Register group}}


TIM2 Register group.  


Collaboration diagram for TIM2 Register group\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{group__TIM2__Register}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__TIM2__Register_gad4baa1f26b04719fe3d4e2f02d7dde40}\label{group__TIM2__Register_gad4baa1f26b04719fe3d4e2f02d7dde40}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gad4baa1f26b04719fe3d4e2f02d7dde40}{RCC\+\_\+\+APB1\+ENR}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x40)
\begin{DoxyCompactList}\small\item\em Enable the APB1 peripheral clock for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_ga6d4cd87f49d551c356fed82cbbddc5a4}\label{group__TIM2__Register_ga6d4cd87f49d551c356fed82cbbddc5a4}} 
\#define \mbox{\hyperlink{group__TIM2__Register_ga6d4cd87f49d551c356fed82cbbddc5a4}{RCC\+\_\+\+APB2\+ENR}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__AHB__PERIPHERALS__BASE__ADDRESSES_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x44)
\begin{DoxyCompactList}\small\item\em Enable the APB2 peripheral clock for TIM2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}}~0x40000000
\begin{DoxyCompactList}\small\item\em TIM2\+\_\+\+Register TIM2 Register Base Addresses and Offsets. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_gab24fffc378e2c8b41357f644a85db741}\label{group__TIM2__Register_gab24fffc378e2c8b41357f644a85db741}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gab24fffc378e2c8b41357f644a85db741}{TIM2\+\_\+\+CR1}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x00)
\begin{DoxyCompactList}\small\item\em Control register 1 (CR1) for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_gaca496f20d9af3b4758a5ea16e5fb820e}\label{group__TIM2__Register_gaca496f20d9af3b4758a5ea16e5fb820e}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gaca496f20d9af3b4758a5ea16e5fb820e}{TIM2\+\_\+\+DIER}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x0C)
\begin{DoxyCompactList}\small\item\em DMA/interrupt enable register (DIER) for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_gaa3efa1c66b0bae318673f65cfce9f617}\label{group__TIM2__Register_gaa3efa1c66b0bae318673f65cfce9f617}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gaa3efa1c66b0bae318673f65cfce9f617}{TIM2\+\_\+\+SR}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x10)
\begin{DoxyCompactList}\small\item\em Status register (SR) for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_gadaca4b7a298da08c4795d6a1177c1abe}\label{group__TIM2__Register_gadaca4b7a298da08c4795d6a1177c1abe}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gadaca4b7a298da08c4795d6a1177c1abe}{TIM2\+\_\+\+CNT}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x24)
\begin{DoxyCompactList}\small\item\em Counter register (CNT) for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_gaf0e1e8b150a6a80588c2de7b4abe1994}\label{group__TIM2__Register_gaf0e1e8b150a6a80588c2de7b4abe1994}} 
\#define \mbox{\hyperlink{group__TIM2__Register_gaf0e1e8b150a6a80588c2de7b4abe1994}{TIM2\+\_\+\+PSC}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x28)
\begin{DoxyCompactList}\small\item\em Prescaler register (PSC) for TIM2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__TIM2__Register_ga7e23a551449bab7a29e421d494b5fb4f}\label{group__TIM2__Register_ga7e23a551449bab7a29e421d494b5fb4f}} 
\#define \mbox{\hyperlink{group__TIM2__Register_ga7e23a551449bab7a29e421d494b5fb4f}{TIM2\+\_\+\+ARR}}~$\ast$(volatile \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} $\ast$)(\mbox{\hyperlink{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}{TIM2\+\_\+\+TIMER\+\_\+\+BASE}} + 0x2C)
\begin{DoxyCompactList}\small\item\em Auto-\/reload register (ARR) for TIM2. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM2 Register group. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}\label{group__TIM2__Register_gaea087898c959b928fe07ee65f4420f9f}} 
\index{TIM2 Register group@{TIM2 Register group}!TIM2\_TIMER\_BASE@{TIM2\_TIMER\_BASE}}
\index{TIM2\_TIMER\_BASE@{TIM2\_TIMER\_BASE}!TIM2 Register group@{TIM2 Register group}}
\doxysubsubsection{\texorpdfstring{TIM2\_TIMER\_BASE}{TIM2\_TIMER\_BASE}}
{\footnotesize\ttfamily \#define TIM2\+\_\+\+TIMER\+\_\+\+BASE~0x40000000}



TIM2\+\_\+\+Register TIM2 Register Base Addresses and Offsets. 

Base address of TIM2 