Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 16:23:09 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     328         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (393)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (572)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (393)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 273 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (572)
--------------------------------------------------
 There are 572 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.480        0.000                      0                  335        0.105        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_VGA_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_system_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_VGA_design_1_clk_wiz_0_0          18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clk_system_design_1_clk_wiz_0_0        4.480        0.000                      0                  334        0.105        0.000                      0                  334        4.500        0.000                       0                   181  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_system_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_system_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  clk_system_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524     8.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524     8.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524     8.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524     8.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X113Y40        FDRE (Setup_fdre_C_R)       -0.429     8.638    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X113Y40        FDRE (Setup_fdre_C_R)       -0.429     8.638    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X113Y40        FDRE (Setup_fdre_C_R)       -0.429     8.638    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.021ns (20.845%)  route 3.877ns (79.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.993     4.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.700     8.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.607     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X113Y40        FDRE (Setup_fdre_C_R)       -0.429     8.638    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.021ns (22.142%)  route 3.590ns (77.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.706     3.776    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.701     8.533    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                         clock pessimism              0.632     9.165    
                         clock uncertainty           -0.072     9.093    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524     8.569    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.021ns (22.142%)  route 3.590ns (77.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.881    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.478    -0.357 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           1.165     0.807    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.295     1.102 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.296     1.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X113Y40        LUT5 (Prop_lut5_I4_O)        0.124     1.522 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.423     2.946    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y50        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.706     3.776    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.701     8.533    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y41        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                         clock pessimism              0.632     9.165    
                         clock uncertainty           -0.072     9.093    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524     8.569    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  4.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.196 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_7
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.185 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_5
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[26]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.160 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_6
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[25]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.160 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_4
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y50         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.157 r  design_1_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    design_1_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.146 r  design_1_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    design_1_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.121 r  design_1_i/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    design_1_i/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.121 r  design_1_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    design_1_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    design_1_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y45        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.121    -0.356    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X104Y46        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.884    -0.856    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y46        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X104Y46        FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (58.985%)  route 0.147ns (41.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.605    -0.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X96Y60         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_done_reg/Q
                         net (fo=2, routed)           0.147    -0.315    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/sel
    SLICE_X100Y60        LUT5 (Prop_lut5_I4_O)        0.048    -0.267 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X100Y60        FDCE (Hold_fdce_C_D)         0.131    -0.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_system_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           551 Endpoints
Min Delay           551 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.469ns  (logic 16.311ns (41.327%)  route 23.158ns (58.673%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=6 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.004    37.509    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y62        LUT3 (Prop_lut3_I2_O)        0.332    37.841 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.989    38.830    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X103Y61        LUT5 (Prop_lut5_I3_O)        0.154    38.984 r  design_1_i/Coor_PixelL_0/U0/CL_velue[3]_i_1/O
                         net (fo=1, routed)           0.485    39.469    design_1_i/Coor_PixelL_0/U0/p_1_in[3]
    SLICE_X101Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.553ns  (logic 16.281ns (42.230%)  route 22.272ns (57.770%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=6 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.004    37.509    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y62        LUT3 (Prop_lut3_I2_O)        0.332    37.841 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.588    38.429    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I4_O)        0.124    38.553 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_1/O
                         net (fo=1, routed)           0.000    38.553    design_1_i/Coor_PixelL_0/U0/p_1_in[5]
    SLICE_X103Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.549ns  (logic 16.281ns (42.235%)  route 22.268ns (57.765%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=6 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.004    37.509    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y62        LUT3 (Prop_lut3_I2_O)        0.332    37.841 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.584    38.425    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I4_O)        0.124    38.549 r  design_1_i/Coor_PixelL_0/U0/CL_velue[4]_i_1/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/Coor_PixelL_0/U0/p_1_in[4]
    SLICE_X103Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.841ns  (logic 16.183ns (42.766%)  route 21.658ns (57.234%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=5 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 f  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.978    37.483    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y61        LUT4 (Prop_lut4_I3_O)        0.358    37.841 r  design_1_i/Coor_PixelL_0/U0/CL_velue[7]_i_2/O
                         net (fo=1, routed)           0.000    37.841    design_1_i/Coor_PixelL_0/U0/p_1_in[7]
    SLICE_X101Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.815ns  (logic 16.157ns (42.726%)  route 21.658ns (57.274%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=5 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.978    37.483    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.332    37.815 r  design_1_i/Coor_PixelL_0/U0/CL_velue[6]_i_1/O
                         net (fo=1, routed)           0.000    37.815    design_1_i/Coor_PixelL_0/U0/p_1_in[6]
    SLICE_X101Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.730ns  (logic 16.181ns (42.887%)  route 21.549ns (57.113%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=5 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.869    37.374    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y62        LUT5 (Prop_lut5_I2_O)        0.356    37.730 r  design_1_i/Coor_PixelL_0/U0/CL_velue[1]_i_1/O
                         net (fo=1, routed)           0.000    37.730    design_1_i/Coor_PixelL_0/U0/p_1_in[1]
    SLICE_X100Y62        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.706ns  (logic 16.157ns (42.850%)  route 21.549ns (57.150%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=5 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.869    37.374    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.332    37.706 r  design_1_i/Coor_PixelL_0/U0/CL_velue[0]_i_1/O
                         net (fo=1, routed)           0.000    37.706    design_1_i/Coor_PixelL_0/U0/p_1_in[0]
    SLICE_X100Y62        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.284ns  (logic 16.157ns (43.335%)  route 21.127ns (56.665%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT3=5 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.026    25.285    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    25.409 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          0.962    26.371    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.150    26.521 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.473    26.993    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.591 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.591    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.830 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.302    29.132    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.301    29.433 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.874    30.307    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I0_O)        0.124    30.431 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.431    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_5_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.944 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.163 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.959    32.122    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.320    32.442 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.957    33.399    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X99Y61         LUT3 (Prop_lut3_I0_O)        0.332    33.731 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    33.731    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X99Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.281 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.281    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.503 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           1.013    35.516    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X98Y61         LUT4 (Prop_lut4_I2_O)        0.299    35.815 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    35.815    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.348 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.348    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.505 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.447    36.952    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y61        LUT6 (Prop_lut6_I4_O)        0.332    37.284 r  design_1_i/Coor_PixelL_0/U0/CL_velue[2]_i_1/O
                         net (fo=1, routed)           0.000    37.284    design_1_i/Coor_PixelL_0/U0/p_1_in[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.779ns  (logic 12.225ns (44.008%)  route 15.554ns (55.992%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LDCE=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.018    25.277    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I1_O)        0.124    25.401 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[0]_INST_0/O
                         net (fo=7, routed)           0.950    26.351    design_1_i/Coor_PixelR_0/U0/CR_in[0]
    SLICE_X109Y59        LUT3 (Prop_lut3_I1_O)        0.124    26.475 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11/O
                         net (fo=1, routed)           0.471    26.946    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.331 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.331    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.445    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.779 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000    27.779    design_1_i/Coor_PixelR_0/U0/CR_velue1[14]
    SLICE_X109Y62        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.684ns  (logic 12.130ns (43.816%)  route 15.554ns (56.184%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LDCE=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y50        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.844     1.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X101Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.147 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.375 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.562     3.270    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.020     7.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[12]
                         net (fo=26, routed)          3.134    10.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_93
    SLICE_X106Y56        LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_36_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.499    12.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X105Y50        LUT3 (Prop_lut3_I1_O)        0.303    13.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           0.993    14.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_13_n_0
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.149    14.358 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.663    15.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.332    15.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_8_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.282    17.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X107Y59        LUT3 (Prop_lut3_I0_O)        0.335    17.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.711    18.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    19.266 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.266    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           1.254    20.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X105Y64        LUT4 (Prop_lut4_I1_O)        0.301    21.059 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.059    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.176    22.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X107Y59        LUT5 (Prop_lut5_I1_O)        0.150    22.935 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.998    23.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.326    24.259 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.018    25.277    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I1_O)        0.124    25.401 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[0]_INST_0/O
                         net (fo=7, routed)           0.950    26.351    design_1_i/Coor_PixelR_0/U0/CR_in[0]
    SLICE_X109Y59        LUT3 (Prop_lut3_I1_O)        0.124    26.475 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11/O
                         net (fo=1, routed)           0.471    26.946    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.331 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.331    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.445    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.684 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.000    27.684    design_1_i/Coor_PixelR_0/U0/CR_velue1[15]
    SLICE_X109Y62        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/C
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/Coor_PixelL_0/U0/CL_velue[4]
    SLICE_X102Y61        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[2]/C
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    design_1_i/Coor_PixelR_0/U0/CR_velue[2]
    SLICE_X106Y61        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[0]/C
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[0]/Q
                         net (fo=1, routed)           0.107     0.248    design_1_i/Coor_PixelR_0/U0/CR_velue[0]
    SLICE_X106Y61        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/vpxl_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.148ns (58.146%)  route 0.107ns (41.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[6]/C
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[6]/Q
                         net (fo=14, routed)          0.107     0.255    design_1_i/lijn_tekenen_0/U0/vpxl_i[6]
    SLICE_X105Y66        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/vpxl_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/HPixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/HPixel_out_reg[1]/C
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/HPixel_out_reg[1]/Q
                         net (fo=4, routed)           0.120     0.261    design_1_i/Coor_PixelR_0/U0/HPixel[1]
    SLICE_X107Y67        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.121     0.262    design_1_i/Coor_PixelL_0/U0/VSYNC_i
    SLICE_X106Y77        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/vpxl_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vPos_reg[5]/C
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vPos_reg[5]/Q
                         net (fo=7, routed)           0.123     0.264    design_1_i/beeld_generator_0/U0/vPos_reg_n_0_[5]
    SLICE_X99Y72         FDRE                                         r  design_1_i/beeld_generator_0/U0/vpxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/C
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/Q
                         net (fo=3, routed)           0.130     0.271    design_1_i/lijn_tekenen_0/U0/hpxl_i[2]
    SLICE_X107Y65        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.471%)  route 0.133ns (48.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[8]/C
    SLICE_X99Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[8]/Q
                         net (fo=5, routed)           0.133     0.274    design_1_i/tekenen_balletje/U0/vpxl_i[8]
    SLICE_X99Y71         FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.147%)  route 0.135ns (48.853%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/C
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/Q
                         net (fo=4, routed)           0.135     0.276    design_1_i/lijn_tekenen_0/U0/hpxl_i[1]
    SLICE_X107Y65        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.134ns  (logic 14.423ns (44.884%)  route 17.711ns (55.116%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.360    30.130    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y54        LUT6 (Prop_lut6_I4_O)        0.373    30.503 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.718    31.221    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X101Y51        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.083ns  (logic 14.423ns (44.956%)  route 17.660ns (55.044%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.646    30.416    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y50        LUT6 (Prop_lut6_I3_O)        0.373    30.789 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.381    31.169    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X100Y50        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.058ns  (logic 14.423ns (44.991%)  route 17.635ns (55.009%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.193    29.963    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y54        LUT6 (Prop_lut6_I4_O)        0.373    30.336 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.809    31.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X101Y52        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.033ns  (logic 14.423ns (45.025%)  route 17.610ns (54.975%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.030    29.800    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y55        LUT6 (Prop_lut6_I4_O)        0.373    30.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.947    31.120    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X101Y52        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.026ns  (logic 14.423ns (45.035%)  route 17.603ns (54.965%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.358    30.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.373    30.501 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.612    31.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X101Y54        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.013ns  (logic 14.423ns (45.054%)  route 17.590ns (54.946%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.985    29.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.373    30.128 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.971    31.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X102Y51        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.882ns  (logic 14.423ns (45.238%)  route 17.459ns (54.762%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.164    29.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y50        LUT6 (Prop_lut6_I3_O)        0.373    30.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.662    30.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X100Y50        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.748ns  (logic 14.423ns (45.430%)  route 17.325ns (54.570%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.173    29.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y55        LUT6 (Prop_lut6_I3_O)        0.373    30.316 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.519    30.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X101Y54        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.711ns  (logic 14.423ns (45.483%)  route 17.288ns (54.517%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.996    29.766    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y51        LUT6 (Prop_lut6_I3_O)        0.373    30.139 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.659    30.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X100Y51        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.589ns  (logic 14.423ns (45.658%)  route 17.166ns (54.342%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.803    -0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y43        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.835     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.228 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     5.748 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[23]
                         net (fo=30, routed)          2.867     8.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_82
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180/O
                         net (fo=1, routed)           0.000     8.739    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_180_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.252 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_123_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.369 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.369    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_88_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_34_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.643 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198/CO[1]
                         net (fo=34, routed)          2.156    11.799    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_198_n_2
    SLICE_X97Y38         LUT3 (Prop_lut3_I1_O)        0.360    12.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19/O
                         net (fo=2, routed)           0.860    13.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_19_n_0
    SLICE_X97Y38         LUT4 (Prop_lut4_I3_O)        0.332    13.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_23_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.749 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.414    15.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_4
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.048    16.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_5_n_0
    SLICE_X97Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.184 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    17.184    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_9_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.734    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.068 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.531    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.328    19.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.022    20.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.332    21.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.281    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           0.892    22.926    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.299    23.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.977    24.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.152    24.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.890    25.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.570 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.083    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.140    27.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X93Y57         LUT4 (Prop_lut4_I2_O)        0.306    27.853 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    27.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_98_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.499    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.154    29.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y50        LUT6 (Prop_lut6_I4_O)        0.373    30.297 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.379    30.676    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X100Y50        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.887ns  (logic 0.385ns (43.417%)  route 0.502ns (56.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.385    -1.178 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.502    -0.676    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X99Y59         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.518ns (48.322%)  route 0.554ns (51.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.554    -0.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y57        LUT6 (Prop_lut6_I5_O)        0.100    -0.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X100Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.091ns  (logic 0.418ns (38.296%)  route 0.673ns (61.704%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.673    -0.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y60         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.817%)  route 0.783ns (60.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.783    -0.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y57        LUT6 (Prop_lut6_I5_O)        0.100    -0.262 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X100Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.816%)  route 0.783ns (60.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.783    -0.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y57        LUT6 (Prop_lut6_I5_O)        0.100    -0.262 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X100Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.336ns  (logic 0.518ns (38.774%)  route 0.818ns (61.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.818    -0.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y57        LUT6 (Prop_lut6_I5_O)        0.100    -0.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X100Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.518ns (34.884%)  route 0.967ns (65.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.690    -0.455    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y55        LUT6 (Prop_lut6_I5_O)        0.100    -0.355 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.277    -0.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X101Y54        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.209ns (25.167%)  route 0.621ns (74.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.431    -0.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y55        LUT6 (Prop_lut6_I5_O)        0.045     0.014 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.191     0.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X101Y54        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.209ns (23.784%)  route 0.670ns (76.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.421    -0.041    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.045     0.004 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.249     0.253    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X101Y51        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.209ns (23.461%)  route 0.682ns (76.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.348    -0.114    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y55        LUT6 (Prop_lut6_I0_O)        0.045    -0.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.334     0.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X101Y52        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_system_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.632ns (17.951%)  route 7.458ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.825     9.089    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.632ns (17.951%)  route 7.458ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.825     9.089    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.632ns (17.951%)  route 7.458ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.825     9.089    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.632ns (17.951%)  route 7.458ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.825     9.089    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.632ns (17.972%)  route 7.447ns (82.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.815     9.078    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.478    -1.691    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.632ns (17.972%)  route 7.447ns (82.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.815     9.078    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.478    -1.691    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.632ns (17.972%)  route 7.447ns (82.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.815     9.078    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.478    -1.691    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.632ns (17.972%)  route 7.447ns (82.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.815     9.078    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.478    -1.691    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y51         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.632ns (18.244%)  route 7.312ns (81.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.679     8.943    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.632ns (18.244%)  route 7.312ns (81.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.632     8.140    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.264 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.679     8.943    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.201ns (49.336%)  route 0.206ns (50.664%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X99Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.206     0.364    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X100Y60        LUT5 (Prop_lut5_I0_O)        0.043     0.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.203ns (49.583%)  route 0.206ns (50.417%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X99Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.206     0.364    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X100Y60        LUT5 (Prop_lut5_I1_O)        0.045     0.409 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.258ns (45.680%)  route 0.307ns (54.320%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.307     0.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.042     0.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.565    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X99Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.873    -0.867    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X99Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.261ns (45.967%)  route 0.307ns (54.033%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.307     0.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.568 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X99Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.873    -0.867    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X99Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.261ns (42.342%)  route 0.355ns (57.658%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.355     0.571    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.616 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/p_1_in[0]
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.872    -0.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.261ns (42.342%)  route 0.355ns (57.658%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.355     0.571    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.616 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.872    -0.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.261ns (42.342%)  route 0.355ns (57.658%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.355     0.571    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.616 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.872    -0.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.262ns (42.435%)  route 0.355ns (57.565%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.355     0.571    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.046     0.617 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.617    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.872    -0.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y64         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.258ns (40.044%)  route 0.386ns (59.956%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.386     0.602    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y65         LUT4 (Prop_lut4_I2_O)        0.042     0.644 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.644    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1_n_0
    SLICE_X97Y65         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y65         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.261ns (40.322%)  route 0.386ns (59.678%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.386     0.602    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.647 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.647    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1_n_0
    SLICE_X97Y65         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y65         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/C





