// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module app_to_eth (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        from_app_V_dout,
        from_app_V_empty_n,
        from_app_V_read,
        src_mac_address_V_dout,
        src_mac_address_V_empty_n,
        src_mac_address_V_read,
        to_eth_V_din,
        to_eth_V_full_n,
        to_eth_V_write,
        mac_table_V_address0,
        mac_table_V_ce0,
        mac_table_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [80:0] from_app_V_dout;
input   from_app_V_empty_n;
output   from_app_V_read;
input  [47:0] src_mac_address_V_dout;
input   src_mac_address_V_empty_n;
output   src_mac_address_V_read;
output  [72:0] to_eth_V_din;
input   to_eth_V_full_n;
output   to_eth_V_write;
output  [7:0] mac_table_V_address0;
output   mac_table_V_ce0;
input  [47:0] mac_table_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg from_app_V_read;
reg src_mac_address_V_read;
reg[72:0] to_eth_V_din;
reg to_eth_V_write;
reg mac_table_V_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] state_V_load_load_fu_205_p1;
wire   [0:0] grp_nbreadreq_fu_116_p3;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op23_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_V_load_reg_496;
reg   [0:0] tmp_4_reg_505;
reg    ap_predicate_op48_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [95:0] eth_dst_src_V;
reg   [2:0] state_V;
reg   [0:0] app_packet_in_last_V;
reg   [47:0] dest_mac_address_V;
reg   [7:0] app_packet_in_tkeep_s;
reg   [63:0] app_packet_in_data_V;
reg   [7:0] app_packet_in_tdest_s;
reg    from_app_V_blk_n;
wire    ap_block_pp0_stage0;
reg    to_eth_V_blk_n;
reg    src_mac_address_V_blk_n;
reg   [7:0] reg_195;
reg   [0:0] tmp_last_V_reg_500;
wire   [64:0] tmp_19_fu_223_p1;
reg   [64:0] tmp_19_reg_509;
reg   [0:0] tmp_reg_514;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_i_fu_277_p1;
wire   [72:0] tmp_518_fu_300_p3;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_3_2_fu_312_p4;
wire   [72:0] tmp_2_2_fu_360_p8;
wire   [72:0] tmp_1_2_fu_467_p10;
wire   [95:0] p_Result_s_fu_379_p3;
wire   [2:0] storemerge_i_fu_227_p3;
wire   [2:0] storemerge3_i_fu_241_p3;
wire   [0:0] grp_fu_155_p3;
wire   [63:0] tmp_data_V_1_fu_213_p1;
wire   [63:0] tmp_15_fu_267_p1;
wire   [7:0] grp_fu_169_p4;
wire   [7:0] tmp_14_fu_336_p1;
wire   [7:0] tmp_10_fu_350_p4;
wire   [7:0] tmp_9_fu_340_p4;
wire   [7:0] tmp_8_fu_326_p4;
wire   [7:0] tmp_s_fu_393_p4;
wire   [7:0] tmp_2_fu_413_p4;
wire   [7:0] tmp_13_fu_423_p1;
wire   [7:0] tmp_6_fu_447_p4;
wire   [7:0] tmp_3_fu_427_p4;
wire   [7:0] tmp_7_fu_457_p4;
wire   [7:0] tmp_5_fu_437_p4;
wire   [7:0] tmp_1_fu_403_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_100;
reg    ap_condition_177;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 eth_dst_src_V = 96'd0;
#0 state_V = 3'd0;
#0 app_packet_in_last_V = 1'd0;
#0 dest_mac_address_V = 48'd0;
#0 app_packet_in_tkeep_s = 8'd0;
#0 app_packet_in_data_V = 64'd0;
#0 app_packet_in_tdest_s = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_100)) begin
        if ((ap_predicate_op23_read_state1 == 1'b1)) begin
            app_packet_in_data_V <= tmp_15_fu_267_p1;
        end else if ((ap_predicate_op7_read_state1 == 1'b1)) begin
            app_packet_in_data_V <= tmp_data_V_1_fu_213_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_100)) begin
        if ((ap_predicate_op23_read_state1 == 1'b1)) begin
            state_V <= 3'd1;
        end else if ((state_V_load_load_fu_205_p1 == 3'd1)) begin
            state_V <= 3'd2;
        end else if ((state_V_load_load_fu_205_p1 == 3'd2)) begin
            state_V <= 3'd3;
        end else if ((state_V_load_load_fu_205_p1 == 3'd3)) begin
            state_V <= storemerge3_i_fu_241_p3;
        end else if ((ap_predicate_op7_read_state1 == 1'b1)) begin
            state_V <= storemerge_i_fu_227_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1)))) begin
        app_packet_in_last_V <= from_app_V_dout[32'd64];
        app_packet_in_tdest_s <= {{from_app_V_dout[72:65]}};
        reg_195 <= {{from_app_V_dout[80:73]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd0) & (tmp_reg_514 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op48_write_state2 == 1'b1)))) begin
        app_packet_in_tkeep_s <= reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd0) & (tmp_reg_514 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dest_mac_address_V <= mac_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eth_dst_src_V <= p_Result_s_fu_379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_V_load_reg_496 <= state_V;
        tmp_last_V_reg_500 <= app_packet_in_last_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1))) begin
        tmp_19_reg_509 <= tmp_19_fu_223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_reg_505 <= from_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_514 <= from_app_V_empty_n;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        from_app_V_blk_n = from_app_V_empty_n;
    end else begin
        from_app_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1)))) begin
        from_app_V_read = 1'b1;
    end else begin
        from_app_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mac_table_V_ce0 = 1'b1;
    end else begin
        mac_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        src_mac_address_V_blk_n = src_mac_address_V_empty_n;
    end else begin
        src_mac_address_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_mac_address_V_read = 1'b1;
    end else begin
        src_mac_address_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((state_V_load_reg_496 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((state_V_load_reg_496 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((state_V_load_reg_496 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op48_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        to_eth_V_blk_n = to_eth_V_full_n;
    end else begin
        to_eth_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_177)) begin
        if ((state_V_load_reg_496 == 3'd1)) begin
            to_eth_V_din = tmp_1_2_fu_467_p10;
        end else if ((state_V_load_reg_496 == 3'd2)) begin
            to_eth_V_din = tmp_2_2_fu_360_p8;
        end else if ((state_V_load_reg_496 == 3'd3)) begin
            to_eth_V_din = tmp_3_2_fu_312_p4;
        end else if ((ap_predicate_op48_write_state2 == 1'b1)) begin
            to_eth_V_din = tmp_518_fu_300_p3;
        end else begin
            to_eth_V_din = 'bx;
        end
    end else begin
        to_eth_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_V_load_reg_496 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op48_write_state2 == 1'b1)))) begin
        to_eth_V_write = 1'b1;
    end else begin
        to_eth_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((src_mac_address_V_empty_n == 1'b0) | ((state_V_load_reg_496 == 3'd1) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd2) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd3) & (to_eth_V_full_n == 1'b0)) | ((to_eth_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((src_mac_address_V_empty_n == 1'b0) | ((state_V_load_reg_496 == 3'd1) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd2) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd3) & (to_eth_V_full_n == 1'b0)) | ((to_eth_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((src_mac_address_V_empty_n == 1'b0) | ((state_V_load_reg_496 == 3'd1) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd2) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd3) & (to_eth_V_full_n == 1'b0)) | ((to_eth_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((from_app_V_empty_n == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((src_mac_address_V_empty_n == 1'b0) | ((state_V_load_reg_496 == 3'd1) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd2) & (to_eth_V_full_n == 1'b0)) | ((state_V_load_reg_496 == 3'd3) & (to_eth_V_full_n == 1'b0)) | ((to_eth_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_100 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_177 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op23_read_state1 = ((grp_nbreadreq_fu_116_p3 == 1'd1) & (state_V == 3'd0));
end

always @ (*) begin
    ap_predicate_op48_write_state2 = ((tmp_4_reg_505 == 1'd1) & (state_V_load_reg_496 == 3'd4));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_116_p3 == 1'd1) & (state_V == 3'd4));
end

assign grp_fu_155_p3 = from_app_V_dout[32'd64];

assign grp_fu_169_p4 = {{from_app_V_dout[72:65]}};

assign grp_nbreadreq_fu_116_p3 = from_app_V_empty_n;

assign mac_table_V_address0 = tmp_i_fu_277_p1;

assign p_Result_s_fu_379_p3 = {{dest_mac_address_V}, {src_mac_address_V_dout}};

assign state_V_load_load_fu_205_p1 = state_V;

assign storemerge3_i_fu_241_p3 = ((app_packet_in_last_V[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign storemerge_i_fu_227_p3 = ((grp_fu_155_p3[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign tmp_10_fu_350_p4 = {{eth_dst_src_V[15:8]}};

assign tmp_13_fu_423_p1 = dest_mac_address_V[7:0];

assign tmp_14_fu_336_p1 = eth_dst_src_V[7:0];

assign tmp_15_fu_267_p1 = from_app_V_dout[63:0];

assign tmp_19_fu_223_p1 = from_app_V_dout[64:0];

assign tmp_1_2_fu_467_p10 = {{{{{{{{{{{{{{{{9'd510}, {tmp_s_fu_393_p4}}}, {tmp_2_fu_413_p4}}}, {tmp_13_fu_423_p1}}}, {tmp_6_fu_447_p4}}}, {tmp_3_fu_427_p4}}}, {tmp_7_fu_457_p4}}}, {tmp_5_fu_437_p4}}}, {tmp_1_fu_403_p4}};

assign tmp_1_fu_403_p4 = {{dest_mac_address_V[47:40]}};

assign tmp_2_2_fu_360_p8 = {{{{{{{{{{{{17'd130560}, {app_packet_in_tdest_s}}}, {16'd116}}}, {tmp_14_fu_336_p1}}}, {tmp_10_fu_350_p4}}}, {tmp_9_fu_340_p4}}}, {tmp_8_fu_326_p4}};

assign tmp_2_fu_413_p4 = {{src_mac_address_V_dout[47:40]}};

assign tmp_3_2_fu_312_p4 = {{{app_packet_in_tkeep_s}, {tmp_last_V_reg_500}}, {app_packet_in_data_V}};

assign tmp_3_fu_427_p4 = {{dest_mac_address_V[23:16]}};

assign tmp_518_fu_300_p3 = {{reg_195}, {tmp_19_reg_509}};

assign tmp_5_fu_437_p4 = {{dest_mac_address_V[39:32]}};

assign tmp_6_fu_447_p4 = {{dest_mac_address_V[15:8]}};

assign tmp_7_fu_457_p4 = {{dest_mac_address_V[31:24]}};

assign tmp_8_fu_326_p4 = {{eth_dst_src_V[31:24]}};

assign tmp_9_fu_340_p4 = {{eth_dst_src_V[23:16]}};

assign tmp_data_V_1_fu_213_p1 = from_app_V_dout[63:0];

assign tmp_i_fu_277_p1 = grp_fu_169_p4;

assign tmp_s_fu_393_p4 = {{src_mac_address_V_dout[39:32]}};

endmodule //app_to_eth
