<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Contiki-NG: arch/cpu/cc2538/dev/rfcore-sfr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rfcore-sfr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rfcore-sfr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * \addtogroup cc2538-rfcore</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * \file</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * Header with declarations of the RF Core SFR registers. Includes</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * declarations of MAC timer registers.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef RFCORE_SFR_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/** \name RFCORE_SFR register offsets (MAC Timer)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf7d2e3b364feb66810e05604013d3c74">   45</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTCSPCFG     0x40088800 </span><span class="comment">/**&lt; MAC Timer event configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gadefd47d68b68c367b3eb32b74a0d267c">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTCTRL       0x40088804 </span><span class="comment">/**&lt; MAC Timer control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac6c0354a5d2304bb4662eeccbe4a8abc">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM       0x40088808 </span><span class="comment">/**&lt; MAC Timer interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8697e7ab14383eb6bf2235e2d3d0cb26">   48</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF       0x4008880C </span><span class="comment">/**&lt; MAC Timer interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5a0fb28396a5e85a7df1dc88355536ac">   49</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMSEL       0x40088810 </span><span class="comment">/**&lt; MAC Timer multiplex select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga667789e2b309a91d8ae5e66aff8602be">   50</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTM0         0x40088814 </span><span class="comment">/**&lt; MAC Timer MUX register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga067f77bd69709cfba10d0114558a7190">   51</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTM1         0x40088818 </span><span class="comment">/**&lt; MAC Timer MUX register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5f3f5949ecc6c25cc45b40711217cdff">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMOVF2      0x4008881C </span><span class="comment">/**&lt; MAC Timer MUX overflow 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga82bfbef302b9bb16c5adb7451e231955">   53</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMOVF1      0x40088820 </span><span class="comment">/**&lt; MAC Timer MUX overflow 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7ace540b5a8cd409f018b5438c8b28a0">   54</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMOVF0      0x40088824 </span><span class="comment">/**&lt; MAC Timer MUX overflow 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/** \name RFCORE_SFR register offsets (RF)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gabfa3bf635632eca7337a3d2551ca67d2">   60</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFDATA       0x40088828 </span><span class="comment">/**&lt; TX/RX FIFO data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab9d44e15cf123daf981d17c41b1674b6">   61</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF       0x4008882C </span><span class="comment">/**&lt; RF error interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacb2a1b183bc37b5c94d888cb6183a66a">   62</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1      0x40088830 </span><span class="comment">/**&lt; RF interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad19560392ce1d533cf1d79a14b79edb8">   63</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0      0x40088834 </span><span class="comment">/**&lt; RF interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga40673ad35ff0b698efa9fd9d137dacd2">   64</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFST         0x40088838 </span><span class="comment">/**&lt; RF CSMA-CA/strobe processor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTCSPCFG register bit masks</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga13dc2f74aa8fbd47daee4711b62cd78f">   70</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTCSPCFG_MACTIMER_EVENMT_CFG 0x00000070 </span><span class="comment">/**&lt; MT_EVENT2 pulse event trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad3117663812a061492160e14ec843336">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTCSPCFG_MACTIMER_EVENT1_CFG 0x00000007 </span><span class="comment">/**&lt; MT_EVENT1 pulse event trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTCTRL register bit masks</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa3f9ff4fec5151b8e3414c93dc126104">   77</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTCTRL_LATCH_MODE 0x00000008 </span><span class="comment">/**&lt; OVF counter latch mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1e7e0d8684f259516709caf5f02387a0">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTCTRL_STATE      0x00000004 </span><span class="comment">/**&lt; State of MAC Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4350e1dc1c1b3de4dddeb8a72914cecf">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTCTRL_SYNC       0x00000002 </span><span class="comment">/**&lt; Timer start/stop timing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5ff4c6cc88db9ea0f4db33efaf30fd22">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTCTRL_RUN        0x00000001 </span><span class="comment">/**&lt; Timer start/stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTIRQM register bit masks</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8076127a41076c9435443c04dd7063df">   86</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE2M 0x00000020 </span><span class="comment">/**&lt; MACTIMER_OVF_COMPARE2 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa5124723220e5f45c9fa84ad97c58d84">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE1M 0x00000010 </span><span class="comment">/**&lt; MACTIMER_OVF_COMPARE1 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga567bdff3100639bf034c42a0ab17994b">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_OVF_PERM      0x00000008 </span><span class="comment">/**&lt; MACTIMER_OVF_PER mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaeb9729c3aa6ecf1f83850939dbaeb9c1">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_COMPARE2M     0x00000004 </span><span class="comment">/**&lt; MACTIMER_COMPARE2 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6cc036cef2ab1d19120b305cbc15b49c">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_COMPARE1M     0x00000002 </span><span class="comment">/**&lt; MACTIMER_COMPARE1 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9193f65b623651536b3e0a9ec859ebff">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQM_MACTIMER_PERM          0x00000001 </span><span class="comment">/**&lt; MACTIMER_PER mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTIRQF register bit masks</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga21e0f384f8868dcada3e466f318db2e0">   97</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE2F 0x00000020 </span><span class="comment">/**&lt; MACTIMER_OVF_COMPARE2 flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7e2bd988de507d221c0522afc5d78e92">   98</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE1F 0x00000010 </span><span class="comment">/**&lt; MACTIMER_OVF_COMPARE1 flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gabef4ec0083189e89ac65a3ef5f6aa5ca">   99</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_OVF_PERF      0x00000008 </span><span class="comment">/**&lt; MACTIMER_OVF_PER flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga03bc2ee38ee37be14231a523ead18445">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_COMPARE2F     0x00000004 </span><span class="comment">/**&lt; MACTIMER_COMPARE2 flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2be1f6eae16cb1d6959374f2a64c7b73">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_COMPARE1F     0x00000002 </span><span class="comment">/**&lt; MACTIMER_COMPARE1 flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad6a7fad94a6a829bf671ad203ee16b68">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTIRQF_MACTIMER_PERF          0x00000001 </span><span class="comment">/**&lt; MACTIMER_PER flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTMSEL register bit masks</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga76b2a8273826259d088fd7a6d7705745">  108</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTMSEL_MTMOVFSEL 0x00000070 </span><span class="comment">/**&lt; MTMOVF register select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaeaa57ff7428096be0131f0fc7948af75">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMSEL_MTMSEL    0x00000007 </span><span class="comment">/**&lt; MTM register select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTM[0:2] register bit masks</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga33b22f575328ad3b63d66e0c793213d5">  115</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTM0_MTM0       0x000000FF </span><span class="comment">/**&lt; Register[7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac10064e3e673da16378ff163b835ff34">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTM1_MTM1       0x000000FF </span><span class="comment">/**&lt; Register[15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga07b58ce86dae3d405650b576c13adcb5">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMOVF2_MTMOVF2 0x000000FF </span><span class="comment">/**&lt; Register[23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/** \name RFCORE_SFR_MTMOVF[1:0] register bit masks</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1cbceebf2ebf342cf14f6eaa7fc24ff4">  123</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_MTMOVF1_MTMOVF1 0x000000FF </span><span class="comment">/**&lt; Register[15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5c3ebb67909b74d7b659d422bb10d581">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_MTMOVF0_MTMOVF0 0x000000FF </span><span class="comment">/**&lt; Register[7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/** \name RFCORE_SFR_RFDATA register bit masks</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5215f6a59a242c19e38deb95eb12234e">  130</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFDATA_RFD 0x000000FF </span><span class="comment">/**&lt; Read/Write Data from RF FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/** \name RFCORE_SFR_RFERRF register bit masks</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3eff2940ea127bd8f0533cd04ecef851">  136</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFERRF_STROBEERR 0x00000040 </span><span class="comment">/**&lt; Strobe error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga887318906cb5470d4e2d25933d797e9d">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_TXUNDERF  0x00000020 </span><span class="comment">/**&lt; TX FIFO underflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga984a97885c372e36a0a451a5b0d46345">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_TXOVERF   0x00000010 </span><span class="comment">/**&lt; TX FIFO overflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0f58ea0813da4141fb6562087e0324e1">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_RXUNDERF  0x00000008 </span><span class="comment">/**&lt; RX FIFO underflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6fffc0b32e95b86fff18f26b09761a39">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_RXOVERF   0x00000004 </span><span class="comment">/**&lt; RX FIFO overflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8e029087f25364bec9aa633d3a5712af">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_RXABO     0x00000002 </span><span class="comment">/**&lt; Frame RX was aborted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1f85898843f9b4aee72ae48eba7c36dd">  142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFERRF_NLOCK     0x00000001 </span><span class="comment">/**&lt; Frequency synthesizer lock error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/** \name RFCORE_SFR_RFIRQF1 register bit masks</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3e939f295a2aa662f488137fd62a7bbe">  148</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFIRQF1_CSP_WAIT   0x00000020 </span><span class="comment">/**&lt; CSP Execution continued */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2cf29cf2a78d267e63e80cff040d54bd">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1_CSP_STOP   0x00000010 </span><span class="comment">/**&lt; CSP has stopped program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3d48f60f380d71a6b726c3307d805168">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1_CSP_MANINT 0x00000008 </span><span class="comment">/**&lt; CSP Manual interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga82e271667bedd157f08c2e7a8800f12a">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1_RFIDLE     0x00000004 </span><span class="comment">/**&lt; IDLE state entered */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga64737ef2e4b3711526d81b62e6eddaf8">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1_TXDONE     0x00000002 </span><span class="comment">/**&lt; Complete frame TX finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga184bbb58f86dd5437ea7baf1a9bc0b87">  153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF1_TXACKDONE  0x00000001 </span><span class="comment">/**&lt; ACK frame TX finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/** \name RFCORE_SFR_RFIRQF0 register bit masks</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0d7e82cd81541dff7e218ded0f2ed3df">  159</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFIRQF0_RXMASKZERO      0x00000080 </span><span class="comment">/**&lt; RXENABLE gone all-zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga01f754c0762d0b3dd79dfbcb052cbf56">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_RXPKTDONE       0x00000040 </span><span class="comment">/**&lt; Complete frame RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga97a355d85dea5c9f94821845cbdf7bfc">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_FRAME_ACCEPTED  0x00000020 </span><span class="comment">/**&lt; Frame has passed frame filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaae5450a2809dccfbf5ae60e959ef1213">  162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_SRC_MATCH_FOUND 0x00000010 </span><span class="comment">/**&lt; Source match is found */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaccb72c7917bbb39eeb910d36207b24b4">  163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_SRC_MATCH_DONE  0x00000008 </span><span class="comment">/**&lt; Source matching is complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8011ac0ea11e545a5ac5b192891bba5c">  164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_FIFOP           0x00000004 </span><span class="comment">/**&lt; RX FIFO exceeded threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gabb41d261452f00870645fc64dc5d350f">  165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_SFD             0x00000002 </span><span class="comment">/**&lt; SFD TX or RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7ced76e41f2f7d7fe5a34a526a4028ed">  166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_SFR_RFIRQF0_ACT_UNUSED      0x00000001 </span><span class="comment">/**&lt; Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/** \name RFCORE_SFR_RFST register bit masks</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga623f1f89cb0db6cbda89a564adbd6fa7">  172</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR 0x000000FF </span><span class="comment">/**&lt; Data written to this register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RFCORE_SFR_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 31 2017 23:28:47 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
