Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Nov 29 14:31:25 2017
| Host             : Fred-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Project_top_power_routed.rpt -pb Project_top_power_summary_routed.pb -rpx Project_top_power_routed.rpx
| Design           : Project_top
| Device           : xc7a100tfgg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.089 |
| Dynamic (W)              | 0.974 |
| Device Static (W)        | 0.115 |
| Total Off-Chip Power (W) | 0.537 |
| Effective TJA (C/W)      | 2.7   |
| Max Ambient (C)          | 97.1  |
| Junction Temperature (C) | 27.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.111 |       32 |       --- |             --- |
| Slice Logic              |     0.037 |    63044 |       --- |             --- |
|   LUT as Logic           |     0.030 |    20303 |     63400 |           32.02 |
|   LUT as Distributed RAM |     0.004 |     1776 |     19000 |            9.35 |
|   Register               |     0.002 |    24654 |    126800 |           19.44 |
|   CARRY4                 |    <0.001 |     1335 |     15850 |            8.42 |
|   LUT as Shift Register  |    <0.001 |     3158 |     19000 |           16.62 |
|   F7/F8 Muxes            |    <0.001 |      597 |     63400 |            0.94 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |    <0.001 |     3879 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.045 |    46068 |       --- |             --- |
| Block RAM                |     0.028 |     22.5 |       135 |           16.67 |
| MMCM                     |     0.194 |        2 |         6 |           33.33 |
| PLL                      |     0.117 |        1 |         6 |           16.67 |
| I/O                      |     0.329 |       93 |       285 |           32.63 |
| PHASER                   |     0.113 |       14 |       --- |             --- |
| Static Power             |     0.115 |          |           |                 |
| Total                    |     1.089 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.276 |       0.259 |      0.017 |
| Vccaux    |       1.800 |     0.295 |       0.277 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.024 |       0.020 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.521 |       0.517 |      0.004 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_in                                                                                                                                                    | clk_in                                                                                                                                                                                                                                                       |            40.0 |
| clk_out1_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clk_out1_PLL_ip                                                                                                                                                                                                                             |            50.0 |
| clk_out2_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clk_out2_PLL_ip                                                                                                                                                                                                                             |            10.0 |
| clk_out3_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clk_out3_PLL_ip                                                                                                                                                                                                                             |             5.0 |
| clk_out4_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clk_out4_PLL_ip                                                                                                                                                                                                                             |             6.0 |
| clk_out5_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clk_out5_PLL_ip                                                                                                                                                                                                                             |            50.0 |
| clk_pll_i                                                                                                                                                 | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.0 |
| clkfbout_PLL_ip                                                                                                                                           | PLL_ip_inst/inst/clkfbout_PLL_ip                                                                                                                                                                                                                             |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                         |            33.0 |
| freq_refclk                                                                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.0 |
| mem_refclk                                                                                                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.0 |
| mii_rtl_rx_clk                                                                                                                                            | mii_rtl_rx_clk                                                                                                                                                                                                                                               |            40.0 |
| mii_rtl_tx_clk                                                                                                                                            | mii_rtl_tx_clk                                                                                                                                                                                                                                               |            40.0 |
| oserdes_clk                                                                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.0 |
| oserdes_clk_1                                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.0 |
| oserdes_clk_2                                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.0 |
| oserdes_clk_3                                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.0 |
| oserdes_clkdiv                                                                                                                                            | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             6.0 |
| oserdes_clkdiv_2                                                                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.0 |
| pll_clk3_out                                                                                                                                              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.0 |
| pll_clkfbout                                                                                                                                              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             6.0 |
| sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                        | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                          |            33.3 |
| sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                      | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                 |            33.3 |
| sync_pulse                                                                                                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            48.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| Project_top                                                                                             |     0.974 |
|   AD_deal_block_inst                                                                                    |     0.030 |
|     AD_fifo_rd_ctrl_inst                                                                                |    <0.001 |
|     AD_inst                                                                                             |     0.026 |
|       AD_frame_A                                                                                        |    <0.001 |
|     Ch_data_deal_block_A                                                                                |     0.002 |
|       ad_data_sample_inst                                                                               |     0.002 |
|       data_convert_inst                                                                                 |    <0.001 |
|       zero_calibrate_inst                                                                               |    <0.001 |
|     Ch_data_deal_block_B                                                                                |    <0.001 |
|       ad_data_sample_inst                                                                               |    <0.001 |
|     Ch_data_deal_block_C                                                                                |    <0.001 |
|       ad_data_sample_inst                                                                               |    <0.001 |
|     Ch_data_deal_block_D                                                                                |    <0.001 |
|       ad_data_sample_inst                                                                               |    <0.001 |
|     FIFO_AD_ip_inst                                                                                     |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gr1.grdc2.rdc                                                                           |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gdm.dm_gen.dm                                                                           |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                     |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|   FIFO_series_block                                                                                     |     0.007 |
|     FIFO_time_code_ip_A                                                                                 |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gdm.dm_gen.dm                                                                           |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                      |    <0.001 |
|                   RAM_reg_0_15_12_17                                                                    |    <0.001 |
|                   RAM_reg_0_15_18_23                                                                    |    <0.001 |
|                   RAM_reg_0_15_24_29                                                                    |    <0.001 |
|                   RAM_reg_0_15_30_31                                                                    |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                     |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_time_code_ip_B                                                                                 |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_time_code_ip_C                                                                                 |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_time_code_ip_D                                                                                 |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_wr_ddr3_ip_A                                                                                   |     0.002 |
|       U0                                                                                                |     0.002 |
|         inst_fifo_gen                                                                                   |     0.002 |
|           gconvfifo.rf                                                                                  |     0.002 |
|             grf.rf                                                                                      |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gr1.grdc2.rdc                                                                           |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                   c2                                                                                    |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_wr_ddr3_ip_B                                                                                   |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gr1.grdc2.rdc                                                                           |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                   c1                                                                                    |     0.000 |
|                   c2                                                                                    |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_wr_ddr3_ip_C                                                                                   |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gr1.grdc2.rdc                                                                           |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                   c1                                                                                    |     0.000 |
|                   c2                                                                                    |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|     FIFO_wr_ddr3_ip_D                                                                                   |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                   |    <0.001 |
|           gconvfifo.rf                                                                                  |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gr1.grdc2.rdc                                                                           |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                   c1                                                                                    |     0.000 |
|                   c2                                                                                    |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                |    <0.001 |
|   PLL_ip_inst                                                                                           |     0.107 |
|     inst                                                                                                |     0.107 |
|   clk_domain_cov_inst                                                                                   |    <0.001 |
|   dbg_hub                                                                                               |     0.003 |
|     inst                                                                                                |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                            |     0.002 |
|           U_ICON_INTERFACE                                                                              |     0.001 |
|             U_CMD1                                                                                      |    <0.001 |
|             U_CMD2                                                                                      |    <0.001 |
|             U_CMD3                                                                                      |    <0.001 |
|             U_CMD4                                                                                      |    <0.001 |
|             U_CMD5                                                                                      |    <0.001 |
|             U_CMD6_RD                                                                                   |    <0.001 |
|               U_RD_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                             |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD6_WR                                                                                   |    <0.001 |
|               U_WR_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD7_CTL                                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                                               |    <0.001 |
|             U_TIMER                                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                |    <0.001 |
|           U_CMD                                                                                         |    <0.001 |
|           U_STAT                                                                                        |    <0.001 |
|           U_SYNC                                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                 |    <0.001 |
|   ddr3_block_inst                                                                                       |    <0.001 |
|     wr_ddr3_ctrl_block                                                                                  |    <0.001 |
|       wr_ddr3_ctrl_A                                                                                    |    <0.001 |
|     wr_ddr3_data_sel                                                                                    |    <0.001 |
|   handle_isa                                                                                            |     0.006 |
|     inst                                                                                                |     0.006 |
|       get_ch_param                                                                                      |    <0.001 |
|         wreg_ch_filter_data_d62                                                                         |    <0.001 |
|           generator_isa_get_fifo                                                                        |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               inst_fifo_gen                                                                             |    <0.001 |
|                 gconvfifo.rf                                                                            |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|         wreg_ch_noise_amp_cof_d64_w16                                                                   |     0.000 |
|         wreg_ch_sample_rate_d56_w16                                                                     |    <0.001 |
|         wreg_ch_trig_dropratio_d79_w8                                                                   |     0.000 |
|         wreg_ch_trig_droptime_d76_w16                                                                   |     0.000 |
|         wreg_ch_zero_cal_d55_w16                                                                        |    <0.001 |
|       get_ddr_param                                                                                     |    <0.001 |
|         wreg_ddr_ctrl_d47_w8                                                                            |    <0.001 |
|       get_mem_param                                                                                     |    <0.001 |
|         wreg_mem_addr_d15_w16                                                                           |    <0.001 |
|         wreg_mem_ctrl_d14_w8                                                                            |    <0.001 |
|         wreg_mem_data_d17                                                                               |    <0.001 |
|           generator_isa_get_fifo                                                                        |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               inst_fifo_gen                                                                             |    <0.001 |
|                 gconvfifo.rf                                                                            |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|       get_out_param                                                                                     |    <0.001 |
|         wreg_out_time_d25                                                                               |    <0.001 |
|           generator_isa_get_fifo                                                                        |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               inst_fifo_gen                                                                             |    <0.001 |
|                 gconvfifo.rf                                                                            |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|         wreg_out_trig_droptime_d39_w16                                                                  |     0.000 |
|       get_series_param                                                                                  |    <0.001 |
|         wreg_series_comp_num_d104_w16                                                                   |    <0.001 |
|         wreg_series_comp_ratio_d103_w32                                                                 |    <0.001 |
|         wreg_series_ctrl_d100_w8                                                                        |    <0.001 |
|         wreg_series_data_type_d101_w8                                                                   |    <0.001 |
|         wreg_series_sample_cycle_d102_w8                                                                |    <0.001 |
|         wreg_series_start_ddraddr_d106_w32                                                              |    <0.001 |
|         wreg_series_stop_ddraddr_d107_w32                                                               |    <0.001 |
|       get_system_param                                                                                  |    <0.001 |
|         wreg_system_ch_sel_d09_w8                                                                       |    <0.001 |
|         wreg_system_ctrl_d01_w8                                                                         |    <0.001 |
|         wreg_system_sync_max_d07_w16                                                                    |     0.000 |
|       inout_isa                                                                                         |    <0.001 |
|         IOBUF_inst0                                                                                     |     0.000 |
|         IOBUF_inst1                                                                                     |     0.000 |
|         IOBUF_inst2                                                                                     |     0.000 |
|         IOBUF_inst3                                                                                     |     0.000 |
|         IOBUF_inst4                                                                                     |     0.000 |
|         IOBUF_inst5                                                                                     |     0.000 |
|         IOBUF_inst6                                                                                     |     0.000 |
|         IOBUF_inst7                                                                                     |     0.000 |
|       send_param_all                                                                                    |     0.004 |
|         rreg_ddr_data_d23                                                                               |     0.003 |
|           send_bigram                                                                                   |     0.003 |
|             U0                                                                                          |     0.003 |
|               inst_blk_mem_gen                                                                          |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.003 |
|                   valid.cstr                                                                            |     0.003 |
|                     ramloop[0].ram.r                                                                    |     0.003 |
|                       prim_noinit.ram                                                                   |     0.003 |
|         rreg_ddr_status_d22_w8                                                                          |    <0.001 |
|         rreg_mem_data_d19                                                                               |    <0.001 |
|           send_samllram                                                                                 |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               inst_blk_mem_gen                                                                          |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                   valid.cstr                                                                            |    <0.001 |
|                     ramloop[0].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                   |    <0.001 |
|         rreg_series_data_d71                                                                            |    <0.001 |
|           send_bigram                                                                                   |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               inst_blk_mem_gen                                                                          |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                   valid.cstr                                                                            |    <0.001 |
|                     ramloop[0].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                   |    <0.001 |
|         rreg_series_maxdata_d70_w79                                                                     |    <0.001 |
|         rreg_series_starttime_d68_w64                                                                   |    <0.001 |
|         rreg_series_stoptime_d69_w64                                                                    |    <0.001 |
|         rreg_series_trigger_starttime_d72_w64                                                           |    <0.001 |
|         rreg_series_trigger_stoptime_d73_w64                                                            |    <0.001 |
|         rreg_system_batteryvalue_d13_w16                                                                |    <0.001 |
|         rreg_system_coe_d09                                                                             |    <0.001 |
|           send_rom_data                                                                                 |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               synth_options.dist_mem_inst                                                               |    <0.001 |
|                 gen_rom.rom_inst                                                                        |    <0.001 |
|         rreg_system_debug1_d01_w08                                                                      |    <0.001 |
|         rreg_system_rtctime_d11_w64                                                                     |    <0.001 |
|         rreg_system_syncfrq_d15_w32                                                                     |    <0.001 |
|         rreg_system_version_d10_w48                                                                     |    <0.001 |
|         select_send                                                                                     |    <0.001 |
|   par_updata_inst                                                                                       |     0.001 |
|     series_data_ctrl_inst                                                                               |    <0.001 |
|   rd_ddr3_ctrl_inst                                                                                     |    <0.001 |
|   series_data_gather_block                                                                              |     0.003 |
|     series_data_gather_A                                                                                |     0.001 |
|     series_data_gather_B                                                                                |    <0.001 |
|     series_data_gather_C                                                                                |    <0.001 |
|     series_data_gather_D                                                                                |    <0.001 |
|   sub_BD_inst                                                                                           |     0.718 |
|     mdio_rtl_mdio_iobuf                                                                                 |    <0.001 |
|     sub_BD_i                                                                                            |     0.718 |
|       MY_AXI_MASTER_FULL_ip_0                                                                           |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst                                               |    <0.001 |
|       axi_ethernetlite_0                                                                                |     0.008 |
|         U0                                                                                              |     0.008 |
|           BUS_RST_RX_SYNC_CORE_I                                                                        |    <0.001 |
|           BUS_RST_TX_SYNC_CORE_I                                                                        |    <0.001 |
|           CDC_PHY_TX_DATA_OUT                                                                           |    <0.001 |
|           CDC_PHY_TX_EN_O                                                                               |    <0.001 |
|           I_AXI_NATIVE_IPIF                                                                             |    <0.001 |
|           XEMAC_I                                                                                       |     0.008 |
|             EMAC_I                                                                                      |     0.003 |
|               CDC_TX_CLK                                                                                |    <0.001 |
|               NODEMACADDRRAMI                                                                           |    <0.001 |
|                 ram16x4i                                                                                |    <0.001 |
|                   ram16x1_0                                                                             |    <0.001 |
|                   ram16x1_1                                                                             |    <0.001 |
|                   ram16x1_2                                                                             |    <0.001 |
|                   ram16x1_3                                                                             |    <0.001 |
|               RX                                                                                        |     0.001 |
|                 INST_CRCGENRX                                                                           |    <0.001 |
|                 INST_RX_INTRFCE                                                                         |    <0.001 |
|                   CDC_FIFO_RST                                                                          |    <0.001 |
|                   I_RX_FIFO                                                                             |    <0.001 |
|                     LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                              |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gras.rsts                                                                 |    <0.001 |
|                               grhf.rhf                                                                  |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwas.wsts                                                                 |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 INST_RX_STATE                                                                           |    <0.001 |
|               TX                                                                                        |     0.002 |
|                 CDC_PHY_TX_RST                                                                          |    <0.001 |
|                 CDC_TX_EN                                                                               |    <0.001 |
|                 INST_CRCCOUNTER                                                                         |    <0.001 |
|                 INST_CRCGENTX                                                                           |    <0.001 |
|                   NSR                                                                                   |    <0.001 |
|                 INST_DEFERRAL_CONTROL                                                                   |    <0.001 |
|                   inst_deferral_state                                                                   |    <0.001 |
|                   inst_ifgp1_count                                                                      |    <0.001 |
|                   inst_ifgp2_count                                                                      |    <0.001 |
|                 INST_TXBUSFIFOWRITENIBBLECOUNT                                                          |    <0.001 |
|                 INST_TXNIBBLECOUNT                                                                      |    <0.001 |
|                 INST_TX_INTRFCE                                                                         |    <0.001 |
|                   CDC_FIFO_EMPTY                                                                        |    <0.001 |
|                   I_TX_FIFO                                                                             |    <0.001 |
|                     LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                              |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gras.rsts                                                                 |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwas.wsts                                                                 |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 INST_TX_STATE_MACHINE                                                                   |    <0.001 |
|                 ONR_HOT_MUX                                                                             |    <0.001 |
|             MDIO_GEN.MDIO_IF_I                                                                          |    <0.001 |
|             RX_PING                                                                                     |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst                                                               |    <0.001 |
|                 xpm_memory_base_inst                                                                    |    <0.001 |
|             RX_PONG_GEN.RX_PONG_I                                                                       |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst                                                               |    <0.001 |
|                 xpm_memory_base_inst                                                                    |    <0.001 |
|             TX_PING                                                                                     |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst                                                               |    <0.001 |
|                 xpm_memory_base_inst                                                                    |    <0.001 |
|             TX_PONG_GEN.TX_PONG_I                                                                       |     0.002 |
|               xpm_mem_gen.xpm_memory_inst                                                               |     0.002 |
|                 xpm_memory_base_inst                                                                    |     0.002 |
|       axi_smc                                                                                           |     0.053 |
|         inst                                                                                            |     0.053 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |     0.005 |
|             m00_exit                                                                                    |     0.005 |
|               inst                                                                                      |     0.005 |
|                 ar_reg                                                                                  |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   b_cmd_split                                                                           |    <0.001 |
|                   r_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   r_cmd_split                                                                           |    <0.001 |
|                   w_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                 r_reg                                                                                   |     0.002 |
|                 w_reg                                                                                   |     0.001 |
|           m00_nodes                                                                                     |     0.007 |
|             m00_ar_node                                                                                 |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |    <0.001 |
|             m00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |    <0.001 |
|             m00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             m00_r_node                                                                                  |     0.003 |
|               inst                                                                                      |     0.003 |
|                 inst_mi_handler                                                                         |     0.003 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             m00_w_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late             |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.010 |
|             s00_mmu                                                                                     |     0.004 |
|               inst                                                                                      |     0.004 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |     0.006 |
|               inst                                                                                      |     0.006 |
|                 converter.wrap_narrow_inst                                                              |     0.005 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   aw_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.002 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                |    <0.001 |
|                     gen_srls[24].srl_nx1                                                                |    <0.001 |
|                     gen_srls[25].srl_nx1                                                                |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                |    <0.001 |
|                     gen_srls[32].srl_nx1                                                                |    <0.001 |
|                     gen_srls[33].srl_nx1                                                                |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                |    <0.001 |
|                     gen_srls[39].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   w_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                   w_payld_fifo                                                                          |     0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[100].srl_nx1                                                               |    <0.001 |
|                     gen_srls[101].srl_nx1                                                               |    <0.001 |
|                     gen_srls[102].srl_nx1                                                               |    <0.001 |
|                     gen_srls[103].srl_nx1                                                               |    <0.001 |
|                     gen_srls[68].srl_nx1                                                                |    <0.001 |
|                     gen_srls[69].srl_nx1                                                                |    <0.001 |
|                     gen_srls[70].srl_nx1                                                                |    <0.001 |
|                     gen_srls[71].srl_nx1                                                                |    <0.001 |
|                     gen_srls[72].srl_nx1                                                                |    <0.001 |
|                     gen_srls[73].srl_nx1                                                                |    <0.001 |
|                     gen_srls[74].srl_nx1                                                                |    <0.001 |
|                     gen_srls[75].srl_nx1                                                                |    <0.001 |
|                     gen_srls[76].srl_nx1                                                                |    <0.001 |
|                     gen_srls[77].srl_nx1                                                                |    <0.001 |
|                     gen_srls[78].srl_nx1                                                                |    <0.001 |
|                     gen_srls[79].srl_nx1                                                                |    <0.001 |
|                     gen_srls[80].srl_nx1                                                                |    <0.001 |
|                     gen_srls[81].srl_nx1                                                                |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                |    <0.001 |
|                     gen_srls[88].srl_nx1                                                                |    <0.001 |
|                     gen_srls[89].srl_nx1                                                                |    <0.001 |
|                     gen_srls[90].srl_nx1                                                                |    <0.001 |
|                     gen_srls[91].srl_nx1                                                                |    <0.001 |
|                     gen_srls[92].srl_nx1                                                                |    <0.001 |
|                     gen_srls[93].srl_nx1                                                                |    <0.001 |
|                     gen_srls[94].srl_nx1                                                                |    <0.001 |
|                     gen_srls[95].srl_nx1                                                                |    <0.001 |
|                     gen_srls[96].srl_nx1                                                                |    <0.001 |
|                     gen_srls[97].srl_nx1                                                                |    <0.001 |
|                     gen_srls[98].srl_nx1                                                                |    <0.001 |
|                     gen_srls[99].srl_nx1                                                                |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                             |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|           s00_nodes                                                                                     |     0.006 |
|             s00_ar_node                                                                                 |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |     0.000 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_r_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |     0.000 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                    |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                              |    <0.001 |
|                     inst_upsizer_target_pipeline                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           s01_entry_pipeline                                                                            |     0.005 |
|             s01_mmu                                                                                     |     0.002 |
|               inst                                                                                      |     0.002 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|             s01_si_converter                                                                            |     0.003 |
|               inst                                                                                      |     0.003 |
|                 converter.wrap_narrow_inst                                                              |     0.003 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.002 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                |    <0.001 |
|                     gen_srls[24].srl_nx1                                                                |    <0.001 |
|                     gen_srls[25].srl_nx1                                                                |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                |    <0.001 |
|                     gen_srls[32].srl_nx1                                                                |    <0.001 |
|                     gen_srls[33].srl_nx1                                                                |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                |    <0.001 |
|                     gen_srls[39].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|           s01_nodes                                                                                     |     0.003 |
|             s01_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s01_r_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |     0.000 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           s02_entry_pipeline                                                                            |     0.009 |
|             s02_mmu                                                                                     |     0.004 |
|               inst                                                                                      |     0.004 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s02_si_converter                                                                            |     0.005 |
|               inst                                                                                      |     0.005 |
|                 converter.wrap_narrow_inst                                                              |     0.005 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   aw_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[39].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   w_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                   w_payld_fifo                                                                          |     0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[100].srl_nx1                                                               |    <0.001 |
|                     gen_srls[101].srl_nx1                                                               |    <0.001 |
|                     gen_srls[102].srl_nx1                                                               |    <0.001 |
|                     gen_srls[103].srl_nx1                                                               |    <0.001 |
|                     gen_srls[68].srl_nx1                                                                |    <0.001 |
|                     gen_srls[69].srl_nx1                                                                |    <0.001 |
|                     gen_srls[70].srl_nx1                                                                |    <0.001 |
|                     gen_srls[71].srl_nx1                                                                |    <0.001 |
|                     gen_srls[72].srl_nx1                                                                |    <0.001 |
|                     gen_srls[73].srl_nx1                                                                |    <0.001 |
|                     gen_srls[74].srl_nx1                                                                |    <0.001 |
|                     gen_srls[75].srl_nx1                                                                |    <0.001 |
|                     gen_srls[76].srl_nx1                                                                |    <0.001 |
|                     gen_srls[77].srl_nx1                                                                |    <0.001 |
|                     gen_srls[78].srl_nx1                                                                |    <0.001 |
|                     gen_srls[79].srl_nx1                                                                |    <0.001 |
|                     gen_srls[80].srl_nx1                                                                |    <0.001 |
|                     gen_srls[81].srl_nx1                                                                |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                |    <0.001 |
|                     gen_srls[88].srl_nx1                                                                |    <0.001 |
|                     gen_srls[89].srl_nx1                                                                |    <0.001 |
|                     gen_srls[90].srl_nx1                                                                |    <0.001 |
|                     gen_srls[91].srl_nx1                                                                |    <0.001 |
|                     gen_srls[92].srl_nx1                                                                |    <0.001 |
|                     gen_srls[93].srl_nx1                                                                |    <0.001 |
|                     gen_srls[94].srl_nx1                                                                |    <0.001 |
|                     gen_srls[95].srl_nx1                                                                |    <0.001 |
|                     gen_srls[96].srl_nx1                                                                |    <0.001 |
|                     gen_srls[97].srl_nx1                                                                |    <0.001 |
|                     gen_srls[98].srl_nx1                                                                |    <0.001 |
|                     gen_srls[99].srl_nx1                                                                |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                             |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|             s02_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_r_singleorder.r_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|                 gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s02_nodes                                                                                     |     0.005 |
|             s02_ar_node                                                                                 |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_r_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_w_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                    |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                              |    <0.001 |
|                     inst_upsizer_target_pipeline                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           switchboards                                                                                  |     0.003 |
|             ar_switchboard                                                                              |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|             aw_switchboard                                                                              |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|             r_switchboard                                                                               |     0.001 |
|               inst                                                                                      |     0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|                 gen_mi[1].inst_opipe_payld                                                              |    <0.001 |
|                 gen_mi[2].inst_opipe_payld                                                              |    <0.001 |
|             w_switchboard                                                                               |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|       axi_timer_0                                                                                       |     0.002 |
|         U0                                                                                              |     0.002 |
|           AXI4_LITE_I                                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|           TC_CORE_I                                                                                     |     0.002 |
|             COUNTER_0_I                                                                                 |    <0.001 |
|               COUNTER_I                                                                                 |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                                |     0.001 |
|               COUNTER_I                                                                                 |    <0.001 |
|             READ_MUX_I                                                                                  |     0.000 |
|             TIMER_CONTROL_I                                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|       axi_uartlite_0                                                                                    |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|           UARTLITE_CORE_I                                                                               |    <0.001 |
|             BAUD_RATE_I                                                                                 |    <0.001 |
|             UARTLITE_RX_I                                                                               |    <0.001 |
|               DELAY_16_I                                                                                |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|               SRL_FIFO_I                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|             UARTLITE_TX_I                                                                               |    <0.001 |
|               MID_START_BIT_SRL16_I                                                                     |    <0.001 |
|               SRL_FIFO_I                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|       mdm_1                                                                                             |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           MDM_Core_I1                                                                                   |    <0.001 |
|             JTAG_CONTROL_I                                                                              |    <0.001 |
|               Use_BSCAN.FDC_I                                                                           |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                                       |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                                |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                                |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                                 |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                                 |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                                   |    <0.001 |
|           Use_E2.BSCAN_I                                                                                |    <0.001 |
|       microblaze_0                                                                                      |     0.033 |
|         U0                                                                                              |     0.033 |
|           MicroBlaze_Core_I                                                                             |     0.033 |
|             Performance.Core                                                                            |     0.033 |
|               Data_Flow_I                                                                               |     0.004 |
|                 ALU_I                                                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |    <0.001 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |    <0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[24].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[26].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.005 |
|                 PC_Module_I                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                     |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                      |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                    |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |    <0.001 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |     0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               Using_DCache.Using_WriteThrough.DCache_I1                                                 |     0.010 |
|                 DATA_RAM_Module                                                                         |     0.006 |
|                   Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                  |     0.003 |
|                   Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                  |     0.003 |
|                 Gen_WE[0].SUM_I                                                                         |     0.000 |
|                 Gen_WE[1].SUM_I                                                                         |     0.000 |
|                 Gen_WE[2].SUM_I                                                                         |     0.000 |
|                 Gen_WE[3].SUM_I                                                                         |     0.000 |
|                 TAG_RAM_Module                                                                          |     0.002 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                  |     0.002 |
|                 Use_XX_Accesses3.xx_access_read_miss                                                    |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                    |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Using_Latch_AS_Logic_1.AND2B1L_I1                                                       |     0.000 |
|                 Using_Latch_AS_Logic_3.AND2B1L_I1                                                       |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_LUT                                                 |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                              |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                               |    <0.001 |
|                   Retarget                                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                         |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                       |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                        |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                          |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                        |    <0.001 |
|                 cache_valid_bit_detect_I1                                                               |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                           |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|                 dcache_data_strobe_sel_carry_or_0                                                       |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 dcache_data_strobe_sel_carry_or_1                                                       |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 dcache_data_strobe_sel_carry_or_2                                                       |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 mem_read_cache_hit_carry_or                                                             |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_read_cache_hit_direct_carry_and                                                     |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 mem_read_cache_miss_sel_carry_and                                                       |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 mem_tag_hit_comparator                                                                  |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                           |    <0.001 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                           |     0.000 |
|                 mem_tag_miss_comparator                                                                 |     0.000 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                           |     0.000 |
|               Using_Debug.Using_ICache.combined_carry_and_I2                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_Debug.Using_ICache.combined_carry_or_I                                              |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_Debug.Using_ICache.debug_combinded_carry_or_I                                       |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_ICache.ICache_I1                                                                    |     0.011 |
|                 Cache_Interface_I1                                                                      |    <0.001 |
|                 Data_RAM_Module                                                                         |     0.007 |
|                   Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                  |     0.003 |
|                   Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                  |     0.003 |
|                 Tag_RAM_Module                                                                          |     0.003 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                  |     0.003 |
|                 Using_FPGA_FSL_1.tag_hit_comparator                                                     |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                           |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                           |    <0.001 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                       |    <0.001 |
|                 Using_XX_Access_Part2.carry_or_I1                                                       |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 cache_valid_bit_detect_I1                                                               |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                           |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|               instr_mux_I                                                                               |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               read_data_mux_I                                                                           |    <0.001 |
|             Reset_DFF                                                                                   |    <0.001 |
|       microblaze_0_axi_intc                                                                             |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|             IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                  |    <0.001 |
|               ram_reg_0_15_0_0                                                                          |    <0.001 |
|               ram_reg_0_15_10_10                                                                        |    <0.001 |
|               ram_reg_0_15_11_11                                                                        |    <0.001 |
|               ram_reg_0_15_12_12                                                                        |    <0.001 |
|               ram_reg_0_15_13_13                                                                        |    <0.001 |
|               ram_reg_0_15_14_14                                                                        |    <0.001 |
|               ram_reg_0_15_15_15                                                                        |    <0.001 |
|               ram_reg_0_15_16_16                                                                        |    <0.001 |
|               ram_reg_0_15_17_17                                                                        |    <0.001 |
|               ram_reg_0_15_18_18                                                                        |    <0.001 |
|               ram_reg_0_15_19_19                                                                        |    <0.001 |
|               ram_reg_0_15_1_1                                                                          |    <0.001 |
|               ram_reg_0_15_20_20                                                                        |    <0.001 |
|               ram_reg_0_15_21_21                                                                        |    <0.001 |
|               ram_reg_0_15_22_22                                                                        |    <0.001 |
|               ram_reg_0_15_23_23                                                                        |    <0.001 |
|               ram_reg_0_15_24_24                                                                        |    <0.001 |
|               ram_reg_0_15_25_25                                                                        |    <0.001 |
|               ram_reg_0_15_26_26                                                                        |    <0.001 |
|               ram_reg_0_15_27_27                                                                        |    <0.001 |
|               ram_reg_0_15_28_28                                                                        |    <0.001 |
|               ram_reg_0_15_29_29                                                                        |    <0.001 |
|               ram_reg_0_15_2_2                                                                          |    <0.001 |
|               ram_reg_0_15_30_30                                                                        |    <0.001 |
|               ram_reg_0_15_31_31                                                                        |    <0.001 |
|               ram_reg_0_15_3_3                                                                          |    <0.001 |
|               ram_reg_0_15_4_4                                                                          |    <0.001 |
|               ram_reg_0_15_5_5                                                                          |    <0.001 |
|               ram_reg_0_15_6_6                                                                          |    <0.001 |
|               ram_reg_0_15_7_7                                                                          |    <0.001 |
|               ram_reg_0_15_8_8                                                                          |    <0.001 |
|               ram_reg_0_15_9_9                                                                          |    <0.001 |
|       microblaze_0_axi_periph                                                                           |    <0.001 |
|         xbar                                                                                            |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |    <0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       microblaze_0_local_memory                                                                         |    <0.001 |
|         dlmb_bram_if_cntlr                                                                              |    <0.001 |
|           U0                                                                                            |    <0.001 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_bram_if_cntlr                                                                              |    <0.001 |
|           U0                                                                                            |    <0.001 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_blk_mem_gen                                                                            |    <0.001 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |    <0.001 |
|                 valid.cstr                                                                              |    <0.001 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|       microblaze_0_xlconcat                                                                             |     0.000 |
|       mig_7series_0                                                                                     |     0.618 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         u_sub_BD_mig_7series_0_1_mig                                                                    |     0.616 |
|           temp_mon_enabled.u_tempmon                                                                    |     0.000 |
|           u_ddr3_clk_ibuf                                                                               |     0.000 |
|           u_ddr3_infrastructure                                                                         |     0.206 |
|           u_iodelay_ctrl                                                                                |     0.001 |
|           u_memc_ui_top_axi                                                                             |     0.409 |
|             mem_intfc0                                                                                  |     0.399 |
|               ddr_phy_top0                                                                              |     0.394 |
|                 u_ddr_calib_top                                                                         |     0.015 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.004 |
|                   ddr_phy_tempmon_0                                                                     |    <0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                             |    <0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                                                         |     0.002 |
|                   u_ddr_phy_init                                                                        |     0.005 |
|                   u_ddr_phy_wrcal                                                                       |     0.001 |
|                 u_ddr_mc_phy_wrapper                                                                    |     0.379 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.006 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.006 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                     IBUFDS                                                                              |     0.010 |
|                     OBUFTDS                                                                             |     0.005 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                     IBUFDS                                                                              |     0.010 |
|                     OBUFTDS                                                                             |     0.005 |
|                   u_ddr_mc_phy                                                                          |     0.195 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.195 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.016 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.051 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.051 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.033 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.016 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                           mem_reg_0_15_0_5                                                              |    <0.001 |
|                           mem_reg_0_15_12_17                                                            |    <0.001 |
|                           mem_reg_0_15_18_23                                                            |    <0.001 |
|                           mem_reg_0_15_24_29                                                            |    <0.001 |
|                           mem_reg_0_15_30_35                                                            |    <0.001 |
|                           mem_reg_0_15_36_41                                                            |    <0.001 |
|                           mem_reg_0_15_42_47                                                            |    <0.001 |
|                           mem_reg_0_15_48_53                                                            |    <0.001 |
|                           mem_reg_0_15_54_59                                                            |    <0.001 |
|                           mem_reg_0_15_60_65                                                            |    <0.001 |
|                           mem_reg_0_15_66_71                                                            |    <0.001 |
|                           mem_reg_0_15_6_11                                                             |    <0.001 |
|                           mem_reg_0_15_72_77                                                            |    <0.001 |
|                           mem_reg_0_15_78_79                                                            |    <0.001 |
|               mc0                                                                                       |     0.005 |
|                 bank_mach0                                                                              |     0.003 |
|                   arb_mux0                                                                              |    <0.001 |
|                     arb_row_col0                                                                        |    <0.001 |
|                       col_arb0                                                                          |    <0.001 |
|                       config_arb0                                                                       |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                       row_arb0                                                                          |    <0.001 |
|                     arb_select0                                                                         |    <0.001 |
|                   bank_cntrl[0].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[1].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[2].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[3].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_common0                                                                          |    <0.001 |
|                 col_mach0                                                                               |    <0.001 |
|                   read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|                 rank_mach0                                                                              |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                   rank_common0                                                                          |    <0.001 |
|                     maintenance_request.maint_arb0                                                      |    <0.001 |
|             u_axi_mc                                                                                    |     0.004 |
|               axi_mc_ar_channel_0                                                                       |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                     |    <0.001 |
|               axi_mc_aw_channel_0                                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                     |    <0.001 |
|               axi_mc_b_channel_0                                                                        |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|               axi_mc_r_channel_0                                                                        |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               axi_mc_w_channel_0                                                                        |     0.002 |
|             u_ui_top                                                                                    |     0.005 |
|               ui_cmd0                                                                                   |    <0.001 |
|               ui_rd_data0                                                                               |     0.002 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                        |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                         |    <0.001 |
|                 not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|               ui_wr_data0                                                                               |     0.003 |
|                 pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|       rst_mig_7series_0_83M                                                                             |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                  |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|   system_rstn_inst                                                                                      |    <0.001 |
|   test_vio_inst                                                                                         |     0.002 |
|     vio_test_inst                                                                                       |     0.001 |
|       inst                                                                                              |     0.001 |
|         DECODER_INST                                                                                    |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                              |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[10].PROBE_OUT0_INST                                                               |    <0.001 |
|           G_PROBE_OUT[11].PROBE_OUT0_INST                                                               |    <0.001 |
|           G_PROBE_OUT[12].PROBE_OUT0_INST                                                               |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[2].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[3].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[4].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[5].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[6].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[7].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[8].PROBE_OUT0_INST                                                                |    <0.001 |
|           G_PROBE_OUT[9].PROBE_OUT0_INST                                                                |    <0.001 |
|         PROBE_OUT_WIDTH_INST                                                                            |    <0.001 |
|         U_XSDB_SLAVE                                                                                    |    <0.001 |
|   u_ila_0                                                                                               |     0.050 |
|     inst                                                                                                |     0.050 |
|       ila_core_inst                                                                                     |     0.050 |
|         ADV_TRIG.u_adv_trig                                                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                                 |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                               |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                                 |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                               |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                        |    <0.001 |
|         COUNTER.u_count                                                                                 |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                                        |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                                        |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                                        |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                                        |    <0.001 |
|         ila_trace_memory_inst                                                                           |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                      |     0.003 |
|             inst_blk_mem_gen                                                                            |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.003 |
|                 valid.cstr                                                                              |     0.003 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[4].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[5].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[6].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|         u_ila_cap_ctrl                                                                                  |    <0.001 |
|           U_CDONE                                                                                       |    <0.001 |
|           U_NS0                                                                                         |    <0.001 |
|           U_NS1                                                                                         |    <0.001 |
|           u_cap_addrgen                                                                                 |    <0.001 |
|             U_CMPRESET                                                                                  |    <0.001 |
|             u_cap_sample_counter                                                                        |    <0.001 |
|               U_SCE                                                                                     |    <0.001 |
|               U_SCMPCE                                                                                  |    <0.001 |
|               U_SCRST                                                                                   |    <0.001 |
|               u_scnt_cmp                                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|             u_cap_window_counter                                                                        |    <0.001 |
|               U_WCE                                                                                     |    <0.001 |
|               U_WHCMPCE                                                                                 |    <0.001 |
|               U_WLCMPCE                                                                                 |    <0.001 |
|               u_wcnt_hcmp                                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|               u_wcnt_lcmp                                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                       u_srlA                                                                            |    <0.001 |
|                       u_srlB                                                                            |    <0.001 |
|                       u_srlC                                                                            |    <0.001 |
|                       u_srlD                                                                            |    <0.001 |
|         u_ila_regs                                                                                      |     0.023 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                                    |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                                    |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                                    |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                                    |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                          |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                                                         |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                          |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                                         |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                                          |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                                  |    <0.001 |
|           reg_15                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_16                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_17                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_18                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_19                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_1a                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_6                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_7                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_8                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_80                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_81                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_82                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_83                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_84                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_85                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_887                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_88d                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_88f                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_890                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_892                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_9                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|           reg_srl_fff                                                                                   |    <0.001 |
|           reg_stream_ffd                                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|           reg_stream_ffe                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|         u_ila_reset_ctrl                                                                                |    <0.001 |
|           arm_detection_inst                                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                  |    <0.001 |
|           halt_detection_inst                                                                           |    <0.001 |
|         u_trig                                                                                          |     0.019 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                           |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                            |    <0.001 |
|                   u_srlA                                                                                |    <0.001 |
|                   u_srlB                                                                                |    <0.001 |
|                   u_srlC                                                                                |    <0.001 |
|                   u_srlD                                                                                |    <0.001 |
|           U_TM                                                                                          |     0.008 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[84].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[85].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[86].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[87].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[88].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[89].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[90].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[91].U_M                                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                     u_srlA                                                                              |    <0.001 |
|                     u_srlB                                                                              |    <0.001 |
|                     u_srlC                                                                              |    <0.001 |
|                     u_srlD                                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                                           |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


