
NEAR_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001508c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003ba4  08015150  08015150  00016150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018cf4  08018cf4  0001a3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08018cf4  08018cf4  0001a3d0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08018cf4  08018cf4  0001a3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018cf4  08018cf4  00019cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018cf8  08018cf8  00019cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  08018cfc  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ad0  200003d0  080190cc  0001a3d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001ea0  080190cc  0001aea0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001a3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023009  00000000  00000000  0001a3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054cd  00000000  00000000  0003d401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ff0  00000000  00000000  000428d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000188a  00000000  00000000  000448c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000904a  00000000  00000000  0004614a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000291d1  00000000  00000000  0004f194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0ba3  00000000  00000000  00078365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00128f08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008340  00000000  00000000  00128f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000013d  00000000  00000000  001312e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200003d0 	.word	0x200003d0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08015134 	.word	0x08015134

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200003d4 	.word	0x200003d4
 8000104:	08015134 	.word	0x08015134

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffc5 	bl	80013cc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff09 	bl	8001264 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffb7 	bl	80013cc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffad 	bl	80013cc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff33 	bl	80012ec <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff29 	bl	80012ec <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	b5c0      	push	{r6, r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	9000      	str	r0, [sp, #0]
 80004b6:	9101      	str	r1, [sp, #4]
 80004b8:	030e      	lsls	r6, r1, #12
 80004ba:	004c      	lsls	r4, r1, #1
 80004bc:	0fcd      	lsrs	r5, r1, #31
 80004be:	0a71      	lsrs	r1, r6, #9
 80004c0:	9e00      	ldr	r6, [sp, #0]
 80004c2:	005f      	lsls	r7, r3, #1
 80004c4:	0f76      	lsrs	r6, r6, #29
 80004c6:	430e      	orrs	r6, r1
 80004c8:	9900      	ldr	r1, [sp, #0]
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	00c9      	lsls	r1, r1, #3
 80004d0:	4689      	mov	r9, r1
 80004d2:	0319      	lsls	r1, r3, #12
 80004d4:	0d7b      	lsrs	r3, r7, #21
 80004d6:	4698      	mov	r8, r3
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	0a49      	lsrs	r1, r1, #9
 80004dc:	0fdb      	lsrs	r3, r3, #31
 80004de:	469c      	mov	ip, r3
 80004e0:	9b00      	ldr	r3, [sp, #0]
 80004e2:	9a00      	ldr	r2, [sp, #0]
 80004e4:	0f5b      	lsrs	r3, r3, #29
 80004e6:	430b      	orrs	r3, r1
 80004e8:	4641      	mov	r1, r8
 80004ea:	0d64      	lsrs	r4, r4, #21
 80004ec:	00d2      	lsls	r2, r2, #3
 80004ee:	1a61      	subs	r1, r4, r1
 80004f0:	4565      	cmp	r5, ip
 80004f2:	d100      	bne.n	80004f6 <__aeabi_dadd+0x4e>
 80004f4:	e0a6      	b.n	8000644 <__aeabi_dadd+0x19c>
 80004f6:	2900      	cmp	r1, #0
 80004f8:	dd72      	ble.n	80005e0 <__aeabi_dadd+0x138>
 80004fa:	4647      	mov	r7, r8
 80004fc:	2f00      	cmp	r7, #0
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e0dd      	b.n	80006be <__aeabi_dadd+0x216>
 8000502:	4fcc      	ldr	r7, [pc, #816]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000504:	42bc      	cmp	r4, r7
 8000506:	d100      	bne.n	800050a <__aeabi_dadd+0x62>
 8000508:	e19a      	b.n	8000840 <__aeabi_dadd+0x398>
 800050a:	2701      	movs	r7, #1
 800050c:	2938      	cmp	r1, #56	@ 0x38
 800050e:	dc17      	bgt.n	8000540 <__aeabi_dadd+0x98>
 8000510:	2780      	movs	r7, #128	@ 0x80
 8000512:	043f      	lsls	r7, r7, #16
 8000514:	433b      	orrs	r3, r7
 8000516:	291f      	cmp	r1, #31
 8000518:	dd00      	ble.n	800051c <__aeabi_dadd+0x74>
 800051a:	e1dd      	b.n	80008d8 <__aeabi_dadd+0x430>
 800051c:	2720      	movs	r7, #32
 800051e:	1a78      	subs	r0, r7, r1
 8000520:	001f      	movs	r7, r3
 8000522:	4087      	lsls	r7, r0
 8000524:	46ba      	mov	sl, r7
 8000526:	0017      	movs	r7, r2
 8000528:	40cf      	lsrs	r7, r1
 800052a:	4684      	mov	ip, r0
 800052c:	0038      	movs	r0, r7
 800052e:	4657      	mov	r7, sl
 8000530:	4307      	orrs	r7, r0
 8000532:	4660      	mov	r0, ip
 8000534:	4082      	lsls	r2, r0
 8000536:	40cb      	lsrs	r3, r1
 8000538:	1e50      	subs	r0, r2, #1
 800053a:	4182      	sbcs	r2, r0
 800053c:	1af6      	subs	r6, r6, r3
 800053e:	4317      	orrs	r7, r2
 8000540:	464b      	mov	r3, r9
 8000542:	1bdf      	subs	r7, r3, r7
 8000544:	45b9      	cmp	r9, r7
 8000546:	4180      	sbcs	r0, r0
 8000548:	4240      	negs	r0, r0
 800054a:	1a36      	subs	r6, r6, r0
 800054c:	0233      	lsls	r3, r6, #8
 800054e:	d400      	bmi.n	8000552 <__aeabi_dadd+0xaa>
 8000550:	e0ff      	b.n	8000752 <__aeabi_dadd+0x2aa>
 8000552:	0276      	lsls	r6, r6, #9
 8000554:	0a76      	lsrs	r6, r6, #9
 8000556:	2e00      	cmp	r6, #0
 8000558:	d100      	bne.n	800055c <__aeabi_dadd+0xb4>
 800055a:	e13c      	b.n	80007d6 <__aeabi_dadd+0x32e>
 800055c:	0030      	movs	r0, r6
 800055e:	f001 ff43 	bl	80023e8 <__clzsi2>
 8000562:	0003      	movs	r3, r0
 8000564:	3b08      	subs	r3, #8
 8000566:	2120      	movs	r1, #32
 8000568:	0038      	movs	r0, r7
 800056a:	1aca      	subs	r2, r1, r3
 800056c:	40d0      	lsrs	r0, r2
 800056e:	409e      	lsls	r6, r3
 8000570:	0002      	movs	r2, r0
 8000572:	409f      	lsls	r7, r3
 8000574:	4332      	orrs	r2, r6
 8000576:	429c      	cmp	r4, r3
 8000578:	dd00      	ble.n	800057c <__aeabi_dadd+0xd4>
 800057a:	e1a6      	b.n	80008ca <__aeabi_dadd+0x422>
 800057c:	1b18      	subs	r0, r3, r4
 800057e:	3001      	adds	r0, #1
 8000580:	1a09      	subs	r1, r1, r0
 8000582:	003e      	movs	r6, r7
 8000584:	408f      	lsls	r7, r1
 8000586:	40c6      	lsrs	r6, r0
 8000588:	1e7b      	subs	r3, r7, #1
 800058a:	419f      	sbcs	r7, r3
 800058c:	0013      	movs	r3, r2
 800058e:	408b      	lsls	r3, r1
 8000590:	4337      	orrs	r7, r6
 8000592:	431f      	orrs	r7, r3
 8000594:	40c2      	lsrs	r2, r0
 8000596:	003b      	movs	r3, r7
 8000598:	0016      	movs	r6, r2
 800059a:	2400      	movs	r4, #0
 800059c:	4313      	orrs	r3, r2
 800059e:	d100      	bne.n	80005a2 <__aeabi_dadd+0xfa>
 80005a0:	e1df      	b.n	8000962 <__aeabi_dadd+0x4ba>
 80005a2:	077b      	lsls	r3, r7, #29
 80005a4:	d100      	bne.n	80005a8 <__aeabi_dadd+0x100>
 80005a6:	e332      	b.n	8000c0e <__aeabi_dadd+0x766>
 80005a8:	230f      	movs	r3, #15
 80005aa:	003a      	movs	r2, r7
 80005ac:	403b      	ands	r3, r7
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d004      	beq.n	80005bc <__aeabi_dadd+0x114>
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	42ba      	cmp	r2, r7
 80005b6:	41bf      	sbcs	r7, r7
 80005b8:	427f      	negs	r7, r7
 80005ba:	19f6      	adds	r6, r6, r7
 80005bc:	0233      	lsls	r3, r6, #8
 80005be:	d400      	bmi.n	80005c2 <__aeabi_dadd+0x11a>
 80005c0:	e323      	b.n	8000c0a <__aeabi_dadd+0x762>
 80005c2:	4b9c      	ldr	r3, [pc, #624]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c4:	3401      	adds	r4, #1
 80005c6:	429c      	cmp	r4, r3
 80005c8:	d100      	bne.n	80005cc <__aeabi_dadd+0x124>
 80005ca:	e0b4      	b.n	8000736 <__aeabi_dadd+0x28e>
 80005cc:	4b9a      	ldr	r3, [pc, #616]	@ (8000838 <__aeabi_dadd+0x390>)
 80005ce:	0564      	lsls	r4, r4, #21
 80005d0:	401e      	ands	r6, r3
 80005d2:	0d64      	lsrs	r4, r4, #21
 80005d4:	0777      	lsls	r7, r6, #29
 80005d6:	08d2      	lsrs	r2, r2, #3
 80005d8:	0276      	lsls	r6, r6, #9
 80005da:	4317      	orrs	r7, r2
 80005dc:	0b36      	lsrs	r6, r6, #12
 80005de:	e0ac      	b.n	800073a <__aeabi_dadd+0x292>
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d100      	bne.n	80005e6 <__aeabi_dadd+0x13e>
 80005e4:	e07e      	b.n	80006e4 <__aeabi_dadd+0x23c>
 80005e6:	4641      	mov	r1, r8
 80005e8:	1b09      	subs	r1, r1, r4
 80005ea:	2c00      	cmp	r4, #0
 80005ec:	d000      	beq.n	80005f0 <__aeabi_dadd+0x148>
 80005ee:	e160      	b.n	80008b2 <__aeabi_dadd+0x40a>
 80005f0:	0034      	movs	r4, r6
 80005f2:	4648      	mov	r0, r9
 80005f4:	4304      	orrs	r4, r0
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x152>
 80005f8:	e1c9      	b.n	800098e <__aeabi_dadd+0x4e6>
 80005fa:	1e4c      	subs	r4, r1, #1
 80005fc:	2901      	cmp	r1, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e22e      	b.n	8000a60 <__aeabi_dadd+0x5b8>
 8000602:	4d8c      	ldr	r5, [pc, #560]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000604:	42a9      	cmp	r1, r5
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e224      	b.n	8000a54 <__aeabi_dadd+0x5ac>
 800060a:	2701      	movs	r7, #1
 800060c:	2c38      	cmp	r4, #56	@ 0x38
 800060e:	dc11      	bgt.n	8000634 <__aeabi_dadd+0x18c>
 8000610:	0021      	movs	r1, r4
 8000612:	291f      	cmp	r1, #31
 8000614:	dd00      	ble.n	8000618 <__aeabi_dadd+0x170>
 8000616:	e20b      	b.n	8000a30 <__aeabi_dadd+0x588>
 8000618:	2420      	movs	r4, #32
 800061a:	0037      	movs	r7, r6
 800061c:	4648      	mov	r0, r9
 800061e:	1a64      	subs	r4, r4, r1
 8000620:	40a7      	lsls	r7, r4
 8000622:	40c8      	lsrs	r0, r1
 8000624:	4307      	orrs	r7, r0
 8000626:	4648      	mov	r0, r9
 8000628:	40a0      	lsls	r0, r4
 800062a:	40ce      	lsrs	r6, r1
 800062c:	1e44      	subs	r4, r0, #1
 800062e:	41a0      	sbcs	r0, r4
 8000630:	1b9b      	subs	r3, r3, r6
 8000632:	4307      	orrs	r7, r0
 8000634:	1bd7      	subs	r7, r2, r7
 8000636:	42ba      	cmp	r2, r7
 8000638:	4192      	sbcs	r2, r2
 800063a:	4252      	negs	r2, r2
 800063c:	4665      	mov	r5, ip
 800063e:	4644      	mov	r4, r8
 8000640:	1a9e      	subs	r6, r3, r2
 8000642:	e783      	b.n	800054c <__aeabi_dadd+0xa4>
 8000644:	2900      	cmp	r1, #0
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e09c      	b.n	8000784 <__aeabi_dadd+0x2dc>
 800064a:	4647      	mov	r7, r8
 800064c:	2f00      	cmp	r7, #0
 800064e:	d167      	bne.n	8000720 <__aeabi_dadd+0x278>
 8000650:	001f      	movs	r7, r3
 8000652:	4317      	orrs	r7, r2
 8000654:	d100      	bne.n	8000658 <__aeabi_dadd+0x1b0>
 8000656:	e0e4      	b.n	8000822 <__aeabi_dadd+0x37a>
 8000658:	1e48      	subs	r0, r1, #1
 800065a:	2901      	cmp	r1, #1
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x1b8>
 800065e:	e19b      	b.n	8000998 <__aeabi_dadd+0x4f0>
 8000660:	4f74      	ldr	r7, [pc, #464]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000662:	42b9      	cmp	r1, r7
 8000664:	d100      	bne.n	8000668 <__aeabi_dadd+0x1c0>
 8000666:	e0eb      	b.n	8000840 <__aeabi_dadd+0x398>
 8000668:	2701      	movs	r7, #1
 800066a:	0001      	movs	r1, r0
 800066c:	2838      	cmp	r0, #56	@ 0x38
 800066e:	dc11      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 8000670:	291f      	cmp	r1, #31
 8000672:	dd00      	ble.n	8000676 <__aeabi_dadd+0x1ce>
 8000674:	e1c7      	b.n	8000a06 <__aeabi_dadd+0x55e>
 8000676:	2720      	movs	r7, #32
 8000678:	1a78      	subs	r0, r7, r1
 800067a:	001f      	movs	r7, r3
 800067c:	4684      	mov	ip, r0
 800067e:	4087      	lsls	r7, r0
 8000680:	0010      	movs	r0, r2
 8000682:	40c8      	lsrs	r0, r1
 8000684:	4307      	orrs	r7, r0
 8000686:	4660      	mov	r0, ip
 8000688:	4082      	lsls	r2, r0
 800068a:	40cb      	lsrs	r3, r1
 800068c:	1e50      	subs	r0, r2, #1
 800068e:	4182      	sbcs	r2, r0
 8000690:	18f6      	adds	r6, r6, r3
 8000692:	4317      	orrs	r7, r2
 8000694:	444f      	add	r7, r9
 8000696:	454f      	cmp	r7, r9
 8000698:	4180      	sbcs	r0, r0
 800069a:	4240      	negs	r0, r0
 800069c:	1836      	adds	r6, r6, r0
 800069e:	0233      	lsls	r3, r6, #8
 80006a0:	d557      	bpl.n	8000752 <__aeabi_dadd+0x2aa>
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006a4:	3401      	adds	r4, #1
 80006a6:	429c      	cmp	r4, r3
 80006a8:	d045      	beq.n	8000736 <__aeabi_dadd+0x28e>
 80006aa:	2101      	movs	r1, #1
 80006ac:	4b62      	ldr	r3, [pc, #392]	@ (8000838 <__aeabi_dadd+0x390>)
 80006ae:	087a      	lsrs	r2, r7, #1
 80006b0:	401e      	ands	r6, r3
 80006b2:	4039      	ands	r1, r7
 80006b4:	430a      	orrs	r2, r1
 80006b6:	07f7      	lsls	r7, r6, #31
 80006b8:	4317      	orrs	r7, r2
 80006ba:	0876      	lsrs	r6, r6, #1
 80006bc:	e771      	b.n	80005a2 <__aeabi_dadd+0xfa>
 80006be:	001f      	movs	r7, r3
 80006c0:	4317      	orrs	r7, r2
 80006c2:	d100      	bne.n	80006c6 <__aeabi_dadd+0x21e>
 80006c4:	e0ad      	b.n	8000822 <__aeabi_dadd+0x37a>
 80006c6:	1e4f      	subs	r7, r1, #1
 80006c8:	46bc      	mov	ip, r7
 80006ca:	2901      	cmp	r1, #1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e182      	b.n	80009d6 <__aeabi_dadd+0x52e>
 80006d0:	4f58      	ldr	r7, [pc, #352]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006d2:	42b9      	cmp	r1, r7
 80006d4:	d100      	bne.n	80006d8 <__aeabi_dadd+0x230>
 80006d6:	e190      	b.n	80009fa <__aeabi_dadd+0x552>
 80006d8:	4661      	mov	r1, ip
 80006da:	2701      	movs	r7, #1
 80006dc:	2938      	cmp	r1, #56	@ 0x38
 80006de:	dd00      	ble.n	80006e2 <__aeabi_dadd+0x23a>
 80006e0:	e72e      	b.n	8000540 <__aeabi_dadd+0x98>
 80006e2:	e718      	b.n	8000516 <__aeabi_dadd+0x6e>
 80006e4:	4f55      	ldr	r7, [pc, #340]	@ (800083c <__aeabi_dadd+0x394>)
 80006e6:	1c61      	adds	r1, r4, #1
 80006e8:	4239      	tst	r1, r7
 80006ea:	d000      	beq.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e0d0      	b.n	8000890 <__aeabi_dadd+0x3e8>
 80006ee:	0031      	movs	r1, r6
 80006f0:	4648      	mov	r0, r9
 80006f2:	001f      	movs	r7, r3
 80006f4:	4301      	orrs	r1, r0
 80006f6:	4317      	orrs	r7, r2
 80006f8:	2c00      	cmp	r4, #0
 80006fa:	d000      	beq.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e13d      	b.n	800097a <__aeabi_dadd+0x4d2>
 80006fe:	2900      	cmp	r1, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_dadd+0x25c>
 8000702:	e1bc      	b.n	8000a7e <__aeabi_dadd+0x5d6>
 8000704:	2f00      	cmp	r7, #0
 8000706:	d000      	beq.n	800070a <__aeabi_dadd+0x262>
 8000708:	e1bf      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 800070a:	464b      	mov	r3, r9
 800070c:	2100      	movs	r1, #0
 800070e:	08d8      	lsrs	r0, r3, #3
 8000710:	0777      	lsls	r7, r6, #29
 8000712:	4307      	orrs	r7, r0
 8000714:	08f0      	lsrs	r0, r6, #3
 8000716:	0306      	lsls	r6, r0, #12
 8000718:	054c      	lsls	r4, r1, #21
 800071a:	0b36      	lsrs	r6, r6, #12
 800071c:	0d64      	lsrs	r4, r4, #21
 800071e:	e00c      	b.n	800073a <__aeabi_dadd+0x292>
 8000720:	4f44      	ldr	r7, [pc, #272]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000722:	42bc      	cmp	r4, r7
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e08b      	b.n	8000840 <__aeabi_dadd+0x398>
 8000728:	2701      	movs	r7, #1
 800072a:	2938      	cmp	r1, #56	@ 0x38
 800072c:	dcb2      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 800072e:	2780      	movs	r7, #128	@ 0x80
 8000730:	043f      	lsls	r7, r7, #16
 8000732:	433b      	orrs	r3, r7
 8000734:	e79c      	b.n	8000670 <__aeabi_dadd+0x1c8>
 8000736:	2600      	movs	r6, #0
 8000738:	2700      	movs	r7, #0
 800073a:	0524      	lsls	r4, r4, #20
 800073c:	4334      	orrs	r4, r6
 800073e:	07ed      	lsls	r5, r5, #31
 8000740:	432c      	orrs	r4, r5
 8000742:	0038      	movs	r0, r7
 8000744:	0021      	movs	r1, r4
 8000746:	b002      	add	sp, #8
 8000748:	bce0      	pop	{r5, r6, r7}
 800074a:	46ba      	mov	sl, r7
 800074c:	46b1      	mov	r9, r6
 800074e:	46a8      	mov	r8, r5
 8000750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000752:	077b      	lsls	r3, r7, #29
 8000754:	d004      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 8000756:	230f      	movs	r3, #15
 8000758:	403b      	ands	r3, r7
 800075a:	2b04      	cmp	r3, #4
 800075c:	d000      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 800075e:	e728      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000760:	08f8      	lsrs	r0, r7, #3
 8000762:	4b34      	ldr	r3, [pc, #208]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000764:	0777      	lsls	r7, r6, #29
 8000766:	4307      	orrs	r7, r0
 8000768:	08f0      	lsrs	r0, r6, #3
 800076a:	429c      	cmp	r4, r3
 800076c:	d000      	beq.n	8000770 <__aeabi_dadd+0x2c8>
 800076e:	e24a      	b.n	8000c06 <__aeabi_dadd+0x75e>
 8000770:	003b      	movs	r3, r7
 8000772:	4303      	orrs	r3, r0
 8000774:	d059      	beq.n	800082a <__aeabi_dadd+0x382>
 8000776:	2680      	movs	r6, #128	@ 0x80
 8000778:	0336      	lsls	r6, r6, #12
 800077a:	4306      	orrs	r6, r0
 800077c:	0336      	lsls	r6, r6, #12
 800077e:	4c2d      	ldr	r4, [pc, #180]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000780:	0b36      	lsrs	r6, r6, #12
 8000782:	e7da      	b.n	800073a <__aeabi_dadd+0x292>
 8000784:	2900      	cmp	r1, #0
 8000786:	d061      	beq.n	800084c <__aeabi_dadd+0x3a4>
 8000788:	4641      	mov	r1, r8
 800078a:	1b09      	subs	r1, r1, r4
 800078c:	2c00      	cmp	r4, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x2ea>
 8000790:	e0b9      	b.n	8000906 <__aeabi_dadd+0x45e>
 8000792:	4c28      	ldr	r4, [pc, #160]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000794:	45a0      	cmp	r8, r4
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x2f2>
 8000798:	e1a5      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 800079a:	2701      	movs	r7, #1
 800079c:	2938      	cmp	r1, #56	@ 0x38
 800079e:	dc13      	bgt.n	80007c8 <__aeabi_dadd+0x320>
 80007a0:	2480      	movs	r4, #128	@ 0x80
 80007a2:	0424      	lsls	r4, r4, #16
 80007a4:	4326      	orrs	r6, r4
 80007a6:	291f      	cmp	r1, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e1c8      	b.n	8000b3e <__aeabi_dadd+0x696>
 80007ac:	2420      	movs	r4, #32
 80007ae:	0037      	movs	r7, r6
 80007b0:	4648      	mov	r0, r9
 80007b2:	1a64      	subs	r4, r4, r1
 80007b4:	40a7      	lsls	r7, r4
 80007b6:	40c8      	lsrs	r0, r1
 80007b8:	4307      	orrs	r7, r0
 80007ba:	4648      	mov	r0, r9
 80007bc:	40a0      	lsls	r0, r4
 80007be:	40ce      	lsrs	r6, r1
 80007c0:	1e44      	subs	r4, r0, #1
 80007c2:	41a0      	sbcs	r0, r4
 80007c4:	199b      	adds	r3, r3, r6
 80007c6:	4307      	orrs	r7, r0
 80007c8:	18bf      	adds	r7, r7, r2
 80007ca:	4297      	cmp	r7, r2
 80007cc:	4192      	sbcs	r2, r2
 80007ce:	4252      	negs	r2, r2
 80007d0:	4644      	mov	r4, r8
 80007d2:	18d6      	adds	r6, r2, r3
 80007d4:	e763      	b.n	800069e <__aeabi_dadd+0x1f6>
 80007d6:	0038      	movs	r0, r7
 80007d8:	f001 fe06 	bl	80023e8 <__clzsi2>
 80007dc:	0003      	movs	r3, r0
 80007de:	3318      	adds	r3, #24
 80007e0:	2b1f      	cmp	r3, #31
 80007e2:	dc00      	bgt.n	80007e6 <__aeabi_dadd+0x33e>
 80007e4:	e6bf      	b.n	8000566 <__aeabi_dadd+0xbe>
 80007e6:	003a      	movs	r2, r7
 80007e8:	3808      	subs	r0, #8
 80007ea:	4082      	lsls	r2, r0
 80007ec:	429c      	cmp	r4, r3
 80007ee:	dd00      	ble.n	80007f2 <__aeabi_dadd+0x34a>
 80007f0:	e083      	b.n	80008fa <__aeabi_dadd+0x452>
 80007f2:	1b1b      	subs	r3, r3, r4
 80007f4:	1c58      	adds	r0, r3, #1
 80007f6:	281f      	cmp	r0, #31
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x354>
 80007fa:	e1b4      	b.n	8000b66 <__aeabi_dadd+0x6be>
 80007fc:	0017      	movs	r7, r2
 80007fe:	3b1f      	subs	r3, #31
 8000800:	40df      	lsrs	r7, r3
 8000802:	2820      	cmp	r0, #32
 8000804:	d005      	beq.n	8000812 <__aeabi_dadd+0x36a>
 8000806:	2340      	movs	r3, #64	@ 0x40
 8000808:	1a1b      	subs	r3, r3, r0
 800080a:	409a      	lsls	r2, r3
 800080c:	1e53      	subs	r3, r2, #1
 800080e:	419a      	sbcs	r2, r3
 8000810:	4317      	orrs	r7, r2
 8000812:	2400      	movs	r4, #0
 8000814:	2f00      	cmp	r7, #0
 8000816:	d00a      	beq.n	800082e <__aeabi_dadd+0x386>
 8000818:	077b      	lsls	r3, r7, #29
 800081a:	d000      	beq.n	800081e <__aeabi_dadd+0x376>
 800081c:	e6c4      	b.n	80005a8 <__aeabi_dadd+0x100>
 800081e:	0026      	movs	r6, r4
 8000820:	e79e      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000822:	464b      	mov	r3, r9
 8000824:	000c      	movs	r4, r1
 8000826:	08d8      	lsrs	r0, r3, #3
 8000828:	e79b      	b.n	8000762 <__aeabi_dadd+0x2ba>
 800082a:	2700      	movs	r7, #0
 800082c:	4c01      	ldr	r4, [pc, #4]	@ (8000834 <__aeabi_dadd+0x38c>)
 800082e:	2600      	movs	r6, #0
 8000830:	e783      	b.n	800073a <__aeabi_dadd+0x292>
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	000007ff 	.word	0x000007ff
 8000838:	ff7fffff 	.word	0xff7fffff
 800083c:	000007fe 	.word	0x000007fe
 8000840:	464b      	mov	r3, r9
 8000842:	0777      	lsls	r7, r6, #29
 8000844:	08d8      	lsrs	r0, r3, #3
 8000846:	4307      	orrs	r7, r0
 8000848:	08f0      	lsrs	r0, r6, #3
 800084a:	e791      	b.n	8000770 <__aeabi_dadd+0x2c8>
 800084c:	4fcd      	ldr	r7, [pc, #820]	@ (8000b84 <__aeabi_dadd+0x6dc>)
 800084e:	1c61      	adds	r1, r4, #1
 8000850:	4239      	tst	r1, r7
 8000852:	d16b      	bne.n	800092c <__aeabi_dadd+0x484>
 8000854:	0031      	movs	r1, r6
 8000856:	4648      	mov	r0, r9
 8000858:	4301      	orrs	r1, r0
 800085a:	2c00      	cmp	r4, #0
 800085c:	d000      	beq.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e14b      	b.n	8000af8 <__aeabi_dadd+0x650>
 8000860:	001f      	movs	r7, r3
 8000862:	4317      	orrs	r7, r2
 8000864:	2900      	cmp	r1, #0
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x3c2>
 8000868:	e181      	b.n	8000b6e <__aeabi_dadd+0x6c6>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x3c8>
 800086e:	e74c      	b.n	800070a <__aeabi_dadd+0x262>
 8000870:	444a      	add	r2, r9
 8000872:	454a      	cmp	r2, r9
 8000874:	4180      	sbcs	r0, r0
 8000876:	18f6      	adds	r6, r6, r3
 8000878:	4240      	negs	r0, r0
 800087a:	1836      	adds	r6, r6, r0
 800087c:	0233      	lsls	r3, r6, #8
 800087e:	d500      	bpl.n	8000882 <__aeabi_dadd+0x3da>
 8000880:	e1b0      	b.n	8000be4 <__aeabi_dadd+0x73c>
 8000882:	0017      	movs	r7, r2
 8000884:	4691      	mov	r9, r2
 8000886:	4337      	orrs	r7, r6
 8000888:	d000      	beq.n	800088c <__aeabi_dadd+0x3e4>
 800088a:	e73e      	b.n	800070a <__aeabi_dadd+0x262>
 800088c:	2600      	movs	r6, #0
 800088e:	e754      	b.n	800073a <__aeabi_dadd+0x292>
 8000890:	4649      	mov	r1, r9
 8000892:	1a89      	subs	r1, r1, r2
 8000894:	4688      	mov	r8, r1
 8000896:	45c1      	cmp	r9, r8
 8000898:	41bf      	sbcs	r7, r7
 800089a:	1af1      	subs	r1, r6, r3
 800089c:	427f      	negs	r7, r7
 800089e:	1bc9      	subs	r1, r1, r7
 80008a0:	020f      	lsls	r7, r1, #8
 80008a2:	d461      	bmi.n	8000968 <__aeabi_dadd+0x4c0>
 80008a4:	4647      	mov	r7, r8
 80008a6:	430f      	orrs	r7, r1
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x404>
 80008aa:	e0bd      	b.n	8000a28 <__aeabi_dadd+0x580>
 80008ac:	000e      	movs	r6, r1
 80008ae:	4647      	mov	r7, r8
 80008b0:	e651      	b.n	8000556 <__aeabi_dadd+0xae>
 80008b2:	4cb5      	ldr	r4, [pc, #724]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 80008b4:	45a0      	cmp	r8, r4
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x412>
 80008b8:	e100      	b.n	8000abc <__aeabi_dadd+0x614>
 80008ba:	2701      	movs	r7, #1
 80008bc:	2938      	cmp	r1, #56	@ 0x38
 80008be:	dd00      	ble.n	80008c2 <__aeabi_dadd+0x41a>
 80008c0:	e6b8      	b.n	8000634 <__aeabi_dadd+0x18c>
 80008c2:	2480      	movs	r4, #128	@ 0x80
 80008c4:	0424      	lsls	r4, r4, #16
 80008c6:	4326      	orrs	r6, r4
 80008c8:	e6a3      	b.n	8000612 <__aeabi_dadd+0x16a>
 80008ca:	4eb0      	ldr	r6, [pc, #704]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008cc:	1ae4      	subs	r4, r4, r3
 80008ce:	4016      	ands	r6, r2
 80008d0:	077b      	lsls	r3, r7, #29
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e73f      	b.n	8000756 <__aeabi_dadd+0x2ae>
 80008d6:	e743      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80008d8:	000f      	movs	r7, r1
 80008da:	0018      	movs	r0, r3
 80008dc:	3f20      	subs	r7, #32
 80008de:	40f8      	lsrs	r0, r7
 80008e0:	4684      	mov	ip, r0
 80008e2:	2920      	cmp	r1, #32
 80008e4:	d003      	beq.n	80008ee <__aeabi_dadd+0x446>
 80008e6:	2740      	movs	r7, #64	@ 0x40
 80008e8:	1a79      	subs	r1, r7, r1
 80008ea:	408b      	lsls	r3, r1
 80008ec:	431a      	orrs	r2, r3
 80008ee:	1e53      	subs	r3, r2, #1
 80008f0:	419a      	sbcs	r2, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	0017      	movs	r7, r2
 80008f6:	431f      	orrs	r7, r3
 80008f8:	e622      	b.n	8000540 <__aeabi_dadd+0x98>
 80008fa:	48a4      	ldr	r0, [pc, #656]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008fc:	1ae1      	subs	r1, r4, r3
 80008fe:	4010      	ands	r0, r2
 8000900:	0747      	lsls	r7, r0, #29
 8000902:	08c0      	lsrs	r0, r0, #3
 8000904:	e707      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000906:	0034      	movs	r4, r6
 8000908:	4648      	mov	r0, r9
 800090a:	4304      	orrs	r4, r0
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x468>
 800090e:	e0fa      	b.n	8000b06 <__aeabi_dadd+0x65e>
 8000910:	1e4c      	subs	r4, r1, #1
 8000912:	2901      	cmp	r1, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x470>
 8000916:	e0d7      	b.n	8000ac8 <__aeabi_dadd+0x620>
 8000918:	4f9b      	ldr	r7, [pc, #620]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800091a:	42b9      	cmp	r1, r7
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x478>
 800091e:	e0e2      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 8000920:	2701      	movs	r7, #1
 8000922:	2c38      	cmp	r4, #56	@ 0x38
 8000924:	dd00      	ble.n	8000928 <__aeabi_dadd+0x480>
 8000926:	e74f      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000928:	0021      	movs	r1, r4
 800092a:	e73c      	b.n	80007a6 <__aeabi_dadd+0x2fe>
 800092c:	4c96      	ldr	r4, [pc, #600]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800092e:	42a1      	cmp	r1, r4
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x48c>
 8000932:	e0dd      	b.n	8000af0 <__aeabi_dadd+0x648>
 8000934:	444a      	add	r2, r9
 8000936:	454a      	cmp	r2, r9
 8000938:	4180      	sbcs	r0, r0
 800093a:	18f3      	adds	r3, r6, r3
 800093c:	4240      	negs	r0, r0
 800093e:	1818      	adds	r0, r3, r0
 8000940:	07c7      	lsls	r7, r0, #31
 8000942:	0852      	lsrs	r2, r2, #1
 8000944:	4317      	orrs	r7, r2
 8000946:	0846      	lsrs	r6, r0, #1
 8000948:	0752      	lsls	r2, r2, #29
 800094a:	d005      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 800094c:	220f      	movs	r2, #15
 800094e:	000c      	movs	r4, r1
 8000950:	403a      	ands	r2, r7
 8000952:	2a04      	cmp	r2, #4
 8000954:	d000      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 8000956:	e62c      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000958:	0776      	lsls	r6, r6, #29
 800095a:	08ff      	lsrs	r7, r7, #3
 800095c:	4337      	orrs	r7, r6
 800095e:	0900      	lsrs	r0, r0, #4
 8000960:	e6d9      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000962:	2700      	movs	r7, #0
 8000964:	2600      	movs	r6, #0
 8000966:	e6e8      	b.n	800073a <__aeabi_dadd+0x292>
 8000968:	4649      	mov	r1, r9
 800096a:	1a57      	subs	r7, r2, r1
 800096c:	42ba      	cmp	r2, r7
 800096e:	4192      	sbcs	r2, r2
 8000970:	1b9e      	subs	r6, r3, r6
 8000972:	4252      	negs	r2, r2
 8000974:	4665      	mov	r5, ip
 8000976:	1ab6      	subs	r6, r6, r2
 8000978:	e5ed      	b.n	8000556 <__aeabi_dadd+0xae>
 800097a:	2900      	cmp	r1, #0
 800097c:	d000      	beq.n	8000980 <__aeabi_dadd+0x4d8>
 800097e:	e0c6      	b.n	8000b0e <__aeabi_dadd+0x666>
 8000980:	2f00      	cmp	r7, #0
 8000982:	d167      	bne.n	8000a54 <__aeabi_dadd+0x5ac>
 8000984:	2680      	movs	r6, #128	@ 0x80
 8000986:	2500      	movs	r5, #0
 8000988:	4c7f      	ldr	r4, [pc, #508]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800098a:	0336      	lsls	r6, r6, #12
 800098c:	e6d5      	b.n	800073a <__aeabi_dadd+0x292>
 800098e:	4665      	mov	r5, ip
 8000990:	000c      	movs	r4, r1
 8000992:	001e      	movs	r6, r3
 8000994:	08d0      	lsrs	r0, r2, #3
 8000996:	e6e4      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000998:	444a      	add	r2, r9
 800099a:	454a      	cmp	r2, r9
 800099c:	4180      	sbcs	r0, r0
 800099e:	18f3      	adds	r3, r6, r3
 80009a0:	4240      	negs	r0, r0
 80009a2:	1818      	adds	r0, r3, r0
 80009a4:	0011      	movs	r1, r2
 80009a6:	0203      	lsls	r3, r0, #8
 80009a8:	d400      	bmi.n	80009ac <__aeabi_dadd+0x504>
 80009aa:	e096      	b.n	8000ada <__aeabi_dadd+0x632>
 80009ac:	4b77      	ldr	r3, [pc, #476]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80009ae:	0849      	lsrs	r1, r1, #1
 80009b0:	4018      	ands	r0, r3
 80009b2:	07c3      	lsls	r3, r0, #31
 80009b4:	430b      	orrs	r3, r1
 80009b6:	0844      	lsrs	r4, r0, #1
 80009b8:	0749      	lsls	r1, r1, #29
 80009ba:	d100      	bne.n	80009be <__aeabi_dadd+0x516>
 80009bc:	e129      	b.n	8000c12 <__aeabi_dadd+0x76a>
 80009be:	220f      	movs	r2, #15
 80009c0:	401a      	ands	r2, r3
 80009c2:	2a04      	cmp	r2, #4
 80009c4:	d100      	bne.n	80009c8 <__aeabi_dadd+0x520>
 80009c6:	e0ea      	b.n	8000b9e <__aeabi_dadd+0x6f6>
 80009c8:	1d1f      	adds	r7, r3, #4
 80009ca:	429f      	cmp	r7, r3
 80009cc:	41b6      	sbcs	r6, r6
 80009ce:	4276      	negs	r6, r6
 80009d0:	1936      	adds	r6, r6, r4
 80009d2:	2402      	movs	r4, #2
 80009d4:	e6c4      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80009d6:	4649      	mov	r1, r9
 80009d8:	1a8f      	subs	r7, r1, r2
 80009da:	45b9      	cmp	r9, r7
 80009dc:	4180      	sbcs	r0, r0
 80009de:	1af6      	subs	r6, r6, r3
 80009e0:	4240      	negs	r0, r0
 80009e2:	1a36      	subs	r6, r6, r0
 80009e4:	0233      	lsls	r3, r6, #8
 80009e6:	d406      	bmi.n	80009f6 <__aeabi_dadd+0x54e>
 80009e8:	0773      	lsls	r3, r6, #29
 80009ea:	08ff      	lsrs	r7, r7, #3
 80009ec:	2101      	movs	r1, #1
 80009ee:	431f      	orrs	r7, r3
 80009f0:	08f0      	lsrs	r0, r6, #3
 80009f2:	e690      	b.n	8000716 <__aeabi_dadd+0x26e>
 80009f4:	4665      	mov	r5, ip
 80009f6:	2401      	movs	r4, #1
 80009f8:	e5ab      	b.n	8000552 <__aeabi_dadd+0xaa>
 80009fa:	464b      	mov	r3, r9
 80009fc:	0777      	lsls	r7, r6, #29
 80009fe:	08d8      	lsrs	r0, r3, #3
 8000a00:	4307      	orrs	r7, r0
 8000a02:	08f0      	lsrs	r0, r6, #3
 8000a04:	e6b4      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a06:	000f      	movs	r7, r1
 8000a08:	0018      	movs	r0, r3
 8000a0a:	3f20      	subs	r7, #32
 8000a0c:	40f8      	lsrs	r0, r7
 8000a0e:	4684      	mov	ip, r0
 8000a10:	2920      	cmp	r1, #32
 8000a12:	d003      	beq.n	8000a1c <__aeabi_dadd+0x574>
 8000a14:	2740      	movs	r7, #64	@ 0x40
 8000a16:	1a79      	subs	r1, r7, r1
 8000a18:	408b      	lsls	r3, r1
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	1e53      	subs	r3, r2, #1
 8000a1e:	419a      	sbcs	r2, r3
 8000a20:	4663      	mov	r3, ip
 8000a22:	0017      	movs	r7, r2
 8000a24:	431f      	orrs	r7, r3
 8000a26:	e635      	b.n	8000694 <__aeabi_dadd+0x1ec>
 8000a28:	2500      	movs	r5, #0
 8000a2a:	2400      	movs	r4, #0
 8000a2c:	2600      	movs	r6, #0
 8000a2e:	e684      	b.n	800073a <__aeabi_dadd+0x292>
 8000a30:	000c      	movs	r4, r1
 8000a32:	0035      	movs	r5, r6
 8000a34:	3c20      	subs	r4, #32
 8000a36:	40e5      	lsrs	r5, r4
 8000a38:	2920      	cmp	r1, #32
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a3c:	2440      	movs	r4, #64	@ 0x40
 8000a3e:	1a61      	subs	r1, r4, r1
 8000a40:	408e      	lsls	r6, r1
 8000a42:	4649      	mov	r1, r9
 8000a44:	4331      	orrs	r1, r6
 8000a46:	4689      	mov	r9, r1
 8000a48:	4648      	mov	r0, r9
 8000a4a:	1e41      	subs	r1, r0, #1
 8000a4c:	4188      	sbcs	r0, r1
 8000a4e:	0007      	movs	r7, r0
 8000a50:	432f      	orrs	r7, r5
 8000a52:	e5ef      	b.n	8000634 <__aeabi_dadd+0x18c>
 8000a54:	08d2      	lsrs	r2, r2, #3
 8000a56:	075f      	lsls	r7, r3, #29
 8000a58:	4665      	mov	r5, ip
 8000a5a:	4317      	orrs	r7, r2
 8000a5c:	08d8      	lsrs	r0, r3, #3
 8000a5e:	e687      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a60:	1a17      	subs	r7, r2, r0
 8000a62:	42ba      	cmp	r2, r7
 8000a64:	4192      	sbcs	r2, r2
 8000a66:	1b9e      	subs	r6, r3, r6
 8000a68:	4252      	negs	r2, r2
 8000a6a:	1ab6      	subs	r6, r6, r2
 8000a6c:	0233      	lsls	r3, r6, #8
 8000a6e:	d4c1      	bmi.n	80009f4 <__aeabi_dadd+0x54c>
 8000a70:	0773      	lsls	r3, r6, #29
 8000a72:	08ff      	lsrs	r7, r7, #3
 8000a74:	4665      	mov	r5, ip
 8000a76:	2101      	movs	r1, #1
 8000a78:	431f      	orrs	r7, r3
 8000a7a:	08f0      	lsrs	r0, r6, #3
 8000a7c:	e64b      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000a7e:	2f00      	cmp	r7, #0
 8000a80:	d07b      	beq.n	8000b7a <__aeabi_dadd+0x6d2>
 8000a82:	4665      	mov	r5, ip
 8000a84:	001e      	movs	r6, r3
 8000a86:	4691      	mov	r9, r2
 8000a88:	e63f      	b.n	800070a <__aeabi_dadd+0x262>
 8000a8a:	1a81      	subs	r1, r0, r2
 8000a8c:	4688      	mov	r8, r1
 8000a8e:	45c1      	cmp	r9, r8
 8000a90:	41a4      	sbcs	r4, r4
 8000a92:	1af1      	subs	r1, r6, r3
 8000a94:	4264      	negs	r4, r4
 8000a96:	1b09      	subs	r1, r1, r4
 8000a98:	2480      	movs	r4, #128	@ 0x80
 8000a9a:	0424      	lsls	r4, r4, #16
 8000a9c:	4221      	tst	r1, r4
 8000a9e:	d077      	beq.n	8000b90 <__aeabi_dadd+0x6e8>
 8000aa0:	1a10      	subs	r0, r2, r0
 8000aa2:	4282      	cmp	r2, r0
 8000aa4:	4192      	sbcs	r2, r2
 8000aa6:	0007      	movs	r7, r0
 8000aa8:	1b9e      	subs	r6, r3, r6
 8000aaa:	4252      	negs	r2, r2
 8000aac:	1ab6      	subs	r6, r6, r2
 8000aae:	4337      	orrs	r7, r6
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x60c>
 8000ab2:	e0a0      	b.n	8000bf6 <__aeabi_dadd+0x74e>
 8000ab4:	4665      	mov	r5, ip
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	2600      	movs	r6, #0
 8000aba:	e63e      	b.n	800073a <__aeabi_dadd+0x292>
 8000abc:	075f      	lsls	r7, r3, #29
 8000abe:	08d2      	lsrs	r2, r2, #3
 8000ac0:	4665      	mov	r5, ip
 8000ac2:	4317      	orrs	r7, r2
 8000ac4:	08d8      	lsrs	r0, r3, #3
 8000ac6:	e653      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000ac8:	1881      	adds	r1, r0, r2
 8000aca:	4291      	cmp	r1, r2
 8000acc:	4192      	sbcs	r2, r2
 8000ace:	18f0      	adds	r0, r6, r3
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	1880      	adds	r0, r0, r2
 8000ad4:	0203      	lsls	r3, r0, #8
 8000ad6:	d500      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000ad8:	e768      	b.n	80009ac <__aeabi_dadd+0x504>
 8000ada:	0747      	lsls	r7, r0, #29
 8000adc:	08c9      	lsrs	r1, r1, #3
 8000ade:	430f      	orrs	r7, r1
 8000ae0:	08c0      	lsrs	r0, r0, #3
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	e617      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000ae6:	08d2      	lsrs	r2, r2, #3
 8000ae8:	075f      	lsls	r7, r3, #29
 8000aea:	4317      	orrs	r7, r2
 8000aec:	08d8      	lsrs	r0, r3, #3
 8000aee:	e63f      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000af0:	000c      	movs	r4, r1
 8000af2:	2600      	movs	r6, #0
 8000af4:	2700      	movs	r7, #0
 8000af6:	e620      	b.n	800073a <__aeabi_dadd+0x292>
 8000af8:	2900      	cmp	r1, #0
 8000afa:	d156      	bne.n	8000baa <__aeabi_dadd+0x702>
 8000afc:	075f      	lsls	r7, r3, #29
 8000afe:	08d2      	lsrs	r2, r2, #3
 8000b00:	4317      	orrs	r7, r2
 8000b02:	08d8      	lsrs	r0, r3, #3
 8000b04:	e634      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b06:	000c      	movs	r4, r1
 8000b08:	001e      	movs	r6, r3
 8000b0a:	08d0      	lsrs	r0, r2, #3
 8000b0c:	e629      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000b0e:	08c1      	lsrs	r1, r0, #3
 8000b10:	0770      	lsls	r0, r6, #29
 8000b12:	4301      	orrs	r1, r0
 8000b14:	08f0      	lsrs	r0, r6, #3
 8000b16:	2f00      	cmp	r7, #0
 8000b18:	d062      	beq.n	8000be0 <__aeabi_dadd+0x738>
 8000b1a:	2480      	movs	r4, #128	@ 0x80
 8000b1c:	0324      	lsls	r4, r4, #12
 8000b1e:	4220      	tst	r0, r4
 8000b20:	d007      	beq.n	8000b32 <__aeabi_dadd+0x68a>
 8000b22:	08de      	lsrs	r6, r3, #3
 8000b24:	4226      	tst	r6, r4
 8000b26:	d104      	bne.n	8000b32 <__aeabi_dadd+0x68a>
 8000b28:	4665      	mov	r5, ip
 8000b2a:	0030      	movs	r0, r6
 8000b2c:	08d1      	lsrs	r1, r2, #3
 8000b2e:	075b      	lsls	r3, r3, #29
 8000b30:	4319      	orrs	r1, r3
 8000b32:	0f4f      	lsrs	r7, r1, #29
 8000b34:	00c9      	lsls	r1, r1, #3
 8000b36:	08c9      	lsrs	r1, r1, #3
 8000b38:	077f      	lsls	r7, r7, #29
 8000b3a:	430f      	orrs	r7, r1
 8000b3c:	e618      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b3e:	000c      	movs	r4, r1
 8000b40:	0030      	movs	r0, r6
 8000b42:	3c20      	subs	r4, #32
 8000b44:	40e0      	lsrs	r0, r4
 8000b46:	4684      	mov	ip, r0
 8000b48:	2920      	cmp	r1, #32
 8000b4a:	d005      	beq.n	8000b58 <__aeabi_dadd+0x6b0>
 8000b4c:	2440      	movs	r4, #64	@ 0x40
 8000b4e:	1a61      	subs	r1, r4, r1
 8000b50:	408e      	lsls	r6, r1
 8000b52:	4649      	mov	r1, r9
 8000b54:	4331      	orrs	r1, r6
 8000b56:	4689      	mov	r9, r1
 8000b58:	4648      	mov	r0, r9
 8000b5a:	1e41      	subs	r1, r0, #1
 8000b5c:	4188      	sbcs	r0, r1
 8000b5e:	4661      	mov	r1, ip
 8000b60:	0007      	movs	r7, r0
 8000b62:	430f      	orrs	r7, r1
 8000b64:	e630      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000b66:	2120      	movs	r1, #32
 8000b68:	2700      	movs	r7, #0
 8000b6a:	1a09      	subs	r1, r1, r0
 8000b6c:	e50e      	b.n	800058c <__aeabi_dadd+0xe4>
 8000b6e:	001e      	movs	r6, r3
 8000b70:	2f00      	cmp	r7, #0
 8000b72:	d000      	beq.n	8000b76 <__aeabi_dadd+0x6ce>
 8000b74:	e522      	b.n	80005bc <__aeabi_dadd+0x114>
 8000b76:	2400      	movs	r4, #0
 8000b78:	e758      	b.n	8000a2c <__aeabi_dadd+0x584>
 8000b7a:	2500      	movs	r5, #0
 8000b7c:	2400      	movs	r4, #0
 8000b7e:	2600      	movs	r6, #0
 8000b80:	e5db      	b.n	800073a <__aeabi_dadd+0x292>
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	000007fe 	.word	0x000007fe
 8000b88:	000007ff 	.word	0x000007ff
 8000b8c:	ff7fffff 	.word	0xff7fffff
 8000b90:	4647      	mov	r7, r8
 8000b92:	430f      	orrs	r7, r1
 8000b94:	d100      	bne.n	8000b98 <__aeabi_dadd+0x6f0>
 8000b96:	e747      	b.n	8000a28 <__aeabi_dadd+0x580>
 8000b98:	000e      	movs	r6, r1
 8000b9a:	46c1      	mov	r9, r8
 8000b9c:	e5b5      	b.n	800070a <__aeabi_dadd+0x262>
 8000b9e:	08df      	lsrs	r7, r3, #3
 8000ba0:	0764      	lsls	r4, r4, #29
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	4327      	orrs	r7, r4
 8000ba6:	0900      	lsrs	r0, r0, #4
 8000ba8:	e5b5      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000baa:	0019      	movs	r1, r3
 8000bac:	08c0      	lsrs	r0, r0, #3
 8000bae:	0777      	lsls	r7, r6, #29
 8000bb0:	4307      	orrs	r7, r0
 8000bb2:	4311      	orrs	r1, r2
 8000bb4:	08f0      	lsrs	r0, r6, #3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d100      	bne.n	8000bbc <__aeabi_dadd+0x714>
 8000bba:	e5d9      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000bbc:	2180      	movs	r1, #128	@ 0x80
 8000bbe:	0309      	lsls	r1, r1, #12
 8000bc0:	4208      	tst	r0, r1
 8000bc2:	d007      	beq.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bc4:	08dc      	lsrs	r4, r3, #3
 8000bc6:	420c      	tst	r4, r1
 8000bc8:	d104      	bne.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bca:	08d2      	lsrs	r2, r2, #3
 8000bcc:	075b      	lsls	r3, r3, #29
 8000bce:	431a      	orrs	r2, r3
 8000bd0:	0017      	movs	r7, r2
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	0f7b      	lsrs	r3, r7, #29
 8000bd6:	00ff      	lsls	r7, r7, #3
 8000bd8:	08ff      	lsrs	r7, r7, #3
 8000bda:	075b      	lsls	r3, r3, #29
 8000bdc:	431f      	orrs	r7, r3
 8000bde:	e5c7      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be0:	000f      	movs	r7, r1
 8000be2:	e5c5      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000be6:	08d2      	lsrs	r2, r2, #3
 8000be8:	4033      	ands	r3, r6
 8000bea:	075f      	lsls	r7, r3, #29
 8000bec:	025b      	lsls	r3, r3, #9
 8000bee:	2401      	movs	r4, #1
 8000bf0:	4317      	orrs	r7, r2
 8000bf2:	0b1e      	lsrs	r6, r3, #12
 8000bf4:	e5a1      	b.n	800073a <__aeabi_dadd+0x292>
 8000bf6:	4226      	tst	r6, r4
 8000bf8:	d012      	beq.n	8000c20 <__aeabi_dadd+0x778>
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000bfc:	4665      	mov	r5, ip
 8000bfe:	0002      	movs	r2, r0
 8000c00:	2401      	movs	r4, #1
 8000c02:	401e      	ands	r6, r3
 8000c04:	e4e6      	b.n	80005d4 <__aeabi_dadd+0x12c>
 8000c06:	0021      	movs	r1, r4
 8000c08:	e585      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c0a:	0017      	movs	r7, r2
 8000c0c:	e5a8      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000c0e:	003a      	movs	r2, r7
 8000c10:	e4d4      	b.n	80005bc <__aeabi_dadd+0x114>
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	0764      	lsls	r4, r4, #29
 8000c16:	431c      	orrs	r4, r3
 8000c18:	0027      	movs	r7, r4
 8000c1a:	2102      	movs	r1, #2
 8000c1c:	0900      	lsrs	r0, r0, #4
 8000c1e:	e57a      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c20:	08c0      	lsrs	r0, r0, #3
 8000c22:	0777      	lsls	r7, r6, #29
 8000c24:	4307      	orrs	r7, r0
 8000c26:	4665      	mov	r5, ip
 8000c28:	2100      	movs	r1, #0
 8000c2a:	08f0      	lsrs	r0, r6, #3
 8000c2c:	e573      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	ff7fffff 	.word	0xff7fffff

08000c34 <__aeabi_ddiv>:
 8000c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c36:	46de      	mov	lr, fp
 8000c38:	4645      	mov	r5, r8
 8000c3a:	4657      	mov	r7, sl
 8000c3c:	464e      	mov	r6, r9
 8000c3e:	b5e0      	push	{r5, r6, r7, lr}
 8000c40:	b087      	sub	sp, #28
 8000c42:	9200      	str	r2, [sp, #0]
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	030b      	lsls	r3, r1, #12
 8000c48:	0b1b      	lsrs	r3, r3, #12
 8000c4a:	469b      	mov	fp, r3
 8000c4c:	0fca      	lsrs	r2, r1, #31
 8000c4e:	004b      	lsls	r3, r1, #1
 8000c50:	0004      	movs	r4, r0
 8000c52:	4680      	mov	r8, r0
 8000c54:	0d5b      	lsrs	r3, r3, #21
 8000c56:	9202      	str	r2, [sp, #8]
 8000c58:	d100      	bne.n	8000c5c <__aeabi_ddiv+0x28>
 8000c5a:	e098      	b.n	8000d8e <__aeabi_ddiv+0x15a>
 8000c5c:	4a7c      	ldr	r2, [pc, #496]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d037      	beq.n	8000cd2 <__aeabi_ddiv+0x9e>
 8000c62:	4659      	mov	r1, fp
 8000c64:	0f42      	lsrs	r2, r0, #29
 8000c66:	00c9      	lsls	r1, r1, #3
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	2180      	movs	r1, #128	@ 0x80
 8000c6c:	0409      	lsls	r1, r1, #16
 8000c6e:	4311      	orrs	r1, r2
 8000c70:	00c2      	lsls	r2, r0, #3
 8000c72:	4690      	mov	r8, r2
 8000c74:	4a77      	ldr	r2, [pc, #476]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000c76:	4689      	mov	r9, r1
 8000c78:	4692      	mov	sl, r2
 8000c7a:	449a      	add	sl, r3
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2400      	movs	r4, #0
 8000c80:	9303      	str	r3, [sp, #12]
 8000c82:	9e00      	ldr	r6, [sp, #0]
 8000c84:	9f01      	ldr	r7, [sp, #4]
 8000c86:	033b      	lsls	r3, r7, #12
 8000c88:	0b1b      	lsrs	r3, r3, #12
 8000c8a:	469b      	mov	fp, r3
 8000c8c:	007b      	lsls	r3, r7, #1
 8000c8e:	0030      	movs	r0, r6
 8000c90:	0d5b      	lsrs	r3, r3, #21
 8000c92:	0ffd      	lsrs	r5, r7, #31
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d059      	beq.n	8000d4c <__aeabi_ddiv+0x118>
 8000c98:	4a6d      	ldr	r2, [pc, #436]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d048      	beq.n	8000d30 <__aeabi_ddiv+0xfc>
 8000c9e:	4659      	mov	r1, fp
 8000ca0:	0f72      	lsrs	r2, r6, #29
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	0409      	lsls	r1, r1, #16
 8000caa:	4311      	orrs	r1, r2
 8000cac:	468b      	mov	fp, r1
 8000cae:	4969      	ldr	r1, [pc, #420]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000cb0:	00f2      	lsls	r2, r6, #3
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4651      	mov	r1, sl
 8000cb6:	4463      	add	r3, ip
 8000cb8:	1acb      	subs	r3, r1, r3
 8000cba:	469a      	mov	sl, r3
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	9e02      	ldr	r6, [sp, #8]
 8000cc0:	406e      	eors	r6, r5
 8000cc2:	b2f6      	uxtb	r6, r6
 8000cc4:	2c0f      	cmp	r4, #15
 8000cc6:	d900      	bls.n	8000cca <__aeabi_ddiv+0x96>
 8000cc8:	e0ce      	b.n	8000e68 <__aeabi_ddiv+0x234>
 8000cca:	4b63      	ldr	r3, [pc, #396]	@ (8000e58 <__aeabi_ddiv+0x224>)
 8000ccc:	00a4      	lsls	r4, r4, #2
 8000cce:	591b      	ldr	r3, [r3, r4]
 8000cd0:	469f      	mov	pc, r3
 8000cd2:	465a      	mov	r2, fp
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	4691      	mov	r9, r2
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_ddiv+0xa8>
 8000cda:	e090      	b.n	8000dfe <__aeabi_ddiv+0x1ca>
 8000cdc:	469a      	mov	sl, r3
 8000cde:	2302      	movs	r3, #2
 8000ce0:	4690      	mov	r8, r2
 8000ce2:	2408      	movs	r4, #8
 8000ce4:	9303      	str	r3, [sp, #12]
 8000ce6:	e7cc      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000ce8:	46cb      	mov	fp, r9
 8000cea:	4642      	mov	r2, r8
 8000cec:	9d02      	ldr	r5, [sp, #8]
 8000cee:	9903      	ldr	r1, [sp, #12]
 8000cf0:	2902      	cmp	r1, #2
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_ddiv+0xc2>
 8000cf4:	e1de      	b.n	80010b4 <__aeabi_ddiv+0x480>
 8000cf6:	2903      	cmp	r1, #3
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_ddiv+0xc8>
 8000cfa:	e08d      	b.n	8000e18 <__aeabi_ddiv+0x1e4>
 8000cfc:	2901      	cmp	r1, #1
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_ddiv+0xce>
 8000d00:	e179      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 8000d02:	002e      	movs	r6, r5
 8000d04:	2200      	movs	r2, #0
 8000d06:	2300      	movs	r3, #0
 8000d08:	2400      	movs	r4, #0
 8000d0a:	4690      	mov	r8, r2
 8000d0c:	051b      	lsls	r3, r3, #20
 8000d0e:	4323      	orrs	r3, r4
 8000d10:	07f6      	lsls	r6, r6, #31
 8000d12:	4333      	orrs	r3, r6
 8000d14:	4640      	mov	r0, r8
 8000d16:	0019      	movs	r1, r3
 8000d18:	b007      	add	sp, #28
 8000d1a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1c:	46bb      	mov	fp, r7
 8000d1e:	46b2      	mov	sl, r6
 8000d20:	46a9      	mov	r9, r5
 8000d22:	46a0      	mov	r8, r4
 8000d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d26:	2200      	movs	r2, #0
 8000d28:	2400      	movs	r4, #0
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	4b48      	ldr	r3, [pc, #288]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000d2e:	e7ed      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000d30:	465a      	mov	r2, fp
 8000d32:	9b00      	ldr	r3, [sp, #0]
 8000d34:	431a      	orrs	r2, r3
 8000d36:	4b49      	ldr	r3, [pc, #292]	@ (8000e5c <__aeabi_ddiv+0x228>)
 8000d38:	469c      	mov	ip, r3
 8000d3a:	44e2      	add	sl, ip
 8000d3c:	2a00      	cmp	r2, #0
 8000d3e:	d159      	bne.n	8000df4 <__aeabi_ddiv+0x1c0>
 8000d40:	2302      	movs	r3, #2
 8000d42:	431c      	orrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	2102      	movs	r1, #2
 8000d48:	469b      	mov	fp, r3
 8000d4a:	e7b8      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d4c:	465a      	mov	r2, fp
 8000d4e:	9b00      	ldr	r3, [sp, #0]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	d049      	beq.n	8000de8 <__aeabi_ddiv+0x1b4>
 8000d54:	465b      	mov	r3, fp
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_ddiv+0x128>
 8000d5a:	e19c      	b.n	8001096 <__aeabi_ddiv+0x462>
 8000d5c:	4658      	mov	r0, fp
 8000d5e:	f001 fb43 	bl	80023e8 <__clzsi2>
 8000d62:	0002      	movs	r2, r0
 8000d64:	0003      	movs	r3, r0
 8000d66:	3a0b      	subs	r2, #11
 8000d68:	271d      	movs	r7, #29
 8000d6a:	9e00      	ldr	r6, [sp, #0]
 8000d6c:	1aba      	subs	r2, r7, r2
 8000d6e:	0019      	movs	r1, r3
 8000d70:	4658      	mov	r0, fp
 8000d72:	40d6      	lsrs	r6, r2
 8000d74:	3908      	subs	r1, #8
 8000d76:	4088      	lsls	r0, r1
 8000d78:	0032      	movs	r2, r6
 8000d7a:	4302      	orrs	r2, r0
 8000d7c:	4693      	mov	fp, r2
 8000d7e:	9a00      	ldr	r2, [sp, #0]
 8000d80:	408a      	lsls	r2, r1
 8000d82:	4937      	ldr	r1, [pc, #220]	@ (8000e60 <__aeabi_ddiv+0x22c>)
 8000d84:	4453      	add	r3, sl
 8000d86:	468a      	mov	sl, r1
 8000d88:	2100      	movs	r1, #0
 8000d8a:	449a      	add	sl, r3
 8000d8c:	e797      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d8e:	465b      	mov	r3, fp
 8000d90:	4303      	orrs	r3, r0
 8000d92:	4699      	mov	r9, r3
 8000d94:	d021      	beq.n	8000dda <__aeabi_ddiv+0x1a6>
 8000d96:	465b      	mov	r3, fp
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d100      	bne.n	8000d9e <__aeabi_ddiv+0x16a>
 8000d9c:	e169      	b.n	8001072 <__aeabi_ddiv+0x43e>
 8000d9e:	4658      	mov	r0, fp
 8000da0:	f001 fb22 	bl	80023e8 <__clzsi2>
 8000da4:	230b      	movs	r3, #11
 8000da6:	425b      	negs	r3, r3
 8000da8:	469c      	mov	ip, r3
 8000daa:	0002      	movs	r2, r0
 8000dac:	4484      	add	ip, r0
 8000dae:	4666      	mov	r6, ip
 8000db0:	231d      	movs	r3, #29
 8000db2:	1b9b      	subs	r3, r3, r6
 8000db4:	0026      	movs	r6, r4
 8000db6:	0011      	movs	r1, r2
 8000db8:	4658      	mov	r0, fp
 8000dba:	40de      	lsrs	r6, r3
 8000dbc:	3908      	subs	r1, #8
 8000dbe:	4088      	lsls	r0, r1
 8000dc0:	0033      	movs	r3, r6
 8000dc2:	4303      	orrs	r3, r0
 8000dc4:	4699      	mov	r9, r3
 8000dc6:	0023      	movs	r3, r4
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4698      	mov	r8, r3
 8000dcc:	4b25      	ldr	r3, [pc, #148]	@ (8000e64 <__aeabi_ddiv+0x230>)
 8000dce:	2400      	movs	r4, #0
 8000dd0:	1a9b      	subs	r3, r3, r2
 8000dd2:	469a      	mov	sl, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	e753      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000dda:	2300      	movs	r3, #0
 8000ddc:	4698      	mov	r8, r3
 8000dde:	469a      	mov	sl, r3
 8000de0:	3301      	adds	r3, #1
 8000de2:	2404      	movs	r4, #4
 8000de4:	9303      	str	r3, [sp, #12]
 8000de6:	e74c      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000de8:	2301      	movs	r3, #1
 8000dea:	431c      	orrs	r4, r3
 8000dec:	2300      	movs	r3, #0
 8000dee:	2101      	movs	r1, #1
 8000df0:	469b      	mov	fp, r3
 8000df2:	e764      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000df4:	2303      	movs	r3, #3
 8000df6:	0032      	movs	r2, r6
 8000df8:	2103      	movs	r1, #3
 8000dfa:	431c      	orrs	r4, r3
 8000dfc:	e75f      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000dfe:	469a      	mov	sl, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	46d9      	mov	r9, fp
 8000e04:	240c      	movs	r4, #12
 8000e06:	9303      	str	r3, [sp, #12]
 8000e08:	e73b      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2480      	movs	r4, #128	@ 0x80
 8000e0e:	4698      	mov	r8, r3
 8000e10:	2600      	movs	r6, #0
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e14:	0324      	lsls	r4, r4, #12
 8000e16:	e779      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e18:	2480      	movs	r4, #128	@ 0x80
 8000e1a:	465b      	mov	r3, fp
 8000e1c:	0324      	lsls	r4, r4, #12
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	0324      	lsls	r4, r4, #12
 8000e22:	002e      	movs	r6, r5
 8000e24:	4690      	mov	r8, r2
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e28:	0b24      	lsrs	r4, r4, #12
 8000e2a:	e76f      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e2c:	2480      	movs	r4, #128	@ 0x80
 8000e2e:	464b      	mov	r3, r9
 8000e30:	0324      	lsls	r4, r4, #12
 8000e32:	4223      	tst	r3, r4
 8000e34:	d002      	beq.n	8000e3c <__aeabi_ddiv+0x208>
 8000e36:	465b      	mov	r3, fp
 8000e38:	4223      	tst	r3, r4
 8000e3a:	d0f0      	beq.n	8000e1e <__aeabi_ddiv+0x1ea>
 8000e3c:	2480      	movs	r4, #128	@ 0x80
 8000e3e:	464b      	mov	r3, r9
 8000e40:	0324      	lsls	r4, r4, #12
 8000e42:	431c      	orrs	r4, r3
 8000e44:	0324      	lsls	r4, r4, #12
 8000e46:	9e02      	ldr	r6, [sp, #8]
 8000e48:	4b01      	ldr	r3, [pc, #4]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e4a:	0b24      	lsrs	r4, r4, #12
 8000e4c:	e75e      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	000007ff 	.word	0x000007ff
 8000e54:	fffffc01 	.word	0xfffffc01
 8000e58:	0801521c 	.word	0x0801521c
 8000e5c:	fffff801 	.word	0xfffff801
 8000e60:	000003f3 	.word	0x000003f3
 8000e64:	fffffc0d 	.word	0xfffffc0d
 8000e68:	45cb      	cmp	fp, r9
 8000e6a:	d200      	bcs.n	8000e6e <__aeabi_ddiv+0x23a>
 8000e6c:	e0f8      	b.n	8001060 <__aeabi_ddiv+0x42c>
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0x23e>
 8000e70:	e0f3      	b.n	800105a <__aeabi_ddiv+0x426>
 8000e72:	2301      	movs	r3, #1
 8000e74:	425b      	negs	r3, r3
 8000e76:	469c      	mov	ip, r3
 8000e78:	4644      	mov	r4, r8
 8000e7a:	4648      	mov	r0, r9
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	44e2      	add	sl, ip
 8000e80:	465b      	mov	r3, fp
 8000e82:	0e17      	lsrs	r7, r2, #24
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	431f      	orrs	r7, r3
 8000e88:	0c19      	lsrs	r1, r3, #16
 8000e8a:	043b      	lsls	r3, r7, #16
 8000e8c:	0212      	lsls	r2, r2, #8
 8000e8e:	9700      	str	r7, [sp, #0]
 8000e90:	0c1f      	lsrs	r7, r3, #16
 8000e92:	4691      	mov	r9, r2
 8000e94:	9102      	str	r1, [sp, #8]
 8000e96:	9703      	str	r7, [sp, #12]
 8000e98:	f7ff f9d8 	bl	800024c <__aeabi_uidivmod>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	437a      	muls	r2, r7
 8000ea0:	040b      	lsls	r3, r1, #16
 8000ea2:	0c21      	lsrs	r1, r4, #16
 8000ea4:	4680      	mov	r8, r0
 8000ea6:	4319      	orrs	r1, r3
 8000ea8:	428a      	cmp	r2, r1
 8000eaa:	d909      	bls.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000eac:	9f00      	ldr	r7, [sp, #0]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	46bc      	mov	ip, r7
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	4461      	add	r1, ip
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	44e0      	add	r8, ip
 8000eba:	428f      	cmp	r7, r1
 8000ebc:	d800      	bhi.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000ebe:	e15c      	b.n	800117a <__aeabi_ddiv+0x546>
 8000ec0:	1a88      	subs	r0, r1, r2
 8000ec2:	9902      	ldr	r1, [sp, #8]
 8000ec4:	f7ff f9c2 	bl	800024c <__aeabi_uidivmod>
 8000ec8:	9a03      	ldr	r2, [sp, #12]
 8000eca:	0424      	lsls	r4, r4, #16
 8000ecc:	4342      	muls	r2, r0
 8000ece:	0409      	lsls	r1, r1, #16
 8000ed0:	0c24      	lsrs	r4, r4, #16
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	430c      	orrs	r4, r1
 8000ed6:	42a2      	cmp	r2, r4
 8000ed8:	d906      	bls.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000eda:	9900      	ldr	r1, [sp, #0]
 8000edc:	3b01      	subs	r3, #1
 8000ede:	468c      	mov	ip, r1
 8000ee0:	4464      	add	r4, ip
 8000ee2:	42a1      	cmp	r1, r4
 8000ee4:	d800      	bhi.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000ee6:	e142      	b.n	800116e <__aeabi_ddiv+0x53a>
 8000ee8:	1aa0      	subs	r0, r4, r2
 8000eea:	4642      	mov	r2, r8
 8000eec:	0412      	lsls	r2, r2, #16
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	4693      	mov	fp, r2
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	4659      	mov	r1, fp
 8000ef6:	0c1b      	lsrs	r3, r3, #16
 8000ef8:	001f      	movs	r7, r3
 8000efa:	9304      	str	r3, [sp, #16]
 8000efc:	040b      	lsls	r3, r1, #16
 8000efe:	4649      	mov	r1, r9
 8000f00:	0409      	lsls	r1, r1, #16
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	000c      	movs	r4, r1
 8000f06:	0c1b      	lsrs	r3, r3, #16
 8000f08:	435c      	muls	r4, r3
 8000f0a:	0c12      	lsrs	r2, r2, #16
 8000f0c:	437b      	muls	r3, r7
 8000f0e:	4688      	mov	r8, r1
 8000f10:	4351      	muls	r1, r2
 8000f12:	437a      	muls	r2, r7
 8000f14:	0c27      	lsrs	r7, r4, #16
 8000f16:	46bc      	mov	ip, r7
 8000f18:	185b      	adds	r3, r3, r1
 8000f1a:	4463      	add	r3, ip
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	d903      	bls.n	8000f28 <__aeabi_ddiv+0x2f4>
 8000f20:	2180      	movs	r1, #128	@ 0x80
 8000f22:	0249      	lsls	r1, r1, #9
 8000f24:	468c      	mov	ip, r1
 8000f26:	4462      	add	r2, ip
 8000f28:	0c19      	lsrs	r1, r3, #16
 8000f2a:	0424      	lsls	r4, r4, #16
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0c24      	lsrs	r4, r4, #16
 8000f30:	188a      	adds	r2, r1, r2
 8000f32:	191c      	adds	r4, r3, r4
 8000f34:	4290      	cmp	r0, r2
 8000f36:	d302      	bcc.n	8000f3e <__aeabi_ddiv+0x30a>
 8000f38:	d116      	bne.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3a:	42a5      	cmp	r5, r4
 8000f3c:	d214      	bcs.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3e:	465b      	mov	r3, fp
 8000f40:	9f00      	ldr	r7, [sp, #0]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	444d      	add	r5, r9
 8000f46:	9305      	str	r3, [sp, #20]
 8000f48:	454d      	cmp	r5, r9
 8000f4a:	419b      	sbcs	r3, r3
 8000f4c:	46bc      	mov	ip, r7
 8000f4e:	425b      	negs	r3, r3
 8000f50:	4463      	add	r3, ip
 8000f52:	18c0      	adds	r0, r0, r3
 8000f54:	4287      	cmp	r7, r0
 8000f56:	d300      	bcc.n	8000f5a <__aeabi_ddiv+0x326>
 8000f58:	e102      	b.n	8001160 <__aeabi_ddiv+0x52c>
 8000f5a:	4282      	cmp	r2, r0
 8000f5c:	d900      	bls.n	8000f60 <__aeabi_ddiv+0x32c>
 8000f5e:	e129      	b.n	80011b4 <__aeabi_ddiv+0x580>
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x330>
 8000f62:	e124      	b.n	80011ae <__aeabi_ddiv+0x57a>
 8000f64:	9b05      	ldr	r3, [sp, #20]
 8000f66:	469b      	mov	fp, r3
 8000f68:	1b2c      	subs	r4, r5, r4
 8000f6a:	42a5      	cmp	r5, r4
 8000f6c:	41ad      	sbcs	r5, r5
 8000f6e:	9b00      	ldr	r3, [sp, #0]
 8000f70:	1a80      	subs	r0, r0, r2
 8000f72:	426d      	negs	r5, r5
 8000f74:	1b40      	subs	r0, r0, r5
 8000f76:	4283      	cmp	r3, r0
 8000f78:	d100      	bne.n	8000f7c <__aeabi_ddiv+0x348>
 8000f7a:	e10f      	b.n	800119c <__aeabi_ddiv+0x568>
 8000f7c:	9902      	ldr	r1, [sp, #8]
 8000f7e:	f7ff f965 	bl	800024c <__aeabi_uidivmod>
 8000f82:	9a03      	ldr	r2, [sp, #12]
 8000f84:	040b      	lsls	r3, r1, #16
 8000f86:	4342      	muls	r2, r0
 8000f88:	0c21      	lsrs	r1, r4, #16
 8000f8a:	0005      	movs	r5, r0
 8000f8c:	4319      	orrs	r1, r3
 8000f8e:	428a      	cmp	r2, r1
 8000f90:	d900      	bls.n	8000f94 <__aeabi_ddiv+0x360>
 8000f92:	e0cb      	b.n	800112c <__aeabi_ddiv+0x4f8>
 8000f94:	1a88      	subs	r0, r1, r2
 8000f96:	9902      	ldr	r1, [sp, #8]
 8000f98:	f7ff f958 	bl	800024c <__aeabi_uidivmod>
 8000f9c:	9a03      	ldr	r2, [sp, #12]
 8000f9e:	0424      	lsls	r4, r4, #16
 8000fa0:	4342      	muls	r2, r0
 8000fa2:	0409      	lsls	r1, r1, #16
 8000fa4:	0c24      	lsrs	r4, r4, #16
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	430c      	orrs	r4, r1
 8000faa:	42a2      	cmp	r2, r4
 8000fac:	d900      	bls.n	8000fb0 <__aeabi_ddiv+0x37c>
 8000fae:	e0ca      	b.n	8001146 <__aeabi_ddiv+0x512>
 8000fb0:	4641      	mov	r1, r8
 8000fb2:	1aa4      	subs	r4, r4, r2
 8000fb4:	042a      	lsls	r2, r5, #16
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	9f04      	ldr	r7, [sp, #16]
 8000fba:	0413      	lsls	r3, r2, #16
 8000fbc:	0c1b      	lsrs	r3, r3, #16
 8000fbe:	4359      	muls	r1, r3
 8000fc0:	4640      	mov	r0, r8
 8000fc2:	437b      	muls	r3, r7
 8000fc4:	469c      	mov	ip, r3
 8000fc6:	0c15      	lsrs	r5, r2, #16
 8000fc8:	4368      	muls	r0, r5
 8000fca:	0c0b      	lsrs	r3, r1, #16
 8000fcc:	4484      	add	ip, r0
 8000fce:	4463      	add	r3, ip
 8000fd0:	437d      	muls	r5, r7
 8000fd2:	4298      	cmp	r0, r3
 8000fd4:	d903      	bls.n	8000fde <__aeabi_ddiv+0x3aa>
 8000fd6:	2080      	movs	r0, #128	@ 0x80
 8000fd8:	0240      	lsls	r0, r0, #9
 8000fda:	4684      	mov	ip, r0
 8000fdc:	4465      	add	r5, ip
 8000fde:	0c18      	lsrs	r0, r3, #16
 8000fe0:	0409      	lsls	r1, r1, #16
 8000fe2:	041b      	lsls	r3, r3, #16
 8000fe4:	0c09      	lsrs	r1, r1, #16
 8000fe6:	1940      	adds	r0, r0, r5
 8000fe8:	185b      	adds	r3, r3, r1
 8000fea:	4284      	cmp	r4, r0
 8000fec:	d327      	bcc.n	800103e <__aeabi_ddiv+0x40a>
 8000fee:	d023      	beq.n	8001038 <__aeabi_ddiv+0x404>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	0035      	movs	r5, r6
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	4b94      	ldr	r3, [pc, #592]	@ (8001248 <__aeabi_ddiv+0x614>)
 8000ff8:	4453      	add	r3, sl
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	dd60      	ble.n	80010c0 <__aeabi_ddiv+0x48c>
 8000ffe:	0751      	lsls	r1, r2, #29
 8001000:	d000      	beq.n	8001004 <__aeabi_ddiv+0x3d0>
 8001002:	e086      	b.n	8001112 <__aeabi_ddiv+0x4de>
 8001004:	002e      	movs	r6, r5
 8001006:	08d1      	lsrs	r1, r2, #3
 8001008:	465a      	mov	r2, fp
 800100a:	01d2      	lsls	r2, r2, #7
 800100c:	d506      	bpl.n	800101c <__aeabi_ddiv+0x3e8>
 800100e:	465a      	mov	r2, fp
 8001010:	4b8e      	ldr	r3, [pc, #568]	@ (800124c <__aeabi_ddiv+0x618>)
 8001012:	401a      	ands	r2, r3
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	4693      	mov	fp, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	4453      	add	r3, sl
 800101c:	4a8c      	ldr	r2, [pc, #560]	@ (8001250 <__aeabi_ddiv+0x61c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	dd00      	ble.n	8001024 <__aeabi_ddiv+0x3f0>
 8001022:	e680      	b.n	8000d26 <__aeabi_ddiv+0xf2>
 8001024:	465a      	mov	r2, fp
 8001026:	0752      	lsls	r2, r2, #29
 8001028:	430a      	orrs	r2, r1
 800102a:	4690      	mov	r8, r2
 800102c:	465a      	mov	r2, fp
 800102e:	055b      	lsls	r3, r3, #21
 8001030:	0254      	lsls	r4, r2, #9
 8001032:	0b24      	lsrs	r4, r4, #12
 8001034:	0d5b      	lsrs	r3, r3, #21
 8001036:	e669      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001038:	0035      	movs	r5, r6
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0db      	beq.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800103e:	9d00      	ldr	r5, [sp, #0]
 8001040:	1e51      	subs	r1, r2, #1
 8001042:	46ac      	mov	ip, r5
 8001044:	4464      	add	r4, ip
 8001046:	42ac      	cmp	r4, r5
 8001048:	d200      	bcs.n	800104c <__aeabi_ddiv+0x418>
 800104a:	e09e      	b.n	800118a <__aeabi_ddiv+0x556>
 800104c:	4284      	cmp	r4, r0
 800104e:	d200      	bcs.n	8001052 <__aeabi_ddiv+0x41e>
 8001050:	e0e1      	b.n	8001216 <__aeabi_ddiv+0x5e2>
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x422>
 8001054:	e0ee      	b.n	8001234 <__aeabi_ddiv+0x600>
 8001056:	000a      	movs	r2, r1
 8001058:	e7ca      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 800105a:	4542      	cmp	r2, r8
 800105c:	d900      	bls.n	8001060 <__aeabi_ddiv+0x42c>
 800105e:	e708      	b.n	8000e72 <__aeabi_ddiv+0x23e>
 8001060:	464b      	mov	r3, r9
 8001062:	07dc      	lsls	r4, r3, #31
 8001064:	0858      	lsrs	r0, r3, #1
 8001066:	4643      	mov	r3, r8
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	431c      	orrs	r4, r3
 800106c:	4643      	mov	r3, r8
 800106e:	07dd      	lsls	r5, r3, #31
 8001070:	e706      	b.n	8000e80 <__aeabi_ddiv+0x24c>
 8001072:	f001 f9b9 	bl	80023e8 <__clzsi2>
 8001076:	2315      	movs	r3, #21
 8001078:	469c      	mov	ip, r3
 800107a:	4484      	add	ip, r0
 800107c:	0002      	movs	r2, r0
 800107e:	4663      	mov	r3, ip
 8001080:	3220      	adds	r2, #32
 8001082:	2b1c      	cmp	r3, #28
 8001084:	dc00      	bgt.n	8001088 <__aeabi_ddiv+0x454>
 8001086:	e692      	b.n	8000dae <__aeabi_ddiv+0x17a>
 8001088:	0023      	movs	r3, r4
 800108a:	3808      	subs	r0, #8
 800108c:	4083      	lsls	r3, r0
 800108e:	4699      	mov	r9, r3
 8001090:	2300      	movs	r3, #0
 8001092:	4698      	mov	r8, r3
 8001094:	e69a      	b.n	8000dcc <__aeabi_ddiv+0x198>
 8001096:	f001 f9a7 	bl	80023e8 <__clzsi2>
 800109a:	0002      	movs	r2, r0
 800109c:	0003      	movs	r3, r0
 800109e:	3215      	adds	r2, #21
 80010a0:	3320      	adds	r3, #32
 80010a2:	2a1c      	cmp	r2, #28
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_ddiv+0x474>
 80010a6:	e65f      	b.n	8000d68 <__aeabi_ddiv+0x134>
 80010a8:	9900      	ldr	r1, [sp, #0]
 80010aa:	3808      	subs	r0, #8
 80010ac:	4081      	lsls	r1, r0
 80010ae:	2200      	movs	r2, #0
 80010b0:	468b      	mov	fp, r1
 80010b2:	e666      	b.n	8000d82 <__aeabi_ddiv+0x14e>
 80010b4:	2200      	movs	r2, #0
 80010b6:	002e      	movs	r6, r5
 80010b8:	2400      	movs	r4, #0
 80010ba:	4690      	mov	r8, r2
 80010bc:	4b65      	ldr	r3, [pc, #404]	@ (8001254 <__aeabi_ddiv+0x620>)
 80010be:	e625      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 80010c0:	002e      	movs	r6, r5
 80010c2:	2101      	movs	r1, #1
 80010c4:	1ac9      	subs	r1, r1, r3
 80010c6:	2938      	cmp	r1, #56	@ 0x38
 80010c8:	dd00      	ble.n	80010cc <__aeabi_ddiv+0x498>
 80010ca:	e61b      	b.n	8000d04 <__aeabi_ddiv+0xd0>
 80010cc:	291f      	cmp	r1, #31
 80010ce:	dc7e      	bgt.n	80011ce <__aeabi_ddiv+0x59a>
 80010d0:	4861      	ldr	r0, [pc, #388]	@ (8001258 <__aeabi_ddiv+0x624>)
 80010d2:	0014      	movs	r4, r2
 80010d4:	4450      	add	r0, sl
 80010d6:	465b      	mov	r3, fp
 80010d8:	4082      	lsls	r2, r0
 80010da:	4083      	lsls	r3, r0
 80010dc:	40cc      	lsrs	r4, r1
 80010de:	1e50      	subs	r0, r2, #1
 80010e0:	4182      	sbcs	r2, r0
 80010e2:	4323      	orrs	r3, r4
 80010e4:	431a      	orrs	r2, r3
 80010e6:	465b      	mov	r3, fp
 80010e8:	40cb      	lsrs	r3, r1
 80010ea:	0751      	lsls	r1, r2, #29
 80010ec:	d009      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010ee:	210f      	movs	r1, #15
 80010f0:	4011      	ands	r1, r2
 80010f2:	2904      	cmp	r1, #4
 80010f4:	d005      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010f6:	1d11      	adds	r1, r2, #4
 80010f8:	4291      	cmp	r1, r2
 80010fa:	4192      	sbcs	r2, r2
 80010fc:	4252      	negs	r2, r2
 80010fe:	189b      	adds	r3, r3, r2
 8001100:	000a      	movs	r2, r1
 8001102:	0219      	lsls	r1, r3, #8
 8001104:	d400      	bmi.n	8001108 <__aeabi_ddiv+0x4d4>
 8001106:	e09b      	b.n	8001240 <__aeabi_ddiv+0x60c>
 8001108:	2200      	movs	r2, #0
 800110a:	2301      	movs	r3, #1
 800110c:	2400      	movs	r4, #0
 800110e:	4690      	mov	r8, r2
 8001110:	e5fc      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001112:	210f      	movs	r1, #15
 8001114:	4011      	ands	r1, r2
 8001116:	2904      	cmp	r1, #4
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x4e8>
 800111a:	e773      	b.n	8001004 <__aeabi_ddiv+0x3d0>
 800111c:	1d11      	adds	r1, r2, #4
 800111e:	4291      	cmp	r1, r2
 8001120:	4192      	sbcs	r2, r2
 8001122:	4252      	negs	r2, r2
 8001124:	002e      	movs	r6, r5
 8001126:	08c9      	lsrs	r1, r1, #3
 8001128:	4493      	add	fp, r2
 800112a:	e76d      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 800112c:	9b00      	ldr	r3, [sp, #0]
 800112e:	3d01      	subs	r5, #1
 8001130:	469c      	mov	ip, r3
 8001132:	4461      	add	r1, ip
 8001134:	428b      	cmp	r3, r1
 8001136:	d900      	bls.n	800113a <__aeabi_ddiv+0x506>
 8001138:	e72c      	b.n	8000f94 <__aeabi_ddiv+0x360>
 800113a:	428a      	cmp	r2, r1
 800113c:	d800      	bhi.n	8001140 <__aeabi_ddiv+0x50c>
 800113e:	e729      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001140:	1e85      	subs	r5, r0, #2
 8001142:	4461      	add	r1, ip
 8001144:	e726      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001146:	9900      	ldr	r1, [sp, #0]
 8001148:	3b01      	subs	r3, #1
 800114a:	468c      	mov	ip, r1
 800114c:	4464      	add	r4, ip
 800114e:	42a1      	cmp	r1, r4
 8001150:	d900      	bls.n	8001154 <__aeabi_ddiv+0x520>
 8001152:	e72d      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001154:	42a2      	cmp	r2, r4
 8001156:	d800      	bhi.n	800115a <__aeabi_ddiv+0x526>
 8001158:	e72a      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 800115a:	1e83      	subs	r3, r0, #2
 800115c:	4464      	add	r4, ip
 800115e:	e727      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001160:	4287      	cmp	r7, r0
 8001162:	d000      	beq.n	8001166 <__aeabi_ddiv+0x532>
 8001164:	e6fe      	b.n	8000f64 <__aeabi_ddiv+0x330>
 8001166:	45a9      	cmp	r9, r5
 8001168:	d900      	bls.n	800116c <__aeabi_ddiv+0x538>
 800116a:	e6fb      	b.n	8000f64 <__aeabi_ddiv+0x330>
 800116c:	e6f5      	b.n	8000f5a <__aeabi_ddiv+0x326>
 800116e:	42a2      	cmp	r2, r4
 8001170:	d800      	bhi.n	8001174 <__aeabi_ddiv+0x540>
 8001172:	e6b9      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8001174:	1e83      	subs	r3, r0, #2
 8001176:	4464      	add	r4, ip
 8001178:	e6b6      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 800117a:	428a      	cmp	r2, r1
 800117c:	d800      	bhi.n	8001180 <__aeabi_ddiv+0x54c>
 800117e:	e69f      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 8001180:	46bc      	mov	ip, r7
 8001182:	1e83      	subs	r3, r0, #2
 8001184:	4698      	mov	r8, r3
 8001186:	4461      	add	r1, ip
 8001188:	e69a      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 800118a:	000a      	movs	r2, r1
 800118c:	4284      	cmp	r4, r0
 800118e:	d000      	beq.n	8001192 <__aeabi_ddiv+0x55e>
 8001190:	e72e      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001192:	454b      	cmp	r3, r9
 8001194:	d000      	beq.n	8001198 <__aeabi_ddiv+0x564>
 8001196:	e72b      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001198:	0035      	movs	r5, r6
 800119a:	e72c      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800119c:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <__aeabi_ddiv+0x614>)
 800119e:	4a2f      	ldr	r2, [pc, #188]	@ (800125c <__aeabi_ddiv+0x628>)
 80011a0:	4453      	add	r3, sl
 80011a2:	4592      	cmp	sl, r2
 80011a4:	db43      	blt.n	800122e <__aeabi_ddiv+0x5fa>
 80011a6:	2201      	movs	r2, #1
 80011a8:	2100      	movs	r1, #0
 80011aa:	4493      	add	fp, r2
 80011ac:	e72c      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 80011ae:	42ac      	cmp	r4, r5
 80011b0:	d800      	bhi.n	80011b4 <__aeabi_ddiv+0x580>
 80011b2:	e6d7      	b.n	8000f64 <__aeabi_ddiv+0x330>
 80011b4:	2302      	movs	r3, #2
 80011b6:	425b      	negs	r3, r3
 80011b8:	469c      	mov	ip, r3
 80011ba:	9900      	ldr	r1, [sp, #0]
 80011bc:	444d      	add	r5, r9
 80011be:	454d      	cmp	r5, r9
 80011c0:	419b      	sbcs	r3, r3
 80011c2:	44e3      	add	fp, ip
 80011c4:	468c      	mov	ip, r1
 80011c6:	425b      	negs	r3, r3
 80011c8:	4463      	add	r3, ip
 80011ca:	18c0      	adds	r0, r0, r3
 80011cc:	e6cc      	b.n	8000f68 <__aeabi_ddiv+0x334>
 80011ce:	201f      	movs	r0, #31
 80011d0:	4240      	negs	r0, r0
 80011d2:	1ac3      	subs	r3, r0, r3
 80011d4:	4658      	mov	r0, fp
 80011d6:	40d8      	lsrs	r0, r3
 80011d8:	2920      	cmp	r1, #32
 80011da:	d004      	beq.n	80011e6 <__aeabi_ddiv+0x5b2>
 80011dc:	4659      	mov	r1, fp
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <__aeabi_ddiv+0x62c>)
 80011e0:	4453      	add	r3, sl
 80011e2:	4099      	lsls	r1, r3
 80011e4:	430a      	orrs	r2, r1
 80011e6:	1e53      	subs	r3, r2, #1
 80011e8:	419a      	sbcs	r2, r3
 80011ea:	2307      	movs	r3, #7
 80011ec:	0019      	movs	r1, r3
 80011ee:	4302      	orrs	r2, r0
 80011f0:	2400      	movs	r4, #0
 80011f2:	4011      	ands	r1, r2
 80011f4:	4213      	tst	r3, r2
 80011f6:	d009      	beq.n	800120c <__aeabi_ddiv+0x5d8>
 80011f8:	3308      	adds	r3, #8
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d01d      	beq.n	800123c <__aeabi_ddiv+0x608>
 8001200:	1d13      	adds	r3, r2, #4
 8001202:	4293      	cmp	r3, r2
 8001204:	4189      	sbcs	r1, r1
 8001206:	001a      	movs	r2, r3
 8001208:	4249      	negs	r1, r1
 800120a:	0749      	lsls	r1, r1, #29
 800120c:	08d2      	lsrs	r2, r2, #3
 800120e:	430a      	orrs	r2, r1
 8001210:	4690      	mov	r8, r2
 8001212:	2300      	movs	r3, #0
 8001214:	e57a      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001216:	4649      	mov	r1, r9
 8001218:	9f00      	ldr	r7, [sp, #0]
 800121a:	004d      	lsls	r5, r1, #1
 800121c:	454d      	cmp	r5, r9
 800121e:	4189      	sbcs	r1, r1
 8001220:	46bc      	mov	ip, r7
 8001222:	4249      	negs	r1, r1
 8001224:	4461      	add	r1, ip
 8001226:	46a9      	mov	r9, r5
 8001228:	3a02      	subs	r2, #2
 800122a:	1864      	adds	r4, r4, r1
 800122c:	e7ae      	b.n	800118c <__aeabi_ddiv+0x558>
 800122e:	2201      	movs	r2, #1
 8001230:	4252      	negs	r2, r2
 8001232:	e746      	b.n	80010c2 <__aeabi_ddiv+0x48e>
 8001234:	4599      	cmp	r9, r3
 8001236:	d3ee      	bcc.n	8001216 <__aeabi_ddiv+0x5e2>
 8001238:	000a      	movs	r2, r1
 800123a:	e7aa      	b.n	8001192 <__aeabi_ddiv+0x55e>
 800123c:	2100      	movs	r1, #0
 800123e:	e7e5      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001240:	0759      	lsls	r1, r3, #29
 8001242:	025b      	lsls	r3, r3, #9
 8001244:	0b1c      	lsrs	r4, r3, #12
 8001246:	e7e1      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001248:	000003ff 	.word	0x000003ff
 800124c:	feffffff 	.word	0xfeffffff
 8001250:	000007fe 	.word	0x000007fe
 8001254:	000007ff 	.word	0x000007ff
 8001258:	0000041e 	.word	0x0000041e
 800125c:	fffffc02 	.word	0xfffffc02
 8001260:	0000043e 	.word	0x0000043e

08001264 <__eqdf2>:
 8001264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001266:	4657      	mov	r7, sl
 8001268:	46de      	mov	lr, fp
 800126a:	464e      	mov	r6, r9
 800126c:	4645      	mov	r5, r8
 800126e:	b5e0      	push	{r5, r6, r7, lr}
 8001270:	000d      	movs	r5, r1
 8001272:	0004      	movs	r4, r0
 8001274:	0fe8      	lsrs	r0, r5, #31
 8001276:	4683      	mov	fp, r0
 8001278:	0309      	lsls	r1, r1, #12
 800127a:	0fd8      	lsrs	r0, r3, #31
 800127c:	0b09      	lsrs	r1, r1, #12
 800127e:	4682      	mov	sl, r0
 8001280:	4819      	ldr	r0, [pc, #100]	@ (80012e8 <__eqdf2+0x84>)
 8001282:	468c      	mov	ip, r1
 8001284:	031f      	lsls	r7, r3, #12
 8001286:	0069      	lsls	r1, r5, #1
 8001288:	005e      	lsls	r6, r3, #1
 800128a:	0d49      	lsrs	r1, r1, #21
 800128c:	0b3f      	lsrs	r7, r7, #12
 800128e:	0d76      	lsrs	r6, r6, #21
 8001290:	4281      	cmp	r1, r0
 8001292:	d018      	beq.n	80012c6 <__eqdf2+0x62>
 8001294:	4286      	cmp	r6, r0
 8001296:	d00f      	beq.n	80012b8 <__eqdf2+0x54>
 8001298:	2001      	movs	r0, #1
 800129a:	42b1      	cmp	r1, r6
 800129c:	d10d      	bne.n	80012ba <__eqdf2+0x56>
 800129e:	45bc      	cmp	ip, r7
 80012a0:	d10b      	bne.n	80012ba <__eqdf2+0x56>
 80012a2:	4294      	cmp	r4, r2
 80012a4:	d109      	bne.n	80012ba <__eqdf2+0x56>
 80012a6:	45d3      	cmp	fp, sl
 80012a8:	d01c      	beq.n	80012e4 <__eqdf2+0x80>
 80012aa:	2900      	cmp	r1, #0
 80012ac:	d105      	bne.n	80012ba <__eqdf2+0x56>
 80012ae:	4660      	mov	r0, ip
 80012b0:	4320      	orrs	r0, r4
 80012b2:	1e43      	subs	r3, r0, #1
 80012b4:	4198      	sbcs	r0, r3
 80012b6:	e000      	b.n	80012ba <__eqdf2+0x56>
 80012b8:	2001      	movs	r0, #1
 80012ba:	bcf0      	pop	{r4, r5, r6, r7}
 80012bc:	46bb      	mov	fp, r7
 80012be:	46b2      	mov	sl, r6
 80012c0:	46a9      	mov	r9, r5
 80012c2:	46a0      	mov	r8, r4
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2001      	movs	r0, #1
 80012c8:	428e      	cmp	r6, r1
 80012ca:	d1f6      	bne.n	80012ba <__eqdf2+0x56>
 80012cc:	4661      	mov	r1, ip
 80012ce:	4339      	orrs	r1, r7
 80012d0:	000f      	movs	r7, r1
 80012d2:	4317      	orrs	r7, r2
 80012d4:	4327      	orrs	r7, r4
 80012d6:	d1f0      	bne.n	80012ba <__eqdf2+0x56>
 80012d8:	465b      	mov	r3, fp
 80012da:	4652      	mov	r2, sl
 80012dc:	1a98      	subs	r0, r3, r2
 80012de:	1e43      	subs	r3, r0, #1
 80012e0:	4198      	sbcs	r0, r3
 80012e2:	e7ea      	b.n	80012ba <__eqdf2+0x56>
 80012e4:	2000      	movs	r0, #0
 80012e6:	e7e8      	b.n	80012ba <__eqdf2+0x56>
 80012e8:	000007ff 	.word	0x000007ff

080012ec <__gedf2>:
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	4657      	mov	r7, sl
 80012f0:	464e      	mov	r6, r9
 80012f2:	4645      	mov	r5, r8
 80012f4:	46de      	mov	lr, fp
 80012f6:	b5e0      	push	{r5, r6, r7, lr}
 80012f8:	000d      	movs	r5, r1
 80012fa:	030e      	lsls	r6, r1, #12
 80012fc:	0049      	lsls	r1, r1, #1
 80012fe:	0d49      	lsrs	r1, r1, #21
 8001300:	468a      	mov	sl, r1
 8001302:	0fdf      	lsrs	r7, r3, #31
 8001304:	0fe9      	lsrs	r1, r5, #31
 8001306:	46bc      	mov	ip, r7
 8001308:	b083      	sub	sp, #12
 800130a:	4f2f      	ldr	r7, [pc, #188]	@ (80013c8 <__gedf2+0xdc>)
 800130c:	0004      	movs	r4, r0
 800130e:	4680      	mov	r8, r0
 8001310:	9101      	str	r1, [sp, #4]
 8001312:	0058      	lsls	r0, r3, #1
 8001314:	0319      	lsls	r1, r3, #12
 8001316:	4691      	mov	r9, r2
 8001318:	0b36      	lsrs	r6, r6, #12
 800131a:	0b09      	lsrs	r1, r1, #12
 800131c:	0d40      	lsrs	r0, r0, #21
 800131e:	45ba      	cmp	sl, r7
 8001320:	d01d      	beq.n	800135e <__gedf2+0x72>
 8001322:	42b8      	cmp	r0, r7
 8001324:	d00d      	beq.n	8001342 <__gedf2+0x56>
 8001326:	4657      	mov	r7, sl
 8001328:	2f00      	cmp	r7, #0
 800132a:	d12a      	bne.n	8001382 <__gedf2+0x96>
 800132c:	4334      	orrs	r4, r6
 800132e:	2800      	cmp	r0, #0
 8001330:	d124      	bne.n	800137c <__gedf2+0x90>
 8001332:	430a      	orrs	r2, r1
 8001334:	d036      	beq.n	80013a4 <__gedf2+0xb8>
 8001336:	2c00      	cmp	r4, #0
 8001338:	d141      	bne.n	80013be <__gedf2+0xd2>
 800133a:	4663      	mov	r3, ip
 800133c:	0058      	lsls	r0, r3, #1
 800133e:	3801      	subs	r0, #1
 8001340:	e015      	b.n	800136e <__gedf2+0x82>
 8001342:	4311      	orrs	r1, r2
 8001344:	d138      	bne.n	80013b8 <__gedf2+0xcc>
 8001346:	4653      	mov	r3, sl
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <__gedf2+0x64>
 800134c:	4326      	orrs	r6, r4
 800134e:	d0f4      	beq.n	800133a <__gedf2+0x4e>
 8001350:	9b01      	ldr	r3, [sp, #4]
 8001352:	4563      	cmp	r3, ip
 8001354:	d107      	bne.n	8001366 <__gedf2+0x7a>
 8001356:	9b01      	ldr	r3, [sp, #4]
 8001358:	0058      	lsls	r0, r3, #1
 800135a:	3801      	subs	r0, #1
 800135c:	e007      	b.n	800136e <__gedf2+0x82>
 800135e:	4326      	orrs	r6, r4
 8001360:	d12a      	bne.n	80013b8 <__gedf2+0xcc>
 8001362:	4550      	cmp	r0, sl
 8001364:	d021      	beq.n	80013aa <__gedf2+0xbe>
 8001366:	2001      	movs	r0, #1
 8001368:	9b01      	ldr	r3, [sp, #4]
 800136a:	425f      	negs	r7, r3
 800136c:	4338      	orrs	r0, r7
 800136e:	b003      	add	sp, #12
 8001370:	bcf0      	pop	{r4, r5, r6, r7}
 8001372:	46bb      	mov	fp, r7
 8001374:	46b2      	mov	sl, r6
 8001376:	46a9      	mov	r9, r5
 8001378:	46a0      	mov	r8, r4
 800137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137c:	2c00      	cmp	r4, #0
 800137e:	d0dc      	beq.n	800133a <__gedf2+0x4e>
 8001380:	e7e6      	b.n	8001350 <__gedf2+0x64>
 8001382:	2800      	cmp	r0, #0
 8001384:	d0ef      	beq.n	8001366 <__gedf2+0x7a>
 8001386:	9b01      	ldr	r3, [sp, #4]
 8001388:	4563      	cmp	r3, ip
 800138a:	d1ec      	bne.n	8001366 <__gedf2+0x7a>
 800138c:	4582      	cmp	sl, r0
 800138e:	dcea      	bgt.n	8001366 <__gedf2+0x7a>
 8001390:	dbe1      	blt.n	8001356 <__gedf2+0x6a>
 8001392:	428e      	cmp	r6, r1
 8001394:	d8e7      	bhi.n	8001366 <__gedf2+0x7a>
 8001396:	d1de      	bne.n	8001356 <__gedf2+0x6a>
 8001398:	45c8      	cmp	r8, r9
 800139a:	d8e4      	bhi.n	8001366 <__gedf2+0x7a>
 800139c:	2000      	movs	r0, #0
 800139e:	45c8      	cmp	r8, r9
 80013a0:	d2e5      	bcs.n	800136e <__gedf2+0x82>
 80013a2:	e7d8      	b.n	8001356 <__gedf2+0x6a>
 80013a4:	2c00      	cmp	r4, #0
 80013a6:	d0e2      	beq.n	800136e <__gedf2+0x82>
 80013a8:	e7dd      	b.n	8001366 <__gedf2+0x7a>
 80013aa:	4311      	orrs	r1, r2
 80013ac:	d104      	bne.n	80013b8 <__gedf2+0xcc>
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	4563      	cmp	r3, ip
 80013b2:	d1d8      	bne.n	8001366 <__gedf2+0x7a>
 80013b4:	2000      	movs	r0, #0
 80013b6:	e7da      	b.n	800136e <__gedf2+0x82>
 80013b8:	2002      	movs	r0, #2
 80013ba:	4240      	negs	r0, r0
 80013bc:	e7d7      	b.n	800136e <__gedf2+0x82>
 80013be:	9b01      	ldr	r3, [sp, #4]
 80013c0:	4563      	cmp	r3, ip
 80013c2:	d0e6      	beq.n	8001392 <__gedf2+0xa6>
 80013c4:	e7cf      	b.n	8001366 <__gedf2+0x7a>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	000007ff 	.word	0x000007ff

080013cc <__ledf2>:
 80013cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ce:	4657      	mov	r7, sl
 80013d0:	464e      	mov	r6, r9
 80013d2:	4645      	mov	r5, r8
 80013d4:	46de      	mov	lr, fp
 80013d6:	b5e0      	push	{r5, r6, r7, lr}
 80013d8:	000d      	movs	r5, r1
 80013da:	030e      	lsls	r6, r1, #12
 80013dc:	0049      	lsls	r1, r1, #1
 80013de:	0d49      	lsrs	r1, r1, #21
 80013e0:	468a      	mov	sl, r1
 80013e2:	0fdf      	lsrs	r7, r3, #31
 80013e4:	0fe9      	lsrs	r1, r5, #31
 80013e6:	46bc      	mov	ip, r7
 80013e8:	b083      	sub	sp, #12
 80013ea:	4f2e      	ldr	r7, [pc, #184]	@ (80014a4 <__ledf2+0xd8>)
 80013ec:	0004      	movs	r4, r0
 80013ee:	4680      	mov	r8, r0
 80013f0:	9101      	str	r1, [sp, #4]
 80013f2:	0058      	lsls	r0, r3, #1
 80013f4:	0319      	lsls	r1, r3, #12
 80013f6:	4691      	mov	r9, r2
 80013f8:	0b36      	lsrs	r6, r6, #12
 80013fa:	0b09      	lsrs	r1, r1, #12
 80013fc:	0d40      	lsrs	r0, r0, #21
 80013fe:	45ba      	cmp	sl, r7
 8001400:	d01e      	beq.n	8001440 <__ledf2+0x74>
 8001402:	42b8      	cmp	r0, r7
 8001404:	d00d      	beq.n	8001422 <__ledf2+0x56>
 8001406:	4657      	mov	r7, sl
 8001408:	2f00      	cmp	r7, #0
 800140a:	d127      	bne.n	800145c <__ledf2+0x90>
 800140c:	4334      	orrs	r4, r6
 800140e:	2800      	cmp	r0, #0
 8001410:	d133      	bne.n	800147a <__ledf2+0xae>
 8001412:	430a      	orrs	r2, r1
 8001414:	d034      	beq.n	8001480 <__ledf2+0xb4>
 8001416:	2c00      	cmp	r4, #0
 8001418:	d140      	bne.n	800149c <__ledf2+0xd0>
 800141a:	4663      	mov	r3, ip
 800141c:	0058      	lsls	r0, r3, #1
 800141e:	3801      	subs	r0, #1
 8001420:	e015      	b.n	800144e <__ledf2+0x82>
 8001422:	4311      	orrs	r1, r2
 8001424:	d112      	bne.n	800144c <__ledf2+0x80>
 8001426:	4653      	mov	r3, sl
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <__ledf2+0x64>
 800142c:	4326      	orrs	r6, r4
 800142e:	d0f4      	beq.n	800141a <__ledf2+0x4e>
 8001430:	9b01      	ldr	r3, [sp, #4]
 8001432:	4563      	cmp	r3, ip
 8001434:	d01d      	beq.n	8001472 <__ledf2+0xa6>
 8001436:	2001      	movs	r0, #1
 8001438:	9b01      	ldr	r3, [sp, #4]
 800143a:	425f      	negs	r7, r3
 800143c:	4338      	orrs	r0, r7
 800143e:	e006      	b.n	800144e <__ledf2+0x82>
 8001440:	4326      	orrs	r6, r4
 8001442:	d103      	bne.n	800144c <__ledf2+0x80>
 8001444:	4550      	cmp	r0, sl
 8001446:	d1f6      	bne.n	8001436 <__ledf2+0x6a>
 8001448:	4311      	orrs	r1, r2
 800144a:	d01c      	beq.n	8001486 <__ledf2+0xba>
 800144c:	2002      	movs	r0, #2
 800144e:	b003      	add	sp, #12
 8001450:	bcf0      	pop	{r4, r5, r6, r7}
 8001452:	46bb      	mov	fp, r7
 8001454:	46b2      	mov	sl, r6
 8001456:	46a9      	mov	r9, r5
 8001458:	46a0      	mov	r8, r4
 800145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145c:	2800      	cmp	r0, #0
 800145e:	d0ea      	beq.n	8001436 <__ledf2+0x6a>
 8001460:	9b01      	ldr	r3, [sp, #4]
 8001462:	4563      	cmp	r3, ip
 8001464:	d1e7      	bne.n	8001436 <__ledf2+0x6a>
 8001466:	4582      	cmp	sl, r0
 8001468:	dce5      	bgt.n	8001436 <__ledf2+0x6a>
 800146a:	db02      	blt.n	8001472 <__ledf2+0xa6>
 800146c:	428e      	cmp	r6, r1
 800146e:	d8e2      	bhi.n	8001436 <__ledf2+0x6a>
 8001470:	d00e      	beq.n	8001490 <__ledf2+0xc4>
 8001472:	9b01      	ldr	r3, [sp, #4]
 8001474:	0058      	lsls	r0, r3, #1
 8001476:	3801      	subs	r0, #1
 8001478:	e7e9      	b.n	800144e <__ledf2+0x82>
 800147a:	2c00      	cmp	r4, #0
 800147c:	d0cd      	beq.n	800141a <__ledf2+0x4e>
 800147e:	e7d7      	b.n	8001430 <__ledf2+0x64>
 8001480:	2c00      	cmp	r4, #0
 8001482:	d0e4      	beq.n	800144e <__ledf2+0x82>
 8001484:	e7d7      	b.n	8001436 <__ledf2+0x6a>
 8001486:	9b01      	ldr	r3, [sp, #4]
 8001488:	2000      	movs	r0, #0
 800148a:	4563      	cmp	r3, ip
 800148c:	d0df      	beq.n	800144e <__ledf2+0x82>
 800148e:	e7d2      	b.n	8001436 <__ledf2+0x6a>
 8001490:	45c8      	cmp	r8, r9
 8001492:	d8d0      	bhi.n	8001436 <__ledf2+0x6a>
 8001494:	2000      	movs	r0, #0
 8001496:	45c8      	cmp	r8, r9
 8001498:	d2d9      	bcs.n	800144e <__ledf2+0x82>
 800149a:	e7ea      	b.n	8001472 <__ledf2+0xa6>
 800149c:	9b01      	ldr	r3, [sp, #4]
 800149e:	4563      	cmp	r3, ip
 80014a0:	d0e4      	beq.n	800146c <__ledf2+0xa0>
 80014a2:	e7c8      	b.n	8001436 <__ledf2+0x6a>
 80014a4:	000007ff 	.word	0x000007ff

080014a8 <__aeabi_dmul>:
 80014a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014aa:	4657      	mov	r7, sl
 80014ac:	464e      	mov	r6, r9
 80014ae:	46de      	mov	lr, fp
 80014b0:	4645      	mov	r5, r8
 80014b2:	b5e0      	push	{r5, r6, r7, lr}
 80014b4:	001f      	movs	r7, r3
 80014b6:	030b      	lsls	r3, r1, #12
 80014b8:	0b1b      	lsrs	r3, r3, #12
 80014ba:	0016      	movs	r6, r2
 80014bc:	469a      	mov	sl, r3
 80014be:	0fca      	lsrs	r2, r1, #31
 80014c0:	004b      	lsls	r3, r1, #1
 80014c2:	0004      	movs	r4, r0
 80014c4:	4691      	mov	r9, r2
 80014c6:	b085      	sub	sp, #20
 80014c8:	0d5b      	lsrs	r3, r3, #21
 80014ca:	d100      	bne.n	80014ce <__aeabi_dmul+0x26>
 80014cc:	e1cf      	b.n	800186e <__aeabi_dmul+0x3c6>
 80014ce:	4acd      	ldr	r2, [pc, #820]	@ (8001804 <__aeabi_dmul+0x35c>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d055      	beq.n	8001580 <__aeabi_dmul+0xd8>
 80014d4:	4651      	mov	r1, sl
 80014d6:	0f42      	lsrs	r2, r0, #29
 80014d8:	00c9      	lsls	r1, r1, #3
 80014da:	430a      	orrs	r2, r1
 80014dc:	2180      	movs	r1, #128	@ 0x80
 80014de:	0409      	lsls	r1, r1, #16
 80014e0:	4311      	orrs	r1, r2
 80014e2:	00c2      	lsls	r2, r0, #3
 80014e4:	4690      	mov	r8, r2
 80014e6:	4ac8      	ldr	r2, [pc, #800]	@ (8001808 <__aeabi_dmul+0x360>)
 80014e8:	468a      	mov	sl, r1
 80014ea:	4693      	mov	fp, r2
 80014ec:	449b      	add	fp, r3
 80014ee:	2300      	movs	r3, #0
 80014f0:	2500      	movs	r5, #0
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	033c      	lsls	r4, r7, #12
 80014f6:	007b      	lsls	r3, r7, #1
 80014f8:	0ffa      	lsrs	r2, r7, #31
 80014fa:	9601      	str	r6, [sp, #4]
 80014fc:	0b24      	lsrs	r4, r4, #12
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	9200      	str	r2, [sp, #0]
 8001502:	d100      	bne.n	8001506 <__aeabi_dmul+0x5e>
 8001504:	e188      	b.n	8001818 <__aeabi_dmul+0x370>
 8001506:	4abf      	ldr	r2, [pc, #764]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d100      	bne.n	800150e <__aeabi_dmul+0x66>
 800150c:	e092      	b.n	8001634 <__aeabi_dmul+0x18c>
 800150e:	4abe      	ldr	r2, [pc, #760]	@ (8001808 <__aeabi_dmul+0x360>)
 8001510:	4694      	mov	ip, r2
 8001512:	4463      	add	r3, ip
 8001514:	449b      	add	fp, r3
 8001516:	2d0a      	cmp	r5, #10
 8001518:	dc42      	bgt.n	80015a0 <__aeabi_dmul+0xf8>
 800151a:	00e4      	lsls	r4, r4, #3
 800151c:	0f73      	lsrs	r3, r6, #29
 800151e:	4323      	orrs	r3, r4
 8001520:	2480      	movs	r4, #128	@ 0x80
 8001522:	4649      	mov	r1, r9
 8001524:	0424      	lsls	r4, r4, #16
 8001526:	431c      	orrs	r4, r3
 8001528:	00f3      	lsls	r3, r6, #3
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	9b00      	ldr	r3, [sp, #0]
 800152e:	2000      	movs	r0, #0
 8001530:	4059      	eors	r1, r3
 8001532:	b2cb      	uxtb	r3, r1
 8001534:	9303      	str	r3, [sp, #12]
 8001536:	2d02      	cmp	r5, #2
 8001538:	dc00      	bgt.n	800153c <__aeabi_dmul+0x94>
 800153a:	e094      	b.n	8001666 <__aeabi_dmul+0x1be>
 800153c:	2301      	movs	r3, #1
 800153e:	40ab      	lsls	r3, r5
 8001540:	001d      	movs	r5, r3
 8001542:	23a6      	movs	r3, #166	@ 0xa6
 8001544:	002a      	movs	r2, r5
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	401a      	ands	r2, r3
 800154a:	421d      	tst	r5, r3
 800154c:	d000      	beq.n	8001550 <__aeabi_dmul+0xa8>
 800154e:	e229      	b.n	80019a4 <__aeabi_dmul+0x4fc>
 8001550:	2390      	movs	r3, #144	@ 0x90
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	421d      	tst	r5, r3
 8001556:	d100      	bne.n	800155a <__aeabi_dmul+0xb2>
 8001558:	e24d      	b.n	80019f6 <__aeabi_dmul+0x54e>
 800155a:	2300      	movs	r3, #0
 800155c:	2480      	movs	r4, #128	@ 0x80
 800155e:	4699      	mov	r9, r3
 8001560:	0324      	lsls	r4, r4, #12
 8001562:	4ba8      	ldr	r3, [pc, #672]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001564:	0010      	movs	r0, r2
 8001566:	464a      	mov	r2, r9
 8001568:	051b      	lsls	r3, r3, #20
 800156a:	4323      	orrs	r3, r4
 800156c:	07d2      	lsls	r2, r2, #31
 800156e:	4313      	orrs	r3, r2
 8001570:	0019      	movs	r1, r3
 8001572:	b005      	add	sp, #20
 8001574:	bcf0      	pop	{r4, r5, r6, r7}
 8001576:	46bb      	mov	fp, r7
 8001578:	46b2      	mov	sl, r6
 800157a:	46a9      	mov	r9, r5
 800157c:	46a0      	mov	r8, r4
 800157e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001580:	4652      	mov	r2, sl
 8001582:	4302      	orrs	r2, r0
 8001584:	4690      	mov	r8, r2
 8001586:	d000      	beq.n	800158a <__aeabi_dmul+0xe2>
 8001588:	e1ac      	b.n	80018e4 <__aeabi_dmul+0x43c>
 800158a:	469b      	mov	fp, r3
 800158c:	2302      	movs	r3, #2
 800158e:	4692      	mov	sl, r2
 8001590:	2508      	movs	r5, #8
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	e7ae      	b.n	80014f4 <__aeabi_dmul+0x4c>
 8001596:	9b00      	ldr	r3, [sp, #0]
 8001598:	46a2      	mov	sl, r4
 800159a:	4699      	mov	r9, r3
 800159c:	9b01      	ldr	r3, [sp, #4]
 800159e:	4698      	mov	r8, r3
 80015a0:	9b02      	ldr	r3, [sp, #8]
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dmul+0x100>
 80015a6:	e1ca      	b.n	800193e <__aeabi_dmul+0x496>
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dmul+0x106>
 80015ac:	e192      	b.n	80018d4 <__aeabi_dmul+0x42c>
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d110      	bne.n	80015d4 <__aeabi_dmul+0x12c>
 80015b2:	2300      	movs	r3, #0
 80015b4:	2400      	movs	r4, #0
 80015b6:	2200      	movs	r2, #0
 80015b8:	e7d4      	b.n	8001564 <__aeabi_dmul+0xbc>
 80015ba:	2201      	movs	r2, #1
 80015bc:	087b      	lsrs	r3, r7, #1
 80015be:	403a      	ands	r2, r7
 80015c0:	4313      	orrs	r3, r2
 80015c2:	4652      	mov	r2, sl
 80015c4:	07d2      	lsls	r2, r2, #31
 80015c6:	4313      	orrs	r3, r2
 80015c8:	4698      	mov	r8, r3
 80015ca:	4653      	mov	r3, sl
 80015cc:	085b      	lsrs	r3, r3, #1
 80015ce:	469a      	mov	sl, r3
 80015d0:	9b03      	ldr	r3, [sp, #12]
 80015d2:	4699      	mov	r9, r3
 80015d4:	465b      	mov	r3, fp
 80015d6:	1c58      	adds	r0, r3, #1
 80015d8:	2380      	movs	r3, #128	@ 0x80
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	445b      	add	r3, fp
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dc00      	bgt.n	80015e4 <__aeabi_dmul+0x13c>
 80015e2:	e1b1      	b.n	8001948 <__aeabi_dmul+0x4a0>
 80015e4:	4642      	mov	r2, r8
 80015e6:	0752      	lsls	r2, r2, #29
 80015e8:	d00b      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015ea:	220f      	movs	r2, #15
 80015ec:	4641      	mov	r1, r8
 80015ee:	400a      	ands	r2, r1
 80015f0:	2a04      	cmp	r2, #4
 80015f2:	d006      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015f4:	4642      	mov	r2, r8
 80015f6:	1d11      	adds	r1, r2, #4
 80015f8:	4541      	cmp	r1, r8
 80015fa:	4192      	sbcs	r2, r2
 80015fc:	4688      	mov	r8, r1
 80015fe:	4252      	negs	r2, r2
 8001600:	4492      	add	sl, r2
 8001602:	4652      	mov	r2, sl
 8001604:	01d2      	lsls	r2, r2, #7
 8001606:	d506      	bpl.n	8001616 <__aeabi_dmul+0x16e>
 8001608:	4652      	mov	r2, sl
 800160a:	4b80      	ldr	r3, [pc, #512]	@ (800180c <__aeabi_dmul+0x364>)
 800160c:	401a      	ands	r2, r3
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	4692      	mov	sl, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	18c3      	adds	r3, r0, r3
 8001616:	4a7e      	ldr	r2, [pc, #504]	@ (8001810 <__aeabi_dmul+0x368>)
 8001618:	4293      	cmp	r3, r2
 800161a:	dd00      	ble.n	800161e <__aeabi_dmul+0x176>
 800161c:	e18f      	b.n	800193e <__aeabi_dmul+0x496>
 800161e:	4642      	mov	r2, r8
 8001620:	08d1      	lsrs	r1, r2, #3
 8001622:	4652      	mov	r2, sl
 8001624:	0752      	lsls	r2, r2, #29
 8001626:	430a      	orrs	r2, r1
 8001628:	4651      	mov	r1, sl
 800162a:	055b      	lsls	r3, r3, #21
 800162c:	024c      	lsls	r4, r1, #9
 800162e:	0b24      	lsrs	r4, r4, #12
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	e797      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001634:	4b73      	ldr	r3, [pc, #460]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001636:	4326      	orrs	r6, r4
 8001638:	469c      	mov	ip, r3
 800163a:	44e3      	add	fp, ip
 800163c:	2e00      	cmp	r6, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dmul+0x19a>
 8001640:	e16f      	b.n	8001922 <__aeabi_dmul+0x47a>
 8001642:	2303      	movs	r3, #3
 8001644:	4649      	mov	r1, r9
 8001646:	431d      	orrs	r5, r3
 8001648:	9b00      	ldr	r3, [sp, #0]
 800164a:	4059      	eors	r1, r3
 800164c:	b2cb      	uxtb	r3, r1
 800164e:	9303      	str	r3, [sp, #12]
 8001650:	2d0a      	cmp	r5, #10
 8001652:	dd00      	ble.n	8001656 <__aeabi_dmul+0x1ae>
 8001654:	e133      	b.n	80018be <__aeabi_dmul+0x416>
 8001656:	2301      	movs	r3, #1
 8001658:	40ab      	lsls	r3, r5
 800165a:	001d      	movs	r5, r3
 800165c:	2303      	movs	r3, #3
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2288      	movs	r2, #136	@ 0x88
 8001662:	422a      	tst	r2, r5
 8001664:	d197      	bne.n	8001596 <__aeabi_dmul+0xee>
 8001666:	4642      	mov	r2, r8
 8001668:	4643      	mov	r3, r8
 800166a:	0412      	lsls	r2, r2, #16
 800166c:	0c12      	lsrs	r2, r2, #16
 800166e:	0016      	movs	r6, r2
 8001670:	9801      	ldr	r0, [sp, #4]
 8001672:	0c1d      	lsrs	r5, r3, #16
 8001674:	0c03      	lsrs	r3, r0, #16
 8001676:	0400      	lsls	r0, r0, #16
 8001678:	0c00      	lsrs	r0, r0, #16
 800167a:	4346      	muls	r6, r0
 800167c:	46b4      	mov	ip, r6
 800167e:	001e      	movs	r6, r3
 8001680:	436e      	muls	r6, r5
 8001682:	9600      	str	r6, [sp, #0]
 8001684:	0016      	movs	r6, r2
 8001686:	0007      	movs	r7, r0
 8001688:	435e      	muls	r6, r3
 800168a:	4661      	mov	r1, ip
 800168c:	46b0      	mov	r8, r6
 800168e:	436f      	muls	r7, r5
 8001690:	0c0e      	lsrs	r6, r1, #16
 8001692:	44b8      	add	r8, r7
 8001694:	4446      	add	r6, r8
 8001696:	42b7      	cmp	r7, r6
 8001698:	d905      	bls.n	80016a6 <__aeabi_dmul+0x1fe>
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	0249      	lsls	r1, r1, #9
 800169e:	4688      	mov	r8, r1
 80016a0:	9f00      	ldr	r7, [sp, #0]
 80016a2:	4447      	add	r7, r8
 80016a4:	9700      	str	r7, [sp, #0]
 80016a6:	4661      	mov	r1, ip
 80016a8:	0409      	lsls	r1, r1, #16
 80016aa:	0c09      	lsrs	r1, r1, #16
 80016ac:	0c37      	lsrs	r7, r6, #16
 80016ae:	0436      	lsls	r6, r6, #16
 80016b0:	468c      	mov	ip, r1
 80016b2:	0031      	movs	r1, r6
 80016b4:	4461      	add	r1, ip
 80016b6:	9101      	str	r1, [sp, #4]
 80016b8:	0011      	movs	r1, r2
 80016ba:	0c26      	lsrs	r6, r4, #16
 80016bc:	0424      	lsls	r4, r4, #16
 80016be:	0c24      	lsrs	r4, r4, #16
 80016c0:	4361      	muls	r1, r4
 80016c2:	468c      	mov	ip, r1
 80016c4:	0021      	movs	r1, r4
 80016c6:	4369      	muls	r1, r5
 80016c8:	4689      	mov	r9, r1
 80016ca:	4661      	mov	r1, ip
 80016cc:	0c09      	lsrs	r1, r1, #16
 80016ce:	4688      	mov	r8, r1
 80016d0:	4372      	muls	r2, r6
 80016d2:	444a      	add	r2, r9
 80016d4:	4442      	add	r2, r8
 80016d6:	4375      	muls	r5, r6
 80016d8:	4591      	cmp	r9, r2
 80016da:	d903      	bls.n	80016e4 <__aeabi_dmul+0x23c>
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0249      	lsls	r1, r1, #9
 80016e0:	4688      	mov	r8, r1
 80016e2:	4445      	add	r5, r8
 80016e4:	0c11      	lsrs	r1, r2, #16
 80016e6:	4688      	mov	r8, r1
 80016e8:	4661      	mov	r1, ip
 80016ea:	0409      	lsls	r1, r1, #16
 80016ec:	0c09      	lsrs	r1, r1, #16
 80016ee:	468c      	mov	ip, r1
 80016f0:	0412      	lsls	r2, r2, #16
 80016f2:	4462      	add	r2, ip
 80016f4:	18b9      	adds	r1, r7, r2
 80016f6:	9102      	str	r1, [sp, #8]
 80016f8:	4651      	mov	r1, sl
 80016fa:	0c09      	lsrs	r1, r1, #16
 80016fc:	468c      	mov	ip, r1
 80016fe:	4651      	mov	r1, sl
 8001700:	040f      	lsls	r7, r1, #16
 8001702:	0c3f      	lsrs	r7, r7, #16
 8001704:	0039      	movs	r1, r7
 8001706:	4341      	muls	r1, r0
 8001708:	4445      	add	r5, r8
 800170a:	4688      	mov	r8, r1
 800170c:	4661      	mov	r1, ip
 800170e:	4341      	muls	r1, r0
 8001710:	468a      	mov	sl, r1
 8001712:	4641      	mov	r1, r8
 8001714:	4660      	mov	r0, ip
 8001716:	0c09      	lsrs	r1, r1, #16
 8001718:	4689      	mov	r9, r1
 800171a:	4358      	muls	r0, r3
 800171c:	437b      	muls	r3, r7
 800171e:	4453      	add	r3, sl
 8001720:	444b      	add	r3, r9
 8001722:	459a      	cmp	sl, r3
 8001724:	d903      	bls.n	800172e <__aeabi_dmul+0x286>
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	4689      	mov	r9, r1
 800172c:	4448      	add	r0, r9
 800172e:	0c19      	lsrs	r1, r3, #16
 8001730:	4689      	mov	r9, r1
 8001732:	4641      	mov	r1, r8
 8001734:	0409      	lsls	r1, r1, #16
 8001736:	0c09      	lsrs	r1, r1, #16
 8001738:	4688      	mov	r8, r1
 800173a:	0039      	movs	r1, r7
 800173c:	4361      	muls	r1, r4
 800173e:	041b      	lsls	r3, r3, #16
 8001740:	4443      	add	r3, r8
 8001742:	4688      	mov	r8, r1
 8001744:	4661      	mov	r1, ip
 8001746:	434c      	muls	r4, r1
 8001748:	4371      	muls	r1, r6
 800174a:	468c      	mov	ip, r1
 800174c:	4641      	mov	r1, r8
 800174e:	4377      	muls	r7, r6
 8001750:	0c0e      	lsrs	r6, r1, #16
 8001752:	193f      	adds	r7, r7, r4
 8001754:	19f6      	adds	r6, r6, r7
 8001756:	4448      	add	r0, r9
 8001758:	42b4      	cmp	r4, r6
 800175a:	d903      	bls.n	8001764 <__aeabi_dmul+0x2bc>
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0249      	lsls	r1, r1, #9
 8001760:	4689      	mov	r9, r1
 8001762:	44cc      	add	ip, r9
 8001764:	9902      	ldr	r1, [sp, #8]
 8001766:	9f00      	ldr	r7, [sp, #0]
 8001768:	4689      	mov	r9, r1
 800176a:	0431      	lsls	r1, r6, #16
 800176c:	444f      	add	r7, r9
 800176e:	4689      	mov	r9, r1
 8001770:	4641      	mov	r1, r8
 8001772:	4297      	cmp	r7, r2
 8001774:	4192      	sbcs	r2, r2
 8001776:	040c      	lsls	r4, r1, #16
 8001778:	0c24      	lsrs	r4, r4, #16
 800177a:	444c      	add	r4, r9
 800177c:	18ff      	adds	r7, r7, r3
 800177e:	4252      	negs	r2, r2
 8001780:	1964      	adds	r4, r4, r5
 8001782:	18a1      	adds	r1, r4, r2
 8001784:	429f      	cmp	r7, r3
 8001786:	419b      	sbcs	r3, r3
 8001788:	4688      	mov	r8, r1
 800178a:	4682      	mov	sl, r0
 800178c:	425b      	negs	r3, r3
 800178e:	4699      	mov	r9, r3
 8001790:	4590      	cmp	r8, r2
 8001792:	4192      	sbcs	r2, r2
 8001794:	42ac      	cmp	r4, r5
 8001796:	41a4      	sbcs	r4, r4
 8001798:	44c2      	add	sl, r8
 800179a:	44d1      	add	r9, sl
 800179c:	4252      	negs	r2, r2
 800179e:	4264      	negs	r4, r4
 80017a0:	4314      	orrs	r4, r2
 80017a2:	4599      	cmp	r9, r3
 80017a4:	419b      	sbcs	r3, r3
 80017a6:	4582      	cmp	sl, r0
 80017a8:	4192      	sbcs	r2, r2
 80017aa:	425b      	negs	r3, r3
 80017ac:	4252      	negs	r2, r2
 80017ae:	4313      	orrs	r3, r2
 80017b0:	464a      	mov	r2, r9
 80017b2:	0c36      	lsrs	r6, r6, #16
 80017b4:	19a4      	adds	r4, r4, r6
 80017b6:	18e3      	adds	r3, r4, r3
 80017b8:	4463      	add	r3, ip
 80017ba:	025b      	lsls	r3, r3, #9
 80017bc:	0dd2      	lsrs	r2, r2, #23
 80017be:	431a      	orrs	r2, r3
 80017c0:	9901      	ldr	r1, [sp, #4]
 80017c2:	4692      	mov	sl, r2
 80017c4:	027a      	lsls	r2, r7, #9
 80017c6:	430a      	orrs	r2, r1
 80017c8:	1e50      	subs	r0, r2, #1
 80017ca:	4182      	sbcs	r2, r0
 80017cc:	0dff      	lsrs	r7, r7, #23
 80017ce:	4317      	orrs	r7, r2
 80017d0:	464a      	mov	r2, r9
 80017d2:	0252      	lsls	r2, r2, #9
 80017d4:	4317      	orrs	r7, r2
 80017d6:	46b8      	mov	r8, r7
 80017d8:	01db      	lsls	r3, r3, #7
 80017da:	d500      	bpl.n	80017de <__aeabi_dmul+0x336>
 80017dc:	e6ed      	b.n	80015ba <__aeabi_dmul+0x112>
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <__aeabi_dmul+0x36c>)
 80017e0:	9a03      	ldr	r2, [sp, #12]
 80017e2:	445b      	add	r3, fp
 80017e4:	4691      	mov	r9, r2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_dmul+0x344>
 80017ea:	e0ac      	b.n	8001946 <__aeabi_dmul+0x49e>
 80017ec:	003a      	movs	r2, r7
 80017ee:	0752      	lsls	r2, r2, #29
 80017f0:	d100      	bne.n	80017f4 <__aeabi_dmul+0x34c>
 80017f2:	e710      	b.n	8001616 <__aeabi_dmul+0x16e>
 80017f4:	220f      	movs	r2, #15
 80017f6:	4658      	mov	r0, fp
 80017f8:	403a      	ands	r2, r7
 80017fa:	2a04      	cmp	r2, #4
 80017fc:	d000      	beq.n	8001800 <__aeabi_dmul+0x358>
 80017fe:	e6f9      	b.n	80015f4 <__aeabi_dmul+0x14c>
 8001800:	e709      	b.n	8001616 <__aeabi_dmul+0x16e>
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	000007ff 	.word	0x000007ff
 8001808:	fffffc01 	.word	0xfffffc01
 800180c:	feffffff 	.word	0xfeffffff
 8001810:	000007fe 	.word	0x000007fe
 8001814:	000003ff 	.word	0x000003ff
 8001818:	0022      	movs	r2, r4
 800181a:	4332      	orrs	r2, r6
 800181c:	d06f      	beq.n	80018fe <__aeabi_dmul+0x456>
 800181e:	2c00      	cmp	r4, #0
 8001820:	d100      	bne.n	8001824 <__aeabi_dmul+0x37c>
 8001822:	e0c2      	b.n	80019aa <__aeabi_dmul+0x502>
 8001824:	0020      	movs	r0, r4
 8001826:	f000 fddf 	bl	80023e8 <__clzsi2>
 800182a:	0002      	movs	r2, r0
 800182c:	0003      	movs	r3, r0
 800182e:	3a0b      	subs	r2, #11
 8001830:	201d      	movs	r0, #29
 8001832:	1a82      	subs	r2, r0, r2
 8001834:	0030      	movs	r0, r6
 8001836:	0019      	movs	r1, r3
 8001838:	40d0      	lsrs	r0, r2
 800183a:	3908      	subs	r1, #8
 800183c:	408c      	lsls	r4, r1
 800183e:	0002      	movs	r2, r0
 8001840:	4322      	orrs	r2, r4
 8001842:	0034      	movs	r4, r6
 8001844:	408c      	lsls	r4, r1
 8001846:	4659      	mov	r1, fp
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	4986      	ldr	r1, [pc, #536]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 800184c:	468b      	mov	fp, r1
 800184e:	449b      	add	fp, r3
 8001850:	2d0a      	cmp	r5, #10
 8001852:	dd00      	ble.n	8001856 <__aeabi_dmul+0x3ae>
 8001854:	e6a4      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001856:	4649      	mov	r1, r9
 8001858:	9b00      	ldr	r3, [sp, #0]
 800185a:	9401      	str	r4, [sp, #4]
 800185c:	4059      	eors	r1, r3
 800185e:	b2cb      	uxtb	r3, r1
 8001860:	0014      	movs	r4, r2
 8001862:	2000      	movs	r0, #0
 8001864:	9303      	str	r3, [sp, #12]
 8001866:	2d02      	cmp	r5, #2
 8001868:	dd00      	ble.n	800186c <__aeabi_dmul+0x3c4>
 800186a:	e667      	b.n	800153c <__aeabi_dmul+0x94>
 800186c:	e6fb      	b.n	8001666 <__aeabi_dmul+0x1be>
 800186e:	4653      	mov	r3, sl
 8001870:	4303      	orrs	r3, r0
 8001872:	4698      	mov	r8, r3
 8001874:	d03c      	beq.n	80018f0 <__aeabi_dmul+0x448>
 8001876:	4653      	mov	r3, sl
 8001878:	2b00      	cmp	r3, #0
 800187a:	d100      	bne.n	800187e <__aeabi_dmul+0x3d6>
 800187c:	e0a3      	b.n	80019c6 <__aeabi_dmul+0x51e>
 800187e:	4650      	mov	r0, sl
 8001880:	f000 fdb2 	bl	80023e8 <__clzsi2>
 8001884:	230b      	movs	r3, #11
 8001886:	425b      	negs	r3, r3
 8001888:	469c      	mov	ip, r3
 800188a:	0002      	movs	r2, r0
 800188c:	4484      	add	ip, r0
 800188e:	0011      	movs	r1, r2
 8001890:	4650      	mov	r0, sl
 8001892:	3908      	subs	r1, #8
 8001894:	4088      	lsls	r0, r1
 8001896:	231d      	movs	r3, #29
 8001898:	4680      	mov	r8, r0
 800189a:	4660      	mov	r0, ip
 800189c:	1a1b      	subs	r3, r3, r0
 800189e:	0020      	movs	r0, r4
 80018a0:	40d8      	lsrs	r0, r3
 80018a2:	0003      	movs	r3, r0
 80018a4:	4640      	mov	r0, r8
 80018a6:	4303      	orrs	r3, r0
 80018a8:	469a      	mov	sl, r3
 80018aa:	0023      	movs	r3, r4
 80018ac:	408b      	lsls	r3, r1
 80018ae:	4698      	mov	r8, r3
 80018b0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 80018b2:	2500      	movs	r5, #0
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	469b      	mov	fp, r3
 80018b8:	2300      	movs	r3, #0
 80018ba:	9302      	str	r3, [sp, #8]
 80018bc:	e61a      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018be:	2d0f      	cmp	r5, #15
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dmul+0x41c>
 80018c2:	e0c9      	b.n	8001a58 <__aeabi_dmul+0x5b0>
 80018c4:	2380      	movs	r3, #128	@ 0x80
 80018c6:	4652      	mov	r2, sl
 80018c8:	031b      	lsls	r3, r3, #12
 80018ca:	421a      	tst	r2, r3
 80018cc:	d002      	beq.n	80018d4 <__aeabi_dmul+0x42c>
 80018ce:	421c      	tst	r4, r3
 80018d0:	d100      	bne.n	80018d4 <__aeabi_dmul+0x42c>
 80018d2:	e092      	b.n	80019fa <__aeabi_dmul+0x552>
 80018d4:	2480      	movs	r4, #128	@ 0x80
 80018d6:	4653      	mov	r3, sl
 80018d8:	0324      	lsls	r4, r4, #12
 80018da:	431c      	orrs	r4, r3
 80018dc:	0324      	lsls	r4, r4, #12
 80018de:	4642      	mov	r2, r8
 80018e0:	0b24      	lsrs	r4, r4, #12
 80018e2:	e63e      	b.n	8001562 <__aeabi_dmul+0xba>
 80018e4:	469b      	mov	fp, r3
 80018e6:	2303      	movs	r3, #3
 80018e8:	4680      	mov	r8, r0
 80018ea:	250c      	movs	r5, #12
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	e601      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018f0:	2300      	movs	r3, #0
 80018f2:	469a      	mov	sl, r3
 80018f4:	469b      	mov	fp, r3
 80018f6:	3301      	adds	r3, #1
 80018f8:	2504      	movs	r5, #4
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	e5fa      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018fe:	2101      	movs	r1, #1
 8001900:	430d      	orrs	r5, r1
 8001902:	2d0a      	cmp	r5, #10
 8001904:	dd00      	ble.n	8001908 <__aeabi_dmul+0x460>
 8001906:	e64b      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001908:	4649      	mov	r1, r9
 800190a:	9800      	ldr	r0, [sp, #0]
 800190c:	4041      	eors	r1, r0
 800190e:	b2c9      	uxtb	r1, r1
 8001910:	9103      	str	r1, [sp, #12]
 8001912:	2d02      	cmp	r5, #2
 8001914:	dc00      	bgt.n	8001918 <__aeabi_dmul+0x470>
 8001916:	e096      	b.n	8001a46 <__aeabi_dmul+0x59e>
 8001918:	2300      	movs	r3, #0
 800191a:	2400      	movs	r4, #0
 800191c:	2001      	movs	r0, #1
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	e60c      	b.n	800153c <__aeabi_dmul+0x94>
 8001922:	4649      	mov	r1, r9
 8001924:	2302      	movs	r3, #2
 8001926:	9a00      	ldr	r2, [sp, #0]
 8001928:	432b      	orrs	r3, r5
 800192a:	4051      	eors	r1, r2
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	9203      	str	r2, [sp, #12]
 8001930:	2b0a      	cmp	r3, #10
 8001932:	dd00      	ble.n	8001936 <__aeabi_dmul+0x48e>
 8001934:	e634      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001936:	2d00      	cmp	r5, #0
 8001938:	d157      	bne.n	80019ea <__aeabi_dmul+0x542>
 800193a:	9b03      	ldr	r3, [sp, #12]
 800193c:	4699      	mov	r9, r3
 800193e:	2400      	movs	r4, #0
 8001940:	2200      	movs	r2, #0
 8001942:	4b49      	ldr	r3, [pc, #292]	@ (8001a68 <__aeabi_dmul+0x5c0>)
 8001944:	e60e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001946:	4658      	mov	r0, fp
 8001948:	2101      	movs	r1, #1
 800194a:	1ac9      	subs	r1, r1, r3
 800194c:	2938      	cmp	r1, #56	@ 0x38
 800194e:	dd00      	ble.n	8001952 <__aeabi_dmul+0x4aa>
 8001950:	e62f      	b.n	80015b2 <__aeabi_dmul+0x10a>
 8001952:	291f      	cmp	r1, #31
 8001954:	dd56      	ble.n	8001a04 <__aeabi_dmul+0x55c>
 8001956:	221f      	movs	r2, #31
 8001958:	4654      	mov	r4, sl
 800195a:	4252      	negs	r2, r2
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	40dc      	lsrs	r4, r3
 8001960:	2920      	cmp	r1, #32
 8001962:	d007      	beq.n	8001974 <__aeabi_dmul+0x4cc>
 8001964:	4b41      	ldr	r3, [pc, #260]	@ (8001a6c <__aeabi_dmul+0x5c4>)
 8001966:	4642      	mov	r2, r8
 8001968:	469c      	mov	ip, r3
 800196a:	4653      	mov	r3, sl
 800196c:	4460      	add	r0, ip
 800196e:	4083      	lsls	r3, r0
 8001970:	431a      	orrs	r2, r3
 8001972:	4690      	mov	r8, r2
 8001974:	4642      	mov	r2, r8
 8001976:	2107      	movs	r1, #7
 8001978:	1e53      	subs	r3, r2, #1
 800197a:	419a      	sbcs	r2, r3
 800197c:	000b      	movs	r3, r1
 800197e:	4322      	orrs	r2, r4
 8001980:	4013      	ands	r3, r2
 8001982:	2400      	movs	r4, #0
 8001984:	4211      	tst	r1, r2
 8001986:	d009      	beq.n	800199c <__aeabi_dmul+0x4f4>
 8001988:	230f      	movs	r3, #15
 800198a:	4013      	ands	r3, r2
 800198c:	2b04      	cmp	r3, #4
 800198e:	d05d      	beq.n	8001a4c <__aeabi_dmul+0x5a4>
 8001990:	1d11      	adds	r1, r2, #4
 8001992:	4291      	cmp	r1, r2
 8001994:	419b      	sbcs	r3, r3
 8001996:	000a      	movs	r2, r1
 8001998:	425b      	negs	r3, r3
 800199a:	075b      	lsls	r3, r3, #29
 800199c:	08d2      	lsrs	r2, r2, #3
 800199e:	431a      	orrs	r2, r3
 80019a0:	2300      	movs	r3, #0
 80019a2:	e5df      	b.n	8001564 <__aeabi_dmul+0xbc>
 80019a4:	9b03      	ldr	r3, [sp, #12]
 80019a6:	4699      	mov	r9, r3
 80019a8:	e5fa      	b.n	80015a0 <__aeabi_dmul+0xf8>
 80019aa:	9801      	ldr	r0, [sp, #4]
 80019ac:	f000 fd1c 	bl	80023e8 <__clzsi2>
 80019b0:	0002      	movs	r2, r0
 80019b2:	0003      	movs	r3, r0
 80019b4:	3215      	adds	r2, #21
 80019b6:	3320      	adds	r3, #32
 80019b8:	2a1c      	cmp	r2, #28
 80019ba:	dc00      	bgt.n	80019be <__aeabi_dmul+0x516>
 80019bc:	e738      	b.n	8001830 <__aeabi_dmul+0x388>
 80019be:	9a01      	ldr	r2, [sp, #4]
 80019c0:	3808      	subs	r0, #8
 80019c2:	4082      	lsls	r2, r0
 80019c4:	e73f      	b.n	8001846 <__aeabi_dmul+0x39e>
 80019c6:	f000 fd0f 	bl	80023e8 <__clzsi2>
 80019ca:	2315      	movs	r3, #21
 80019cc:	469c      	mov	ip, r3
 80019ce:	4484      	add	ip, r0
 80019d0:	0002      	movs	r2, r0
 80019d2:	4663      	mov	r3, ip
 80019d4:	3220      	adds	r2, #32
 80019d6:	2b1c      	cmp	r3, #28
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_dmul+0x534>
 80019da:	e758      	b.n	800188e <__aeabi_dmul+0x3e6>
 80019dc:	2300      	movs	r3, #0
 80019de:	4698      	mov	r8, r3
 80019e0:	0023      	movs	r3, r4
 80019e2:	3808      	subs	r0, #8
 80019e4:	4083      	lsls	r3, r0
 80019e6:	469a      	mov	sl, r3
 80019e8:	e762      	b.n	80018b0 <__aeabi_dmul+0x408>
 80019ea:	001d      	movs	r5, r3
 80019ec:	2300      	movs	r3, #0
 80019ee:	2400      	movs	r4, #0
 80019f0:	2002      	movs	r0, #2
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	e5a2      	b.n	800153c <__aeabi_dmul+0x94>
 80019f6:	9002      	str	r0, [sp, #8]
 80019f8:	e632      	b.n	8001660 <__aeabi_dmul+0x1b8>
 80019fa:	431c      	orrs	r4, r3
 80019fc:	9b00      	ldr	r3, [sp, #0]
 80019fe:	9a01      	ldr	r2, [sp, #4]
 8001a00:	4699      	mov	r9, r3
 8001a02:	e5ae      	b.n	8001562 <__aeabi_dmul+0xba>
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <__aeabi_dmul+0x5c8>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	18c3      	adds	r3, r0, r3
 8001a0a:	4640      	mov	r0, r8
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	40c8      	lsrs	r0, r1
 8001a10:	4302      	orrs	r2, r0
 8001a12:	4640      	mov	r0, r8
 8001a14:	4098      	lsls	r0, r3
 8001a16:	0003      	movs	r3, r0
 8001a18:	1e58      	subs	r0, r3, #1
 8001a1a:	4183      	sbcs	r3, r0
 8001a1c:	4654      	mov	r4, sl
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	40cc      	lsrs	r4, r1
 8001a22:	0753      	lsls	r3, r2, #29
 8001a24:	d009      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a26:	230f      	movs	r3, #15
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d005      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a2e:	1d13      	adds	r3, r2, #4
 8001a30:	4293      	cmp	r3, r2
 8001a32:	4192      	sbcs	r2, r2
 8001a34:	4252      	negs	r2, r2
 8001a36:	18a4      	adds	r4, r4, r2
 8001a38:	001a      	movs	r2, r3
 8001a3a:	0223      	lsls	r3, r4, #8
 8001a3c:	d508      	bpl.n	8001a50 <__aeabi_dmul+0x5a8>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2400      	movs	r4, #0
 8001a42:	2200      	movs	r2, #0
 8001a44:	e58e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a46:	4689      	mov	r9, r1
 8001a48:	2400      	movs	r4, #0
 8001a4a:	e58b      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e7a5      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a50:	0763      	lsls	r3, r4, #29
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0b24      	lsrs	r4, r4, #12
 8001a56:	e7a1      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a58:	9b00      	ldr	r3, [sp, #0]
 8001a5a:	46a2      	mov	sl, r4
 8001a5c:	4699      	mov	r9, r3
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	4698      	mov	r8, r3
 8001a62:	e737      	b.n	80018d4 <__aeabi_dmul+0x42c>
 8001a64:	fffffc0d 	.word	0xfffffc0d
 8001a68:	000007ff 	.word	0x000007ff
 8001a6c:	0000043e 	.word	0x0000043e
 8001a70:	0000041e 	.word	0x0000041e

08001a74 <__aeabi_dsub>:
 8001a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a76:	4657      	mov	r7, sl
 8001a78:	464e      	mov	r6, r9
 8001a7a:	4645      	mov	r5, r8
 8001a7c:	46de      	mov	lr, fp
 8001a7e:	b5e0      	push	{r5, r6, r7, lr}
 8001a80:	b083      	sub	sp, #12
 8001a82:	9000      	str	r0, [sp, #0]
 8001a84:	9101      	str	r1, [sp, #4]
 8001a86:	030c      	lsls	r4, r1, #12
 8001a88:	004d      	lsls	r5, r1, #1
 8001a8a:	0fce      	lsrs	r6, r1, #31
 8001a8c:	0a61      	lsrs	r1, r4, #9
 8001a8e:	9c00      	ldr	r4, [sp, #0]
 8001a90:	005f      	lsls	r7, r3, #1
 8001a92:	0f64      	lsrs	r4, r4, #29
 8001a94:	430c      	orrs	r4, r1
 8001a96:	9900      	ldr	r1, [sp, #0]
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	00c8      	lsls	r0, r1, #3
 8001a9e:	0319      	lsls	r1, r3, #12
 8001aa0:	0d7b      	lsrs	r3, r7, #21
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	4fcc      	ldr	r7, [pc, #816]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001aa8:	0fdb      	lsrs	r3, r3, #31
 8001aaa:	469c      	mov	ip, r3
 8001aac:	0a4b      	lsrs	r3, r1, #9
 8001aae:	9900      	ldr	r1, [sp, #0]
 8001ab0:	4680      	mov	r8, r0
 8001ab2:	0f49      	lsrs	r1, r1, #29
 8001ab4:	4319      	orrs	r1, r3
 8001ab6:	9b00      	ldr	r3, [sp, #0]
 8001ab8:	468b      	mov	fp, r1
 8001aba:	00da      	lsls	r2, r3, #3
 8001abc:	4692      	mov	sl, r2
 8001abe:	0d6d      	lsrs	r5, r5, #21
 8001ac0:	45b9      	cmp	r9, r7
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0x52>
 8001ac4:	e0bf      	b.n	8001c46 <__aeabi_dsub+0x1d2>
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	4661      	mov	r1, ip
 8001aca:	4059      	eors	r1, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	468c      	mov	ip, r1
 8001ad0:	1aeb      	subs	r3, r5, r3
 8001ad2:	428e      	cmp	r6, r1
 8001ad4:	d075      	beq.n	8001bc2 <__aeabi_dsub+0x14e>
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dsub+0x68>
 8001ada:	e2a3      	b.n	8002024 <__aeabi_dsub+0x5b0>
 8001adc:	4649      	mov	r1, r9
 8001ade:	2900      	cmp	r1, #0
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dsub+0x70>
 8001ae2:	e0ce      	b.n	8001c82 <__aeabi_dsub+0x20e>
 8001ae4:	42bd      	cmp	r5, r7
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0x76>
 8001ae8:	e200      	b.n	8001eec <__aeabi_dsub+0x478>
 8001aea:	2701      	movs	r7, #1
 8001aec:	2b38      	cmp	r3, #56	@ 0x38
 8001aee:	dc19      	bgt.n	8001b24 <__aeabi_dsub+0xb0>
 8001af0:	2780      	movs	r7, #128	@ 0x80
 8001af2:	4659      	mov	r1, fp
 8001af4:	043f      	lsls	r7, r7, #16
 8001af6:	4339      	orrs	r1, r7
 8001af8:	468b      	mov	fp, r1
 8001afa:	2b1f      	cmp	r3, #31
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dsub+0x8c>
 8001afe:	e1fa      	b.n	8001ef6 <__aeabi_dsub+0x482>
 8001b00:	2720      	movs	r7, #32
 8001b02:	1af9      	subs	r1, r7, r3
 8001b04:	468c      	mov	ip, r1
 8001b06:	4659      	mov	r1, fp
 8001b08:	4667      	mov	r7, ip
 8001b0a:	40b9      	lsls	r1, r7
 8001b0c:	000f      	movs	r7, r1
 8001b0e:	0011      	movs	r1, r2
 8001b10:	40d9      	lsrs	r1, r3
 8001b12:	430f      	orrs	r7, r1
 8001b14:	4661      	mov	r1, ip
 8001b16:	408a      	lsls	r2, r1
 8001b18:	1e51      	subs	r1, r2, #1
 8001b1a:	418a      	sbcs	r2, r1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	40d9      	lsrs	r1, r3
 8001b20:	4317      	orrs	r7, r2
 8001b22:	1a64      	subs	r4, r4, r1
 8001b24:	1bc7      	subs	r7, r0, r7
 8001b26:	42b8      	cmp	r0, r7
 8001b28:	4180      	sbcs	r0, r0
 8001b2a:	4240      	negs	r0, r0
 8001b2c:	1a24      	subs	r4, r4, r0
 8001b2e:	0223      	lsls	r3, r4, #8
 8001b30:	d400      	bmi.n	8001b34 <__aeabi_dsub+0xc0>
 8001b32:	e140      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001b34:	0264      	lsls	r4, r4, #9
 8001b36:	0a64      	lsrs	r4, r4, #9
 8001b38:	2c00      	cmp	r4, #0
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_dsub+0xca>
 8001b3c:	e154      	b.n	8001de8 <__aeabi_dsub+0x374>
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f000 fc52 	bl	80023e8 <__clzsi2>
 8001b44:	0003      	movs	r3, r0
 8001b46:	3b08      	subs	r3, #8
 8001b48:	2120      	movs	r1, #32
 8001b4a:	0038      	movs	r0, r7
 8001b4c:	1aca      	subs	r2, r1, r3
 8001b4e:	40d0      	lsrs	r0, r2
 8001b50:	409c      	lsls	r4, r3
 8001b52:	0002      	movs	r2, r0
 8001b54:	409f      	lsls	r7, r3
 8001b56:	4322      	orrs	r2, r4
 8001b58:	429d      	cmp	r5, r3
 8001b5a:	dd00      	ble.n	8001b5e <__aeabi_dsub+0xea>
 8001b5c:	e1a6      	b.n	8001eac <__aeabi_dsub+0x438>
 8001b5e:	1b58      	subs	r0, r3, r5
 8001b60:	3001      	adds	r0, #1
 8001b62:	1a09      	subs	r1, r1, r0
 8001b64:	003c      	movs	r4, r7
 8001b66:	408f      	lsls	r7, r1
 8001b68:	40c4      	lsrs	r4, r0
 8001b6a:	1e7b      	subs	r3, r7, #1
 8001b6c:	419f      	sbcs	r7, r3
 8001b6e:	0013      	movs	r3, r2
 8001b70:	408b      	lsls	r3, r1
 8001b72:	4327      	orrs	r7, r4
 8001b74:	431f      	orrs	r7, r3
 8001b76:	40c2      	lsrs	r2, r0
 8001b78:	003b      	movs	r3, r7
 8001b7a:	0014      	movs	r4, r2
 8001b7c:	2500      	movs	r5, #0
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dsub+0x110>
 8001b82:	e1f7      	b.n	8001f74 <__aeabi_dsub+0x500>
 8001b84:	077b      	lsls	r3, r7, #29
 8001b86:	d100      	bne.n	8001b8a <__aeabi_dsub+0x116>
 8001b88:	e377      	b.n	800227a <__aeabi_dsub+0x806>
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	0038      	movs	r0, r7
 8001b8e:	403b      	ands	r3, r7
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d004      	beq.n	8001b9e <__aeabi_dsub+0x12a>
 8001b94:	1d38      	adds	r0, r7, #4
 8001b96:	42b8      	cmp	r0, r7
 8001b98:	41bf      	sbcs	r7, r7
 8001b9a:	427f      	negs	r7, r7
 8001b9c:	19e4      	adds	r4, r4, r7
 8001b9e:	0223      	lsls	r3, r4, #8
 8001ba0:	d400      	bmi.n	8001ba4 <__aeabi_dsub+0x130>
 8001ba2:	e368      	b.n	8002276 <__aeabi_dsub+0x802>
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001ba6:	3501      	adds	r5, #1
 8001ba8:	429d      	cmp	r5, r3
 8001baa:	d100      	bne.n	8001bae <__aeabi_dsub+0x13a>
 8001bac:	e0f4      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001bae:	4b8b      	ldr	r3, [pc, #556]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001bb0:	056d      	lsls	r5, r5, #21
 8001bb2:	401c      	ands	r4, r3
 8001bb4:	0d6d      	lsrs	r5, r5, #21
 8001bb6:	0767      	lsls	r7, r4, #29
 8001bb8:	08c0      	lsrs	r0, r0, #3
 8001bba:	0264      	lsls	r4, r4, #9
 8001bbc:	4307      	orrs	r7, r0
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	e0ec      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_dsub+0x154>
 8001bc6:	e329      	b.n	800221c <__aeabi_dsub+0x7a8>
 8001bc8:	4649      	mov	r1, r9
 8001bca:	2900      	cmp	r1, #0
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x15c>
 8001bce:	e0d6      	b.n	8001d7e <__aeabi_dsub+0x30a>
 8001bd0:	4659      	mov	r1, fp
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_dsub+0x164>
 8001bd6:	e12e      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001bd8:	1e59      	subs	r1, r3, #1
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d100      	bne.n	8001be0 <__aeabi_dsub+0x16c>
 8001bde:	e1e6      	b.n	8001fae <__aeabi_dsub+0x53a>
 8001be0:	42bb      	cmp	r3, r7
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x172>
 8001be4:	e182      	b.n	8001eec <__aeabi_dsub+0x478>
 8001be6:	2701      	movs	r7, #1
 8001be8:	000b      	movs	r3, r1
 8001bea:	2938      	cmp	r1, #56	@ 0x38
 8001bec:	dc14      	bgt.n	8001c18 <__aeabi_dsub+0x1a4>
 8001bee:	2b1f      	cmp	r3, #31
 8001bf0:	dd00      	ble.n	8001bf4 <__aeabi_dsub+0x180>
 8001bf2:	e23c      	b.n	800206e <__aeabi_dsub+0x5fa>
 8001bf4:	2720      	movs	r7, #32
 8001bf6:	1af9      	subs	r1, r7, r3
 8001bf8:	468c      	mov	ip, r1
 8001bfa:	4659      	mov	r1, fp
 8001bfc:	4667      	mov	r7, ip
 8001bfe:	40b9      	lsls	r1, r7
 8001c00:	000f      	movs	r7, r1
 8001c02:	0011      	movs	r1, r2
 8001c04:	40d9      	lsrs	r1, r3
 8001c06:	430f      	orrs	r7, r1
 8001c08:	4661      	mov	r1, ip
 8001c0a:	408a      	lsls	r2, r1
 8001c0c:	1e51      	subs	r1, r2, #1
 8001c0e:	418a      	sbcs	r2, r1
 8001c10:	4659      	mov	r1, fp
 8001c12:	40d9      	lsrs	r1, r3
 8001c14:	4317      	orrs	r7, r2
 8001c16:	1864      	adds	r4, r4, r1
 8001c18:	183f      	adds	r7, r7, r0
 8001c1a:	4287      	cmp	r7, r0
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1824      	adds	r4, r4, r0
 8001c22:	0223      	lsls	r3, r4, #8
 8001c24:	d400      	bmi.n	8001c28 <__aeabi_dsub+0x1b4>
 8001c26:	e0c6      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001c28:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c2a:	3501      	adds	r5, #1
 8001c2c:	429d      	cmp	r5, r3
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x1be>
 8001c30:	e0b2      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001c32:	2101      	movs	r1, #1
 8001c34:	4b69      	ldr	r3, [pc, #420]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001c36:	087a      	lsrs	r2, r7, #1
 8001c38:	401c      	ands	r4, r3
 8001c3a:	4039      	ands	r1, r7
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	07e7      	lsls	r7, r4, #31
 8001c40:	4317      	orrs	r7, r2
 8001c42:	0864      	lsrs	r4, r4, #1
 8001c44:	e79e      	b.n	8001b84 <__aeabi_dsub+0x110>
 8001c46:	4b66      	ldr	r3, [pc, #408]	@ (8001de0 <__aeabi_dsub+0x36c>)
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	468a      	mov	sl, r1
 8001c4c:	18eb      	adds	r3, r5, r3
 8001c4e:	2900      	cmp	r1, #0
 8001c50:	d028      	beq.n	8001ca4 <__aeabi_dsub+0x230>
 8001c52:	4566      	cmp	r6, ip
 8001c54:	d02c      	beq.n	8001cb0 <__aeabi_dsub+0x23c>
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d05b      	beq.n	8001d12 <__aeabi_dsub+0x29e>
 8001c5a:	2d00      	cmp	r5, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x1ec>
 8001c5e:	e12c      	b.n	8001eba <__aeabi_dsub+0x446>
 8001c60:	465b      	mov	r3, fp
 8001c62:	4666      	mov	r6, ip
 8001c64:	075f      	lsls	r7, r3, #29
 8001c66:	08d2      	lsrs	r2, r2, #3
 8001c68:	4317      	orrs	r7, r2
 8001c6a:	08dd      	lsrs	r5, r3, #3
 8001c6c:	003b      	movs	r3, r7
 8001c6e:	432b      	orrs	r3, r5
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x200>
 8001c72:	e0e2      	b.n	8001e3a <__aeabi_dsub+0x3c6>
 8001c74:	2480      	movs	r4, #128	@ 0x80
 8001c76:	0324      	lsls	r4, r4, #12
 8001c78:	432c      	orrs	r4, r5
 8001c7a:	0324      	lsls	r4, r4, #12
 8001c7c:	4d56      	ldr	r5, [pc, #344]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c7e:	0b24      	lsrs	r4, r4, #12
 8001c80:	e08c      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001c82:	4659      	mov	r1, fp
 8001c84:	4311      	orrs	r1, r2
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dsub+0x216>
 8001c88:	e0d5      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001c8a:	1e59      	subs	r1, r3, #1
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d100      	bne.n	8001c92 <__aeabi_dsub+0x21e>
 8001c90:	e1b9      	b.n	8002006 <__aeabi_dsub+0x592>
 8001c92:	42bb      	cmp	r3, r7
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x224>
 8001c96:	e1b1      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001c98:	2701      	movs	r7, #1
 8001c9a:	000b      	movs	r3, r1
 8001c9c:	2938      	cmp	r1, #56	@ 0x38
 8001c9e:	dd00      	ble.n	8001ca2 <__aeabi_dsub+0x22e>
 8001ca0:	e740      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001ca2:	e72a      	b.n	8001afa <__aeabi_dsub+0x86>
 8001ca4:	4661      	mov	r1, ip
 8001ca6:	2701      	movs	r7, #1
 8001ca8:	4079      	eors	r1, r7
 8001caa:	468c      	mov	ip, r1
 8001cac:	4566      	cmp	r6, ip
 8001cae:	d1d2      	bne.n	8001c56 <__aeabi_dsub+0x1e2>
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x242>
 8001cb4:	e0c5      	b.n	8001e42 <__aeabi_dsub+0x3ce>
 8001cb6:	2d00      	cmp	r5, #0
 8001cb8:	d000      	beq.n	8001cbc <__aeabi_dsub+0x248>
 8001cba:	e155      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 8001cbc:	464b      	mov	r3, r9
 8001cbe:	0025      	movs	r5, r4
 8001cc0:	4305      	orrs	r5, r0
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_dsub+0x252>
 8001cc4:	e212      	b.n	80020ec <__aeabi_dsub+0x678>
 8001cc6:	1e59      	subs	r1, r3, #1
 8001cc8:	468c      	mov	ip, r1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x25c>
 8001cce:	e249      	b.n	8002164 <__aeabi_dsub+0x6f0>
 8001cd0:	4d41      	ldr	r5, [pc, #260]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001cd2:	42ab      	cmp	r3, r5
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x264>
 8001cd6:	e28f      	b.n	80021f8 <__aeabi_dsub+0x784>
 8001cd8:	2701      	movs	r7, #1
 8001cda:	2938      	cmp	r1, #56	@ 0x38
 8001cdc:	dc11      	bgt.n	8001d02 <__aeabi_dsub+0x28e>
 8001cde:	4663      	mov	r3, ip
 8001ce0:	2b1f      	cmp	r3, #31
 8001ce2:	dd00      	ble.n	8001ce6 <__aeabi_dsub+0x272>
 8001ce4:	e25b      	b.n	800219e <__aeabi_dsub+0x72a>
 8001ce6:	4661      	mov	r1, ip
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0027      	movs	r7, r4
 8001cec:	1a5b      	subs	r3, r3, r1
 8001cee:	0005      	movs	r5, r0
 8001cf0:	4098      	lsls	r0, r3
 8001cf2:	409f      	lsls	r7, r3
 8001cf4:	40cd      	lsrs	r5, r1
 8001cf6:	1e43      	subs	r3, r0, #1
 8001cf8:	4198      	sbcs	r0, r3
 8001cfa:	40cc      	lsrs	r4, r1
 8001cfc:	432f      	orrs	r7, r5
 8001cfe:	4307      	orrs	r7, r0
 8001d00:	44a3      	add	fp, r4
 8001d02:	18bf      	adds	r7, r7, r2
 8001d04:	4297      	cmp	r7, r2
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	445a      	add	r2, fp
 8001d0c:	0014      	movs	r4, r2
 8001d0e:	464d      	mov	r5, r9
 8001d10:	e787      	b.n	8001c22 <__aeabi_dsub+0x1ae>
 8001d12:	4f34      	ldr	r7, [pc, #208]	@ (8001de4 <__aeabi_dsub+0x370>)
 8001d14:	1c6b      	adds	r3, r5, #1
 8001d16:	423b      	tst	r3, r7
 8001d18:	d000      	beq.n	8001d1c <__aeabi_dsub+0x2a8>
 8001d1a:	e0b6      	b.n	8001e8a <__aeabi_dsub+0x416>
 8001d1c:	4659      	mov	r1, fp
 8001d1e:	0023      	movs	r3, r4
 8001d20:	4311      	orrs	r1, r2
 8001d22:	000f      	movs	r7, r1
 8001d24:	4303      	orrs	r3, r0
 8001d26:	2d00      	cmp	r5, #0
 8001d28:	d000      	beq.n	8001d2c <__aeabi_dsub+0x2b8>
 8001d2a:	e126      	b.n	8001f7a <__aeabi_dsub+0x506>
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x2be>
 8001d30:	e1c0      	b.n	80020b4 <__aeabi_dsub+0x640>
 8001d32:	2900      	cmp	r1, #0
 8001d34:	d100      	bne.n	8001d38 <__aeabi_dsub+0x2c4>
 8001d36:	e0a1      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001d38:	1a83      	subs	r3, r0, r2
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	465b      	mov	r3, fp
 8001d3e:	4540      	cmp	r0, r8
 8001d40:	41ad      	sbcs	r5, r5
 8001d42:	1ae3      	subs	r3, r4, r3
 8001d44:	426d      	negs	r5, r5
 8001d46:	1b5b      	subs	r3, r3, r5
 8001d48:	2580      	movs	r5, #128	@ 0x80
 8001d4a:	042d      	lsls	r5, r5, #16
 8001d4c:	422b      	tst	r3, r5
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x2de>
 8001d50:	e14b      	b.n	8001fea <__aeabi_dsub+0x576>
 8001d52:	465b      	mov	r3, fp
 8001d54:	1a10      	subs	r0, r2, r0
 8001d56:	4282      	cmp	r2, r0
 8001d58:	4192      	sbcs	r2, r2
 8001d5a:	1b1c      	subs	r4, r3, r4
 8001d5c:	0007      	movs	r7, r0
 8001d5e:	2601      	movs	r6, #1
 8001d60:	4663      	mov	r3, ip
 8001d62:	4252      	negs	r2, r2
 8001d64:	1aa4      	subs	r4, r4, r2
 8001d66:	4327      	orrs	r7, r4
 8001d68:	401e      	ands	r6, r3
 8001d6a:	2f00      	cmp	r7, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x2fc>
 8001d6e:	e142      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001d70:	422c      	tst	r4, r5
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x302>
 8001d74:	e26d      	b.n	8002252 <__aeabi_dsub+0x7de>
 8001d76:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001d78:	2501      	movs	r5, #1
 8001d7a:	401c      	ands	r4, r3
 8001d7c:	e71b      	b.n	8001bb6 <__aeabi_dsub+0x142>
 8001d7e:	42bd      	cmp	r5, r7
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x310>
 8001d82:	e13b      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001d84:	2701      	movs	r7, #1
 8001d86:	2b38      	cmp	r3, #56	@ 0x38
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dsub+0x318>
 8001d8a:	e745      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8001d8c:	2780      	movs	r7, #128	@ 0x80
 8001d8e:	4659      	mov	r1, fp
 8001d90:	043f      	lsls	r7, r7, #16
 8001d92:	4339      	orrs	r1, r7
 8001d94:	468b      	mov	fp, r1
 8001d96:	e72a      	b.n	8001bee <__aeabi_dsub+0x17a>
 8001d98:	2400      	movs	r4, #0
 8001d9a:	2700      	movs	r7, #0
 8001d9c:	052d      	lsls	r5, r5, #20
 8001d9e:	4325      	orrs	r5, r4
 8001da0:	07f6      	lsls	r6, r6, #31
 8001da2:	4335      	orrs	r5, r6
 8001da4:	0038      	movs	r0, r7
 8001da6:	0029      	movs	r1, r5
 8001da8:	b003      	add	sp, #12
 8001daa:	bcf0      	pop	{r4, r5, r6, r7}
 8001dac:	46bb      	mov	fp, r7
 8001dae:	46b2      	mov	sl, r6
 8001db0:	46a9      	mov	r9, r5
 8001db2:	46a0      	mov	r8, r4
 8001db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001db6:	077b      	lsls	r3, r7, #29
 8001db8:	d004      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dba:	230f      	movs	r3, #15
 8001dbc:	403b      	ands	r3, r7
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d000      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dc2:	e6e7      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001dc4:	002b      	movs	r3, r5
 8001dc6:	08f8      	lsrs	r0, r7, #3
 8001dc8:	4a03      	ldr	r2, [pc, #12]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001dca:	0767      	lsls	r7, r4, #29
 8001dcc:	4307      	orrs	r7, r0
 8001dce:	08e5      	lsrs	r5, r4, #3
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x362>
 8001dd4:	e74a      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001dd6:	e0a5      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001dd8:	000007ff 	.word	0x000007ff
 8001ddc:	ff7fffff 	.word	0xff7fffff
 8001de0:	fffff801 	.word	0xfffff801
 8001de4:	000007fe 	.word	0x000007fe
 8001de8:	0038      	movs	r0, r7
 8001dea:	f000 fafd 	bl	80023e8 <__clzsi2>
 8001dee:	0003      	movs	r3, r0
 8001df0:	3318      	adds	r3, #24
 8001df2:	2b1f      	cmp	r3, #31
 8001df4:	dc00      	bgt.n	8001df8 <__aeabi_dsub+0x384>
 8001df6:	e6a7      	b.n	8001b48 <__aeabi_dsub+0xd4>
 8001df8:	003a      	movs	r2, r7
 8001dfa:	3808      	subs	r0, #8
 8001dfc:	4082      	lsls	r2, r0
 8001dfe:	429d      	cmp	r5, r3
 8001e00:	dd00      	ble.n	8001e04 <__aeabi_dsub+0x390>
 8001e02:	e08a      	b.n	8001f1a <__aeabi_dsub+0x4a6>
 8001e04:	1b5b      	subs	r3, r3, r5
 8001e06:	1c58      	adds	r0, r3, #1
 8001e08:	281f      	cmp	r0, #31
 8001e0a:	dc00      	bgt.n	8001e0e <__aeabi_dsub+0x39a>
 8001e0c:	e1d8      	b.n	80021c0 <__aeabi_dsub+0x74c>
 8001e0e:	0017      	movs	r7, r2
 8001e10:	3b1f      	subs	r3, #31
 8001e12:	40df      	lsrs	r7, r3
 8001e14:	2820      	cmp	r0, #32
 8001e16:	d005      	beq.n	8001e24 <__aeabi_dsub+0x3b0>
 8001e18:	2340      	movs	r3, #64	@ 0x40
 8001e1a:	1a1b      	subs	r3, r3, r0
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	1e53      	subs	r3, r2, #1
 8001e20:	419a      	sbcs	r2, r3
 8001e22:	4317      	orrs	r7, r2
 8001e24:	2500      	movs	r5, #0
 8001e26:	2f00      	cmp	r7, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x3b8>
 8001e2a:	e0e5      	b.n	8001ff8 <__aeabi_dsub+0x584>
 8001e2c:	077b      	lsls	r3, r7, #29
 8001e2e:	d000      	beq.n	8001e32 <__aeabi_dsub+0x3be>
 8001e30:	e6ab      	b.n	8001b8a <__aeabi_dsub+0x116>
 8001e32:	002c      	movs	r4, r5
 8001e34:	e7c6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001e36:	08c0      	lsrs	r0, r0, #3
 8001e38:	e7c6      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001e3a:	2700      	movs	r7, #0
 8001e3c:	2400      	movs	r4, #0
 8001e3e:	4dd1      	ldr	r5, [pc, #836]	@ (8002184 <__aeabi_dsub+0x710>)
 8001e40:	e7ac      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001e42:	4fd1      	ldr	r7, [pc, #836]	@ (8002188 <__aeabi_dsub+0x714>)
 8001e44:	1c6b      	adds	r3, r5, #1
 8001e46:	423b      	tst	r3, r7
 8001e48:	d171      	bne.n	8001f2e <__aeabi_dsub+0x4ba>
 8001e4a:	0023      	movs	r3, r4
 8001e4c:	4303      	orrs	r3, r0
 8001e4e:	2d00      	cmp	r5, #0
 8001e50:	d000      	beq.n	8001e54 <__aeabi_dsub+0x3e0>
 8001e52:	e14e      	b.n	80020f2 <__aeabi_dsub+0x67e>
 8001e54:	4657      	mov	r7, sl
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d100      	bne.n	8001e5c <__aeabi_dsub+0x3e8>
 8001e5a:	e1b5      	b.n	80021c8 <__aeabi_dsub+0x754>
 8001e5c:	2f00      	cmp	r7, #0
 8001e5e:	d00d      	beq.n	8001e7c <__aeabi_dsub+0x408>
 8001e60:	1883      	adds	r3, r0, r2
 8001e62:	4283      	cmp	r3, r0
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	445c      	add	r4, fp
 8001e68:	4240      	negs	r0, r0
 8001e6a:	1824      	adds	r4, r4, r0
 8001e6c:	0222      	lsls	r2, r4, #8
 8001e6e:	d500      	bpl.n	8001e72 <__aeabi_dsub+0x3fe>
 8001e70:	e1c8      	b.n	8002204 <__aeabi_dsub+0x790>
 8001e72:	001f      	movs	r7, r3
 8001e74:	4698      	mov	r8, r3
 8001e76:	4327      	orrs	r7, r4
 8001e78:	d100      	bne.n	8001e7c <__aeabi_dsub+0x408>
 8001e7a:	e0bc      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	0767      	lsls	r7, r4, #29
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	431f      	orrs	r7, r3
 8001e84:	08e5      	lsrs	r5, r4, #3
 8001e86:	2300      	movs	r3, #0
 8001e88:	e04c      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001e8a:	1a83      	subs	r3, r0, r2
 8001e8c:	4698      	mov	r8, r3
 8001e8e:	465b      	mov	r3, fp
 8001e90:	4540      	cmp	r0, r8
 8001e92:	41bf      	sbcs	r7, r7
 8001e94:	1ae3      	subs	r3, r4, r3
 8001e96:	427f      	negs	r7, r7
 8001e98:	1bdb      	subs	r3, r3, r7
 8001e9a:	021f      	lsls	r7, r3, #8
 8001e9c:	d47c      	bmi.n	8001f98 <__aeabi_dsub+0x524>
 8001e9e:	4647      	mov	r7, r8
 8001ea0:	431f      	orrs	r7, r3
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x432>
 8001ea4:	e0a6      	b.n	8001ff4 <__aeabi_dsub+0x580>
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	4647      	mov	r7, r8
 8001eaa:	e645      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001eac:	4cb7      	ldr	r4, [pc, #732]	@ (800218c <__aeabi_dsub+0x718>)
 8001eae:	1aed      	subs	r5, r5, r3
 8001eb0:	4014      	ands	r4, r2
 8001eb2:	077b      	lsls	r3, r7, #29
 8001eb4:	d000      	beq.n	8001eb8 <__aeabi_dsub+0x444>
 8001eb6:	e780      	b.n	8001dba <__aeabi_dsub+0x346>
 8001eb8:	e784      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001eba:	464b      	mov	r3, r9
 8001ebc:	0025      	movs	r5, r4
 8001ebe:	4305      	orrs	r5, r0
 8001ec0:	d066      	beq.n	8001f90 <__aeabi_dsub+0x51c>
 8001ec2:	1e5f      	subs	r7, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d100      	bne.n	8001eca <__aeabi_dsub+0x456>
 8001ec8:	e0fc      	b.n	80020c4 <__aeabi_dsub+0x650>
 8001eca:	4dae      	ldr	r5, [pc, #696]	@ (8002184 <__aeabi_dsub+0x710>)
 8001ecc:	42ab      	cmp	r3, r5
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x45e>
 8001ed0:	e15e      	b.n	8002190 <__aeabi_dsub+0x71c>
 8001ed2:	4666      	mov	r6, ip
 8001ed4:	2f38      	cmp	r7, #56	@ 0x38
 8001ed6:	dc00      	bgt.n	8001eda <__aeabi_dsub+0x466>
 8001ed8:	e0b4      	b.n	8002044 <__aeabi_dsub+0x5d0>
 8001eda:	2001      	movs	r0, #1
 8001edc:	1a17      	subs	r7, r2, r0
 8001ede:	42ba      	cmp	r2, r7
 8001ee0:	4192      	sbcs	r2, r2
 8001ee2:	465b      	mov	r3, fp
 8001ee4:	4252      	negs	r2, r2
 8001ee6:	464d      	mov	r5, r9
 8001ee8:	1a9c      	subs	r4, r3, r2
 8001eea:	e620      	b.n	8001b2e <__aeabi_dsub+0xba>
 8001eec:	0767      	lsls	r7, r4, #29
 8001eee:	08c0      	lsrs	r0, r0, #3
 8001ef0:	4307      	orrs	r7, r0
 8001ef2:	08e5      	lsrs	r5, r4, #3
 8001ef4:	e6ba      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001ef6:	001f      	movs	r7, r3
 8001ef8:	4659      	mov	r1, fp
 8001efa:	3f20      	subs	r7, #32
 8001efc:	40f9      	lsrs	r1, r7
 8001efe:	000f      	movs	r7, r1
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d005      	beq.n	8001f10 <__aeabi_dsub+0x49c>
 8001f04:	2140      	movs	r1, #64	@ 0x40
 8001f06:	1acb      	subs	r3, r1, r3
 8001f08:	4659      	mov	r1, fp
 8001f0a:	4099      	lsls	r1, r3
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	4692      	mov	sl, r2
 8001f10:	4653      	mov	r3, sl
 8001f12:	1e5a      	subs	r2, r3, #1
 8001f14:	4193      	sbcs	r3, r2
 8001f16:	431f      	orrs	r7, r3
 8001f18:	e604      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001f1a:	1aeb      	subs	r3, r5, r3
 8001f1c:	4d9b      	ldr	r5, [pc, #620]	@ (800218c <__aeabi_dsub+0x718>)
 8001f1e:	4015      	ands	r5, r2
 8001f20:	076f      	lsls	r7, r5, #29
 8001f22:	08ed      	lsrs	r5, r5, #3
 8001f24:	032c      	lsls	r4, r5, #12
 8001f26:	055d      	lsls	r5, r3, #21
 8001f28:	0b24      	lsrs	r4, r4, #12
 8001f2a:	0d6d      	lsrs	r5, r5, #21
 8001f2c:	e736      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f2e:	4d95      	ldr	r5, [pc, #596]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f30:	42ab      	cmp	r3, r5
 8001f32:	d100      	bne.n	8001f36 <__aeabi_dsub+0x4c2>
 8001f34:	e0d6      	b.n	80020e4 <__aeabi_dsub+0x670>
 8001f36:	1882      	adds	r2, r0, r2
 8001f38:	0021      	movs	r1, r4
 8001f3a:	4282      	cmp	r2, r0
 8001f3c:	4180      	sbcs	r0, r0
 8001f3e:	4459      	add	r1, fp
 8001f40:	4240      	negs	r0, r0
 8001f42:	1808      	adds	r0, r1, r0
 8001f44:	07c7      	lsls	r7, r0, #31
 8001f46:	0852      	lsrs	r2, r2, #1
 8001f48:	4317      	orrs	r7, r2
 8001f4a:	0844      	lsrs	r4, r0, #1
 8001f4c:	0752      	lsls	r2, r2, #29
 8001f4e:	d400      	bmi.n	8001f52 <__aeabi_dsub+0x4de>
 8001f50:	e185      	b.n	800225e <__aeabi_dsub+0x7ea>
 8001f52:	220f      	movs	r2, #15
 8001f54:	001d      	movs	r5, r3
 8001f56:	403a      	ands	r2, r7
 8001f58:	2a04      	cmp	r2, #4
 8001f5a:	d000      	beq.n	8001f5e <__aeabi_dsub+0x4ea>
 8001f5c:	e61a      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001f5e:	08ff      	lsrs	r7, r7, #3
 8001f60:	0764      	lsls	r4, r4, #29
 8001f62:	4327      	orrs	r7, r4
 8001f64:	0905      	lsrs	r5, r0, #4
 8001f66:	e7dd      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001f68:	465b      	mov	r3, fp
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	075f      	lsls	r7, r3, #29
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	08dd      	lsrs	r5, r3, #3
 8001f72:	e67b      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001f74:	2700      	movs	r7, #0
 8001f76:	2400      	movs	r4, #0
 8001f78:	e710      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d000      	beq.n	8001f80 <__aeabi_dsub+0x50c>
 8001f7e:	e0d6      	b.n	800212e <__aeabi_dsub+0x6ba>
 8001f80:	2900      	cmp	r1, #0
 8001f82:	d000      	beq.n	8001f86 <__aeabi_dsub+0x512>
 8001f84:	e12f      	b.n	80021e6 <__aeabi_dsub+0x772>
 8001f86:	2480      	movs	r4, #128	@ 0x80
 8001f88:	2600      	movs	r6, #0
 8001f8a:	4d7e      	ldr	r5, [pc, #504]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f8c:	0324      	lsls	r4, r4, #12
 8001f8e:	e705      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f90:	4666      	mov	r6, ip
 8001f92:	465c      	mov	r4, fp
 8001f94:	08d0      	lsrs	r0, r2, #3
 8001f96:	e717      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001f98:	465b      	mov	r3, fp
 8001f9a:	1a17      	subs	r7, r2, r0
 8001f9c:	42ba      	cmp	r2, r7
 8001f9e:	4192      	sbcs	r2, r2
 8001fa0:	1b1c      	subs	r4, r3, r4
 8001fa2:	2601      	movs	r6, #1
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	4252      	negs	r2, r2
 8001fa8:	1aa4      	subs	r4, r4, r2
 8001faa:	401e      	ands	r6, r3
 8001fac:	e5c4      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001fae:	1883      	adds	r3, r0, r2
 8001fb0:	4283      	cmp	r3, r0
 8001fb2:	4180      	sbcs	r0, r0
 8001fb4:	445c      	add	r4, fp
 8001fb6:	4240      	negs	r0, r0
 8001fb8:	1825      	adds	r5, r4, r0
 8001fba:	022a      	lsls	r2, r5, #8
 8001fbc:	d400      	bmi.n	8001fc0 <__aeabi_dsub+0x54c>
 8001fbe:	e0da      	b.n	8002176 <__aeabi_dsub+0x702>
 8001fc0:	4a72      	ldr	r2, [pc, #456]	@ (800218c <__aeabi_dsub+0x718>)
 8001fc2:	085b      	lsrs	r3, r3, #1
 8001fc4:	4015      	ands	r5, r2
 8001fc6:	07ea      	lsls	r2, r5, #31
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	0869      	lsrs	r1, r5, #1
 8001fcc:	075b      	lsls	r3, r3, #29
 8001fce:	d400      	bmi.n	8001fd2 <__aeabi_dsub+0x55e>
 8001fd0:	e14a      	b.n	8002268 <__aeabi_dsub+0x7f4>
 8001fd2:	230f      	movs	r3, #15
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x568>
 8001fda:	e0fc      	b.n	80021d6 <__aeabi_dsub+0x762>
 8001fdc:	1d17      	adds	r7, r2, #4
 8001fde:	4297      	cmp	r7, r2
 8001fe0:	41a4      	sbcs	r4, r4
 8001fe2:	4264      	negs	r4, r4
 8001fe4:	2502      	movs	r5, #2
 8001fe6:	1864      	adds	r4, r4, r1
 8001fe8:	e6ec      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001fea:	4647      	mov	r7, r8
 8001fec:	001c      	movs	r4, r3
 8001fee:	431f      	orrs	r7, r3
 8001ff0:	d000      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 8001ff2:	e743      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001ff4:	2600      	movs	r6, #0
 8001ff6:	2500      	movs	r5, #0
 8001ff8:	2400      	movs	r4, #0
 8001ffa:	e6cf      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001ffc:	08c0      	lsrs	r0, r0, #3
 8001ffe:	0767      	lsls	r7, r4, #29
 8002000:	4307      	orrs	r7, r0
 8002002:	08e5      	lsrs	r5, r4, #3
 8002004:	e632      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002006:	1a87      	subs	r7, r0, r2
 8002008:	465b      	mov	r3, fp
 800200a:	42b8      	cmp	r0, r7
 800200c:	4180      	sbcs	r0, r0
 800200e:	1ae4      	subs	r4, r4, r3
 8002010:	4240      	negs	r0, r0
 8002012:	1a24      	subs	r4, r4, r0
 8002014:	0223      	lsls	r3, r4, #8
 8002016:	d428      	bmi.n	800206a <__aeabi_dsub+0x5f6>
 8002018:	0763      	lsls	r3, r4, #29
 800201a:	08ff      	lsrs	r7, r7, #3
 800201c:	431f      	orrs	r7, r3
 800201e:	08e5      	lsrs	r5, r4, #3
 8002020:	2301      	movs	r3, #1
 8002022:	e77f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002024:	2b00      	cmp	r3, #0
 8002026:	d100      	bne.n	800202a <__aeabi_dsub+0x5b6>
 8002028:	e673      	b.n	8001d12 <__aeabi_dsub+0x29e>
 800202a:	464b      	mov	r3, r9
 800202c:	1b5f      	subs	r7, r3, r5
 800202e:	003b      	movs	r3, r7
 8002030:	2d00      	cmp	r5, #0
 8002032:	d100      	bne.n	8002036 <__aeabi_dsub+0x5c2>
 8002034:	e742      	b.n	8001ebc <__aeabi_dsub+0x448>
 8002036:	2f38      	cmp	r7, #56	@ 0x38
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x5c8>
 800203a:	e0ec      	b.n	8002216 <__aeabi_dsub+0x7a2>
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	000e      	movs	r6, r1
 8002040:	041b      	lsls	r3, r3, #16
 8002042:	431c      	orrs	r4, r3
 8002044:	2f1f      	cmp	r7, #31
 8002046:	dc25      	bgt.n	8002094 <__aeabi_dsub+0x620>
 8002048:	2520      	movs	r5, #32
 800204a:	0023      	movs	r3, r4
 800204c:	1bed      	subs	r5, r5, r7
 800204e:	0001      	movs	r1, r0
 8002050:	40a8      	lsls	r0, r5
 8002052:	40ab      	lsls	r3, r5
 8002054:	40f9      	lsrs	r1, r7
 8002056:	1e45      	subs	r5, r0, #1
 8002058:	41a8      	sbcs	r0, r5
 800205a:	430b      	orrs	r3, r1
 800205c:	40fc      	lsrs	r4, r7
 800205e:	4318      	orrs	r0, r3
 8002060:	465b      	mov	r3, fp
 8002062:	1b1b      	subs	r3, r3, r4
 8002064:	469b      	mov	fp, r3
 8002066:	e739      	b.n	8001edc <__aeabi_dsub+0x468>
 8002068:	4666      	mov	r6, ip
 800206a:	2501      	movs	r5, #1
 800206c:	e562      	b.n	8001b34 <__aeabi_dsub+0xc0>
 800206e:	001f      	movs	r7, r3
 8002070:	4659      	mov	r1, fp
 8002072:	3f20      	subs	r7, #32
 8002074:	40f9      	lsrs	r1, r7
 8002076:	468c      	mov	ip, r1
 8002078:	2b20      	cmp	r3, #32
 800207a:	d005      	beq.n	8002088 <__aeabi_dsub+0x614>
 800207c:	2740      	movs	r7, #64	@ 0x40
 800207e:	4659      	mov	r1, fp
 8002080:	1afb      	subs	r3, r7, r3
 8002082:	4099      	lsls	r1, r3
 8002084:	430a      	orrs	r2, r1
 8002086:	4692      	mov	sl, r2
 8002088:	4657      	mov	r7, sl
 800208a:	1e7b      	subs	r3, r7, #1
 800208c:	419f      	sbcs	r7, r3
 800208e:	4663      	mov	r3, ip
 8002090:	431f      	orrs	r7, r3
 8002092:	e5c1      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8002094:	003b      	movs	r3, r7
 8002096:	0025      	movs	r5, r4
 8002098:	3b20      	subs	r3, #32
 800209a:	40dd      	lsrs	r5, r3
 800209c:	2f20      	cmp	r7, #32
 800209e:	d004      	beq.n	80020aa <__aeabi_dsub+0x636>
 80020a0:	2340      	movs	r3, #64	@ 0x40
 80020a2:	1bdb      	subs	r3, r3, r7
 80020a4:	409c      	lsls	r4, r3
 80020a6:	4320      	orrs	r0, r4
 80020a8:	4680      	mov	r8, r0
 80020aa:	4640      	mov	r0, r8
 80020ac:	1e43      	subs	r3, r0, #1
 80020ae:	4198      	sbcs	r0, r3
 80020b0:	4328      	orrs	r0, r5
 80020b2:	e713      	b.n	8001edc <__aeabi_dsub+0x468>
 80020b4:	2900      	cmp	r1, #0
 80020b6:	d09d      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 80020b8:	2601      	movs	r6, #1
 80020ba:	4663      	mov	r3, ip
 80020bc:	465c      	mov	r4, fp
 80020be:	4690      	mov	r8, r2
 80020c0:	401e      	ands	r6, r3
 80020c2:	e6db      	b.n	8001e7c <__aeabi_dsub+0x408>
 80020c4:	1a17      	subs	r7, r2, r0
 80020c6:	465b      	mov	r3, fp
 80020c8:	42ba      	cmp	r2, r7
 80020ca:	4192      	sbcs	r2, r2
 80020cc:	1b1c      	subs	r4, r3, r4
 80020ce:	4252      	negs	r2, r2
 80020d0:	1aa4      	subs	r4, r4, r2
 80020d2:	0223      	lsls	r3, r4, #8
 80020d4:	d4c8      	bmi.n	8002068 <__aeabi_dsub+0x5f4>
 80020d6:	0763      	lsls	r3, r4, #29
 80020d8:	08ff      	lsrs	r7, r7, #3
 80020da:	431f      	orrs	r7, r3
 80020dc:	4666      	mov	r6, ip
 80020de:	2301      	movs	r3, #1
 80020e0:	08e5      	lsrs	r5, r4, #3
 80020e2:	e71f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80020e4:	001d      	movs	r5, r3
 80020e6:	2400      	movs	r4, #0
 80020e8:	2700      	movs	r7, #0
 80020ea:	e657      	b.n	8001d9c <__aeabi_dsub+0x328>
 80020ec:	465c      	mov	r4, fp
 80020ee:	08d0      	lsrs	r0, r2, #3
 80020f0:	e66a      	b.n	8001dc8 <__aeabi_dsub+0x354>
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x684>
 80020f6:	e737      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 80020f8:	4653      	mov	r3, sl
 80020fa:	08c0      	lsrs	r0, r0, #3
 80020fc:	0767      	lsls	r7, r4, #29
 80020fe:	4307      	orrs	r7, r0
 8002100:	08e5      	lsrs	r5, r4, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x694>
 8002106:	e5b1      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	031b      	lsls	r3, r3, #12
 800210c:	421d      	tst	r5, r3
 800210e:	d008      	beq.n	8002122 <__aeabi_dsub+0x6ae>
 8002110:	4659      	mov	r1, fp
 8002112:	08c8      	lsrs	r0, r1, #3
 8002114:	4218      	tst	r0, r3
 8002116:	d104      	bne.n	8002122 <__aeabi_dsub+0x6ae>
 8002118:	08d2      	lsrs	r2, r2, #3
 800211a:	0749      	lsls	r1, r1, #29
 800211c:	430a      	orrs	r2, r1
 800211e:	0017      	movs	r7, r2
 8002120:	0005      	movs	r5, r0
 8002122:	0f7b      	lsrs	r3, r7, #29
 8002124:	00ff      	lsls	r7, r7, #3
 8002126:	08ff      	lsrs	r7, r7, #3
 8002128:	075b      	lsls	r3, r3, #29
 800212a:	431f      	orrs	r7, r3
 800212c:	e59e      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800212e:	08c0      	lsrs	r0, r0, #3
 8002130:	0763      	lsls	r3, r4, #29
 8002132:	4318      	orrs	r0, r3
 8002134:	08e5      	lsrs	r5, r4, #3
 8002136:	2900      	cmp	r1, #0
 8002138:	d053      	beq.n	80021e2 <__aeabi_dsub+0x76e>
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	031b      	lsls	r3, r3, #12
 800213e:	421d      	tst	r5, r3
 8002140:	d00a      	beq.n	8002158 <__aeabi_dsub+0x6e4>
 8002142:	4659      	mov	r1, fp
 8002144:	08cc      	lsrs	r4, r1, #3
 8002146:	421c      	tst	r4, r3
 8002148:	d106      	bne.n	8002158 <__aeabi_dsub+0x6e4>
 800214a:	2601      	movs	r6, #1
 800214c:	4663      	mov	r3, ip
 800214e:	0025      	movs	r5, r4
 8002150:	08d0      	lsrs	r0, r2, #3
 8002152:	0749      	lsls	r1, r1, #29
 8002154:	4308      	orrs	r0, r1
 8002156:	401e      	ands	r6, r3
 8002158:	0f47      	lsrs	r7, r0, #29
 800215a:	00c0      	lsls	r0, r0, #3
 800215c:	08c0      	lsrs	r0, r0, #3
 800215e:	077f      	lsls	r7, r7, #29
 8002160:	4307      	orrs	r7, r0
 8002162:	e583      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002164:	1883      	adds	r3, r0, r2
 8002166:	4293      	cmp	r3, r2
 8002168:	4192      	sbcs	r2, r2
 800216a:	445c      	add	r4, fp
 800216c:	4252      	negs	r2, r2
 800216e:	18a5      	adds	r5, r4, r2
 8002170:	022a      	lsls	r2, r5, #8
 8002172:	d500      	bpl.n	8002176 <__aeabi_dsub+0x702>
 8002174:	e724      	b.n	8001fc0 <__aeabi_dsub+0x54c>
 8002176:	076f      	lsls	r7, r5, #29
 8002178:	08db      	lsrs	r3, r3, #3
 800217a:	431f      	orrs	r7, r3
 800217c:	08ed      	lsrs	r5, r5, #3
 800217e:	2301      	movs	r3, #1
 8002180:	e6d0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002182:	46c0      	nop			@ (mov r8, r8)
 8002184:	000007ff 	.word	0x000007ff
 8002188:	000007fe 	.word	0x000007fe
 800218c:	ff7fffff 	.word	0xff7fffff
 8002190:	465b      	mov	r3, fp
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	075f      	lsls	r7, r3, #29
 8002196:	4666      	mov	r6, ip
 8002198:	4317      	orrs	r7, r2
 800219a:	08dd      	lsrs	r5, r3, #3
 800219c:	e566      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800219e:	0025      	movs	r5, r4
 80021a0:	3b20      	subs	r3, #32
 80021a2:	40dd      	lsrs	r5, r3
 80021a4:	4663      	mov	r3, ip
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	d005      	beq.n	80021b6 <__aeabi_dsub+0x742>
 80021aa:	2340      	movs	r3, #64	@ 0x40
 80021ac:	4661      	mov	r1, ip
 80021ae:	1a5b      	subs	r3, r3, r1
 80021b0:	409c      	lsls	r4, r3
 80021b2:	4320      	orrs	r0, r4
 80021b4:	4680      	mov	r8, r0
 80021b6:	4647      	mov	r7, r8
 80021b8:	1e7b      	subs	r3, r7, #1
 80021ba:	419f      	sbcs	r7, r3
 80021bc:	432f      	orrs	r7, r5
 80021be:	e5a0      	b.n	8001d02 <__aeabi_dsub+0x28e>
 80021c0:	2120      	movs	r1, #32
 80021c2:	2700      	movs	r7, #0
 80021c4:	1a09      	subs	r1, r1, r0
 80021c6:	e4d2      	b.n	8001b6e <__aeabi_dsub+0xfa>
 80021c8:	2f00      	cmp	r7, #0
 80021ca:	d100      	bne.n	80021ce <__aeabi_dsub+0x75a>
 80021cc:	e713      	b.n	8001ff6 <__aeabi_dsub+0x582>
 80021ce:	465c      	mov	r4, fp
 80021d0:	0017      	movs	r7, r2
 80021d2:	2500      	movs	r5, #0
 80021d4:	e5f6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 80021d6:	08d7      	lsrs	r7, r2, #3
 80021d8:	0749      	lsls	r1, r1, #29
 80021da:	2302      	movs	r3, #2
 80021dc:	430f      	orrs	r7, r1
 80021de:	092d      	lsrs	r5, r5, #4
 80021e0:	e6a0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80021e2:	0007      	movs	r7, r0
 80021e4:	e542      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021e6:	465b      	mov	r3, fp
 80021e8:	2601      	movs	r6, #1
 80021ea:	075f      	lsls	r7, r3, #29
 80021ec:	08dd      	lsrs	r5, r3, #3
 80021ee:	4663      	mov	r3, ip
 80021f0:	08d2      	lsrs	r2, r2, #3
 80021f2:	4317      	orrs	r7, r2
 80021f4:	401e      	ands	r6, r3
 80021f6:	e539      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021f8:	465b      	mov	r3, fp
 80021fa:	08d2      	lsrs	r2, r2, #3
 80021fc:	075f      	lsls	r7, r3, #29
 80021fe:	4317      	orrs	r7, r2
 8002200:	08dd      	lsrs	r5, r3, #3
 8002202:	e533      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002204:	4a1e      	ldr	r2, [pc, #120]	@ (8002280 <__aeabi_dsub+0x80c>)
 8002206:	08db      	lsrs	r3, r3, #3
 8002208:	4022      	ands	r2, r4
 800220a:	0757      	lsls	r7, r2, #29
 800220c:	0252      	lsls	r2, r2, #9
 800220e:	2501      	movs	r5, #1
 8002210:	431f      	orrs	r7, r3
 8002212:	0b14      	lsrs	r4, r2, #12
 8002214:	e5c2      	b.n	8001d9c <__aeabi_dsub+0x328>
 8002216:	000e      	movs	r6, r1
 8002218:	2001      	movs	r0, #1
 800221a:	e65f      	b.n	8001edc <__aeabi_dsub+0x468>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <__aeabi_dsub+0x7c8>
 8002220:	464b      	mov	r3, r9
 8002222:	1b5b      	subs	r3, r3, r5
 8002224:	469c      	mov	ip, r3
 8002226:	2d00      	cmp	r5, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x7b8>
 800222a:	e548      	b.n	8001cbe <__aeabi_dsub+0x24a>
 800222c:	2701      	movs	r7, #1
 800222e:	2b38      	cmp	r3, #56	@ 0x38
 8002230:	dd00      	ble.n	8002234 <__aeabi_dsub+0x7c0>
 8002232:	e566      	b.n	8001d02 <__aeabi_dsub+0x28e>
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	041b      	lsls	r3, r3, #16
 8002238:	431c      	orrs	r4, r3
 800223a:	e550      	b.n	8001cde <__aeabi_dsub+0x26a>
 800223c:	1c6b      	adds	r3, r5, #1
 800223e:	4d11      	ldr	r5, [pc, #68]	@ (8002284 <__aeabi_dsub+0x810>)
 8002240:	422b      	tst	r3, r5
 8002242:	d000      	beq.n	8002246 <__aeabi_dsub+0x7d2>
 8002244:	e673      	b.n	8001f2e <__aeabi_dsub+0x4ba>
 8002246:	4659      	mov	r1, fp
 8002248:	0023      	movs	r3, r4
 800224a:	4311      	orrs	r1, r2
 800224c:	468a      	mov	sl, r1
 800224e:	4303      	orrs	r3, r0
 8002250:	e600      	b.n	8001e54 <__aeabi_dsub+0x3e0>
 8002252:	0767      	lsls	r7, r4, #29
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	2300      	movs	r3, #0
 8002258:	4307      	orrs	r7, r0
 800225a:	08e5      	lsrs	r5, r4, #3
 800225c:	e662      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 800225e:	0764      	lsls	r4, r4, #29
 8002260:	08ff      	lsrs	r7, r7, #3
 8002262:	4327      	orrs	r7, r4
 8002264:	0905      	lsrs	r5, r0, #4
 8002266:	e65d      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002268:	08d2      	lsrs	r2, r2, #3
 800226a:	0749      	lsls	r1, r1, #29
 800226c:	4311      	orrs	r1, r2
 800226e:	000f      	movs	r7, r1
 8002270:	2302      	movs	r3, #2
 8002272:	092d      	lsrs	r5, r5, #4
 8002274:	e656      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002276:	0007      	movs	r7, r0
 8002278:	e5a4      	b.n	8001dc4 <__aeabi_dsub+0x350>
 800227a:	0038      	movs	r0, r7
 800227c:	e48f      	b.n	8001b9e <__aeabi_dsub+0x12a>
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	ff7fffff 	.word	0xff7fffff
 8002284:	000007fe 	.word	0x000007fe

08002288 <__aeabi_dcmpun>:
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228a:	46c6      	mov	lr, r8
 800228c:	031e      	lsls	r6, r3, #12
 800228e:	0b36      	lsrs	r6, r6, #12
 8002290:	46b0      	mov	r8, r6
 8002292:	4e0d      	ldr	r6, [pc, #52]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 8002294:	030c      	lsls	r4, r1, #12
 8002296:	004d      	lsls	r5, r1, #1
 8002298:	005f      	lsls	r7, r3, #1
 800229a:	b500      	push	{lr}
 800229c:	0b24      	lsrs	r4, r4, #12
 800229e:	0d6d      	lsrs	r5, r5, #21
 80022a0:	0d7f      	lsrs	r7, r7, #21
 80022a2:	42b5      	cmp	r5, r6
 80022a4:	d00b      	beq.n	80022be <__aeabi_dcmpun+0x36>
 80022a6:	4908      	ldr	r1, [pc, #32]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 80022a8:	2000      	movs	r0, #0
 80022aa:	428f      	cmp	r7, r1
 80022ac:	d104      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022ae:	4646      	mov	r6, r8
 80022b0:	4316      	orrs	r6, r2
 80022b2:	0030      	movs	r0, r6
 80022b4:	1e43      	subs	r3, r0, #1
 80022b6:	4198      	sbcs	r0, r3
 80022b8:	bc80      	pop	{r7}
 80022ba:	46b8      	mov	r8, r7
 80022bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022be:	4304      	orrs	r4, r0
 80022c0:	2001      	movs	r0, #1
 80022c2:	2c00      	cmp	r4, #0
 80022c4:	d1f8      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022c6:	e7ee      	b.n	80022a6 <__aeabi_dcmpun+0x1e>
 80022c8:	000007ff 	.word	0x000007ff

080022cc <__aeabi_d2iz>:
 80022cc:	000b      	movs	r3, r1
 80022ce:	0002      	movs	r2, r0
 80022d0:	b570      	push	{r4, r5, r6, lr}
 80022d2:	4d16      	ldr	r5, [pc, #88]	@ (800232c <__aeabi_d2iz+0x60>)
 80022d4:	030c      	lsls	r4, r1, #12
 80022d6:	b082      	sub	sp, #8
 80022d8:	0049      	lsls	r1, r1, #1
 80022da:	2000      	movs	r0, #0
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	0b24      	lsrs	r4, r4, #12
 80022e2:	0d49      	lsrs	r1, r1, #21
 80022e4:	0fde      	lsrs	r6, r3, #31
 80022e6:	42a9      	cmp	r1, r5
 80022e8:	dd04      	ble.n	80022f4 <__aeabi_d2iz+0x28>
 80022ea:	4811      	ldr	r0, [pc, #68]	@ (8002330 <__aeabi_d2iz+0x64>)
 80022ec:	4281      	cmp	r1, r0
 80022ee:	dd03      	ble.n	80022f8 <__aeabi_d2iz+0x2c>
 80022f0:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <__aeabi_d2iz+0x68>)
 80022f2:	18f0      	adds	r0, r6, r3
 80022f4:	b002      	add	sp, #8
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
 80022f8:	2080      	movs	r0, #128	@ 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4320      	orrs	r0, r4
 80022fe:	4c0e      	ldr	r4, [pc, #56]	@ (8002338 <__aeabi_d2iz+0x6c>)
 8002300:	1a64      	subs	r4, r4, r1
 8002302:	2c1f      	cmp	r4, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x4c>
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <__aeabi_d2iz+0x70>)
 8002308:	1a5b      	subs	r3, r3, r1
 800230a:	40d8      	lsrs	r0, r3
 800230c:	0003      	movs	r3, r0
 800230e:	4258      	negs	r0, r3
 8002310:	2e00      	cmp	r6, #0
 8002312:	d1ef      	bne.n	80022f4 <__aeabi_d2iz+0x28>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ed      	b.n	80022f4 <__aeabi_d2iz+0x28>
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <__aeabi_d2iz+0x74>)
 800231a:	9a00      	ldr	r2, [sp, #0]
 800231c:	469c      	mov	ip, r3
 800231e:	0003      	movs	r3, r0
 8002320:	4461      	add	r1, ip
 8002322:	408b      	lsls	r3, r1
 8002324:	40e2      	lsrs	r2, r4
 8002326:	4313      	orrs	r3, r2
 8002328:	e7f1      	b.n	800230e <__aeabi_d2iz+0x42>
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	000003fe 	.word	0x000003fe
 8002330:	0000041d 	.word	0x0000041d
 8002334:	7fffffff 	.word	0x7fffffff
 8002338:	00000433 	.word	0x00000433
 800233c:	00000413 	.word	0x00000413
 8002340:	fffffbed 	.word	0xfffffbed

08002344 <__aeabi_i2d>:
 8002344:	b570      	push	{r4, r5, r6, lr}
 8002346:	2800      	cmp	r0, #0
 8002348:	d016      	beq.n	8002378 <__aeabi_i2d+0x34>
 800234a:	17c3      	asrs	r3, r0, #31
 800234c:	18c5      	adds	r5, r0, r3
 800234e:	405d      	eors	r5, r3
 8002350:	0fc4      	lsrs	r4, r0, #31
 8002352:	0028      	movs	r0, r5
 8002354:	f000 f848 	bl	80023e8 <__clzsi2>
 8002358:	4b10      	ldr	r3, [pc, #64]	@ (800239c <__aeabi_i2d+0x58>)
 800235a:	1a1b      	subs	r3, r3, r0
 800235c:	055b      	lsls	r3, r3, #21
 800235e:	0d5b      	lsrs	r3, r3, #21
 8002360:	280a      	cmp	r0, #10
 8002362:	dc14      	bgt.n	800238e <__aeabi_i2d+0x4a>
 8002364:	0002      	movs	r2, r0
 8002366:	002e      	movs	r6, r5
 8002368:	3215      	adds	r2, #21
 800236a:	4096      	lsls	r6, r2
 800236c:	220b      	movs	r2, #11
 800236e:	1a12      	subs	r2, r2, r0
 8002370:	40d5      	lsrs	r5, r2
 8002372:	032d      	lsls	r5, r5, #12
 8002374:	0b2d      	lsrs	r5, r5, #12
 8002376:	e003      	b.n	8002380 <__aeabi_i2d+0x3c>
 8002378:	2400      	movs	r4, #0
 800237a:	2300      	movs	r3, #0
 800237c:	2500      	movs	r5, #0
 800237e:	2600      	movs	r6, #0
 8002380:	051b      	lsls	r3, r3, #20
 8002382:	432b      	orrs	r3, r5
 8002384:	07e4      	lsls	r4, r4, #31
 8002386:	4323      	orrs	r3, r4
 8002388:	0030      	movs	r0, r6
 800238a:	0019      	movs	r1, r3
 800238c:	bd70      	pop	{r4, r5, r6, pc}
 800238e:	380b      	subs	r0, #11
 8002390:	4085      	lsls	r5, r0
 8002392:	032d      	lsls	r5, r5, #12
 8002394:	2600      	movs	r6, #0
 8002396:	0b2d      	lsrs	r5, r5, #12
 8002398:	e7f2      	b.n	8002380 <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f81f 	bl	80023e8 <__clzsi2>
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <__aeabi_ui2d+0x44>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	055b      	lsls	r3, r3, #21
 80023b0:	0d5b      	lsrs	r3, r3, #21
 80023b2:	280a      	cmp	r0, #10
 80023b4:	dc0f      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b6:	220b      	movs	r2, #11
 80023b8:	0021      	movs	r1, r4
 80023ba:	1a12      	subs	r2, r2, r0
 80023bc:	40d1      	lsrs	r1, r2
 80023be:	3015      	adds	r0, #21
 80023c0:	030a      	lsls	r2, r1, #12
 80023c2:	4084      	lsls	r4, r0
 80023c4:	0b12      	lsrs	r2, r2, #12
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	0312      	lsls	r2, r2, #12
 80023de:	2400      	movs	r4, #0
 80023e0:	0b12      	lsrs	r2, r2, #12
 80023e2:	e7f3      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e4:	0000041e 	.word	0x0000041e

080023e8 <__clzsi2>:
 80023e8:	211c      	movs	r1, #28
 80023ea:	2301      	movs	r3, #1
 80023ec:	041b      	lsls	r3, r3, #16
 80023ee:	4298      	cmp	r0, r3
 80023f0:	d301      	bcc.n	80023f6 <__clzsi2+0xe>
 80023f2:	0c00      	lsrs	r0, r0, #16
 80023f4:	3910      	subs	r1, #16
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	4298      	cmp	r0, r3
 80023fa:	d301      	bcc.n	8002400 <__clzsi2+0x18>
 80023fc:	0a00      	lsrs	r0, r0, #8
 80023fe:	3908      	subs	r1, #8
 8002400:	091b      	lsrs	r3, r3, #4
 8002402:	4298      	cmp	r0, r3
 8002404:	d301      	bcc.n	800240a <__clzsi2+0x22>
 8002406:	0900      	lsrs	r0, r0, #4
 8002408:	3904      	subs	r1, #4
 800240a:	a202      	add	r2, pc, #8	@ (adr r2, 8002414 <__clzsi2+0x2c>)
 800240c:	5c10      	ldrb	r0, [r2, r0]
 800240e:	1840      	adds	r0, r0, r1
 8002410:	4770      	bx	lr
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	02020304 	.word	0x02020304
 8002418:	01010101 	.word	0x01010101
	...

08002424 <send_at_msg>:
static void MX_SPI2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void send_at_msg(char *msg)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit_IT(&huart1, (uint8_t *)msg, strlen(msg));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0018      	movs	r0, r3
 8002430:	f7fd fe6a 	bl	8000108 <strlen>
 8002434:	0003      	movs	r3, r0
 8002436:	b29a      	uxth	r2, r3
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4b04      	ldr	r3, [pc, #16]	@ (800244c <send_at_msg+0x28>)
 800243c:	0018      	movs	r0, r3
 800243e:	f006 faa1 	bl	8008984 <HAL_UART_Transmit_IT>
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b002      	add	sp, #8
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	20000580 	.word	0x20000580

08002450 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  send_at_msg_ptr = &send_at_msg;
 8002456:	4b3f      	ldr	r3, [pc, #252]	@ (8002554 <main+0x104>)
 8002458:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <main+0x108>)
 800245a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800245c:	f001 f988 	bl	8003770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002460:	f000 f88e 	bl	8002580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002464:	f000 fa84 	bl	8002970 <MX_GPIO_Init>
  MX_DMA_Init();
 8002468:	f000 fa5c 	bl	8002924 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800246c:	f000 fa26 	bl	80028bc <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8002470:	f000 f952 	bl	8002718 <MX_SPI1_Init>
  MX_ADC_Init();
 8002474:	f000 f8f4 	bl	8002660 <MX_ADC_Init>
  MX_SPI2_Init();
 8002478:	f000 f98c 	bl	8002794 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800247c:	f00e f9a2 	bl	80107c4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8002480:	f000 f9c6 	bl	8002810 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Power to screen
  HAL_GPIO_WritePin(SCREEN_EN_GPIO_Port, SCREEN_EN_Pin, GPIO_PIN_SET);
 8002484:	4b35      	ldr	r3, [pc, #212]	@ (800255c <main+0x10c>)
 8002486:	2201      	movs	r2, #1
 8002488:	2104      	movs	r1, #4
 800248a:	0018      	movs	r0, r3
 800248c:	f002 f90d 	bl	80046aa <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCREEN_EN_AUX_GPIO_Port, SCREEN_EN_AUX_Pin, GPIO_PIN_SET);
 8002490:	4b32      	ldr	r3, [pc, #200]	@ (800255c <main+0x10c>)
 8002492:	2201      	movs	r2, #1
 8002494:	2102      	movs	r1, #2
 8002496:	0018      	movs	r0, r3
 8002498:	f002 f907 	bl	80046aa <HAL_GPIO_WritePin>

  LCD_init();
 800249c:	f00b ff78 	bl	800e390 <LCD_init>

  // Startup sequence for LoRa module
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 80024a0:	2390      	movs	r3, #144	@ 0x90
 80024a2:	05db      	lsls	r3, r3, #23
 80024a4:	2201      	movs	r2, #1
 80024a6:	2101      	movs	r1, #1
 80024a8:	0018      	movs	r0, r3
 80024aa:	f002 f8fe 	bl	80046aa <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80024ae:	23fa      	movs	r3, #250	@ 0xfa
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	0018      	movs	r0, r3
 80024b4:	f001 f9c0 	bl	8003838 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_RESET);
 80024b8:	2390      	movs	r3, #144	@ 0x90
 80024ba:	05db      	lsls	r3, r3, #23
 80024bc:	2200      	movs	r2, #0
 80024be:	2101      	movs	r1, #1
 80024c0:	0018      	movs	r0, r3
 80024c2:	f002 f8f2 	bl	80046aa <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80024c6:	2064      	movs	r0, #100	@ 0x64
 80024c8:	f001 f9b6 	bl	8003838 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 80024cc:	2390      	movs	r3, #144	@ 0x90
 80024ce:	05db      	lsls	r3, r3, #23
 80024d0:	2201      	movs	r2, #1
 80024d2:	2101      	movs	r1, #1
 80024d4:	0018      	movs	r0, r3
 80024d6:	f002 f8e8 	bl	80046aa <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80024da:	2064      	movs	r0, #100	@ 0x64
 80024dc:	f001 f9ac 	bl	8003838 <HAL_Delay>

  // LoRa command reception callback
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, UART_RX_BUF_SIZE);
 80024e0:	2380      	movs	r3, #128	@ 0x80
 80024e2:	00da      	lsls	r2, r3, #3
 80024e4:	491e      	ldr	r1, [pc, #120]	@ (8002560 <main+0x110>)
 80024e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <main+0x114>)
 80024e8:	0018      	movs	r0, r3
 80024ea:	f007 fcaa 	bl	8009e42 <HAL_UARTEx_ReceiveToIdle_DMA>

  // Startup lcd text

  UG_FontSetTransparency(1);
 80024ee:	2001      	movs	r0, #1
 80024f0:	f00c fbc0 	bl	800ec74 <UG_FontSetTransparency>
  UG_FillScreen(C_BLACK);
 80024f4:	2000      	movs	r0, #0
 80024f6:	f00c f883 	bl	800e600 <UG_FillScreen>

  LCD_PutStr(50, 20, "NEAR ANCHOR", FONT_16X26, C_WHITE, C_BLACK);
 80024fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <main+0x118>)
 80024fc:	4a1b      	ldr	r2, [pc, #108]	@ (800256c <main+0x11c>)
 80024fe:	2100      	movs	r1, #0
 8002500:	9101      	str	r1, [sp, #4]
 8002502:	491b      	ldr	r1, [pc, #108]	@ (8002570 <main+0x120>)
 8002504:	9100      	str	r1, [sp, #0]
 8002506:	2114      	movs	r1, #20
 8002508:	2032      	movs	r0, #50	@ 0x32
 800250a:	f00b feea 	bl	800e2e2 <LCD_PutStr>
  LCD_PutStr(50, 50, "DESIGNED BY:", FONT_16X26, C_WHITE, C_BLACK);
 800250e:	4b16      	ldr	r3, [pc, #88]	@ (8002568 <main+0x118>)
 8002510:	4a18      	ldr	r2, [pc, #96]	@ (8002574 <main+0x124>)
 8002512:	2100      	movs	r1, #0
 8002514:	9101      	str	r1, [sp, #4]
 8002516:	4916      	ldr	r1, [pc, #88]	@ (8002570 <main+0x120>)
 8002518:	9100      	str	r1, [sp, #0]
 800251a:	2132      	movs	r1, #50	@ 0x32
 800251c:	2032      	movs	r0, #50	@ 0x32
 800251e:	f00b fee0 	bl	800e2e2 <LCD_PutStr>
  LCD_PutStr(50, 80, "TERRY TAO", FONT_16X26, C_WHITE, C_BLACK);
 8002522:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <main+0x118>)
 8002524:	4a14      	ldr	r2, [pc, #80]	@ (8002578 <main+0x128>)
 8002526:	2100      	movs	r1, #0
 8002528:	9101      	str	r1, [sp, #4]
 800252a:	4911      	ldr	r1, [pc, #68]	@ (8002570 <main+0x120>)
 800252c:	9100      	str	r1, [sp, #0]
 800252e:	2150      	movs	r1, #80	@ 0x50
 8002530:	2032      	movs	r0, #50	@ 0x32
 8002532:	f00b fed6 	bl	800e2e2 <LCD_PutStr>
  LCD_PutStr(50, 110, "THOR HELGESON", FONT_16X26, C_WHITE, C_BLACK);
 8002536:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <main+0x118>)
 8002538:	4a10      	ldr	r2, [pc, #64]	@ (800257c <main+0x12c>)
 800253a:	2100      	movs	r1, #0
 800253c:	9101      	str	r1, [sp, #4]
 800253e:	490c      	ldr	r1, [pc, #48]	@ (8002570 <main+0x120>)
 8002540:	9100      	str	r1, [sp, #0]
 8002542:	216e      	movs	r1, #110	@ 0x6e
 8002544:	2032      	movs	r0, #50	@ 0x32
 8002546:	f00b fecc 	bl	800e2e2 <LCD_PutStr>
  //  }

  //  CDC_Transmit_FS("JOIN SUCCESS\r\n", 14);

#ifdef FLASH_TAG
  tag_main();
 800254a:	f000 fea1 	bl	8003290 <tag_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800254e:	46c0      	nop			@ (mov r8, r8)
 8002550:	e7fd      	b.n	800254e <main+0xfe>
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	2000067c 	.word	0x2000067c
 8002558:	08002425 	.word	0x08002425
 800255c:	48000400 	.word	0x48000400
 8002560:	20000680 	.word	0x20000680
 8002564:	20000580 	.word	0x20000580
 8002568:	08015340 	.word	0x08015340
 800256c:	08015190 	.word	0x08015190
 8002570:	0000ffff 	.word	0x0000ffff
 8002574:	0801519c 	.word	0x0801519c
 8002578:	080151ac 	.word	0x080151ac
 800257c:	080151b8 	.word	0x080151b8

08002580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b099      	sub	sp, #100	@ 0x64
 8002584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002586:	242c      	movs	r4, #44	@ 0x2c
 8002588:	193b      	adds	r3, r7, r4
 800258a:	0018      	movs	r0, r3
 800258c:	2334      	movs	r3, #52	@ 0x34
 800258e:	001a      	movs	r2, r3
 8002590:	2100      	movs	r1, #0
 8002592:	f010 fe1b 	bl	80131cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002596:	231c      	movs	r3, #28
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	0018      	movs	r0, r3
 800259c:	2310      	movs	r3, #16
 800259e:	001a      	movs	r2, r3
 80025a0:	2100      	movs	r1, #0
 80025a2:	f010 fe13 	bl	80131cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a6:	003b      	movs	r3, r7
 80025a8:	0018      	movs	r0, r3
 80025aa:	231c      	movs	r3, #28
 80025ac:	001a      	movs	r2, r3
 80025ae:	2100      	movs	r1, #0
 80025b0:	f010 fe0c 	bl	80131cc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80025b4:	0021      	movs	r1, r4
 80025b6:	187b      	adds	r3, r7, r1
 80025b8:	2232      	movs	r2, #50	@ 0x32
 80025ba:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025bc:	187b      	adds	r3, r7, r1
 80025be:	2201      	movs	r2, #1
 80025c0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80025c2:	187b      	adds	r3, r7, r1
 80025c4:	2201      	movs	r2, #1
 80025c6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80025c8:	187b      	adds	r3, r7, r1
 80025ca:	2201      	movs	r2, #1
 80025cc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025ce:	187b      	adds	r3, r7, r1
 80025d0:	2210      	movs	r2, #16
 80025d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80025d4:	187b      	adds	r3, r7, r1
 80025d6:	2210      	movs	r2, #16
 80025d8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025da:	187b      	adds	r3, r7, r1
 80025dc:	2202      	movs	r2, #2
 80025de:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80025e0:	187b      	adds	r3, r7, r1
 80025e2:	2280      	movs	r2, #128	@ 0x80
 80025e4:	0212      	lsls	r2, r2, #8
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80025e8:	187b      	adds	r3, r7, r1
 80025ea:	22e0      	movs	r2, #224	@ 0xe0
 80025ec:	0352      	lsls	r2, r2, #13
 80025ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80025f0:	187b      	adds	r3, r7, r1
 80025f2:	2201      	movs	r2, #1
 80025f4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025f6:	187b      	adds	r3, r7, r1
 80025f8:	0018      	movs	r0, r3
 80025fa:	f003 fed1 	bl	80063a0 <HAL_RCC_OscConfig>
 80025fe:	1e03      	subs	r3, r0, #0
 8002600:	d001      	beq.n	8002606 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002602:	f000 fb1b 	bl	8002c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002606:	211c      	movs	r1, #28
 8002608:	187b      	adds	r3, r7, r1
 800260a:	2207      	movs	r2, #7
 800260c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800260e:	187b      	adds	r3, r7, r1
 8002610:	2202      	movs	r2, #2
 8002612:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002614:	187b      	adds	r3, r7, r1
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800261a:	187b      	adds	r3, r7, r1
 800261c:	2200      	movs	r2, #0
 800261e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002620:	187b      	adds	r3, r7, r1
 8002622:	2101      	movs	r1, #1
 8002624:	0018      	movs	r0, r3
 8002626:	f004 fa41 	bl	8006aac <HAL_RCC_ClockConfig>
 800262a:	1e03      	subs	r3, r0, #0
 800262c:	d001      	beq.n	8002632 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800262e:	f000 fb05 	bl	8002c3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 8002632:	003b      	movs	r3, r7
 8002634:	4a09      	ldr	r2, [pc, #36]	@ (800265c <SystemClock_Config+0xdc>)
 8002636:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002638:	003b      	movs	r3, r7
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800263e:	003b      	movs	r3, r7
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002644:	003b      	movs	r3, r7
 8002646:	0018      	movs	r0, r3
 8002648:	f004 fb9c 	bl	8006d84 <HAL_RCCEx_PeriphCLKConfig>
 800264c:	1e03      	subs	r3, r0, #0
 800264e:	d001      	beq.n	8002654 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002650:	f000 faf4 	bl	8002c3c <Error_Handler>
  }
}
 8002654:	46c0      	nop			@ (mov r8, r8)
 8002656:	46bd      	mov	sp, r7
 8002658:	b019      	add	sp, #100	@ 0x64
 800265a:	bd90      	pop	{r4, r7, pc}
 800265c:	00020001 	.word	0x00020001

08002660 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002666:	1d3b      	adds	r3, r7, #4
 8002668:	0018      	movs	r0, r3
 800266a:	230c      	movs	r3, #12
 800266c:	001a      	movs	r2, r3
 800266e:	2100      	movs	r1, #0
 8002670:	f010 fdac 	bl	80131cc <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002674:	4b26      	ldr	r3, [pc, #152]	@ (8002710 <MX_ADC_Init+0xb0>)
 8002676:	4a27      	ldr	r2, [pc, #156]	@ (8002714 <MX_ADC_Init+0xb4>)
 8002678:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800267a:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <MX_ADC_Init+0xb0>)
 800267c:	2200      	movs	r2, #0
 800267e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002680:	4b23      	ldr	r3, [pc, #140]	@ (8002710 <MX_ADC_Init+0xb0>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002686:	4b22      	ldr	r3, [pc, #136]	@ (8002710 <MX_ADC_Init+0xb0>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800268c:	4b20      	ldr	r3, [pc, #128]	@ (8002710 <MX_ADC_Init+0xb0>)
 800268e:	2201      	movs	r2, #1
 8002690:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002692:	4b1f      	ldr	r3, [pc, #124]	@ (8002710 <MX_ADC_Init+0xb0>)
 8002694:	2208      	movs	r2, #8
 8002696:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002698:	4b1d      	ldr	r3, [pc, #116]	@ (8002710 <MX_ADC_Init+0xb0>)
 800269a:	2200      	movs	r2, #0
 800269c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800269e:	4b1c      	ldr	r3, [pc, #112]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80026a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80026aa:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026b0:	4b17      	ldr	r3, [pc, #92]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026b2:	22c2      	movs	r2, #194	@ 0xc2
 80026b4:	32ff      	adds	r2, #255	@ 0xff
 80026b6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026b8:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80026be:	4b14      	ldr	r3, [pc, #80]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026c0:	2224      	movs	r2, #36	@ 0x24
 80026c2:	2100      	movs	r1, #0
 80026c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80026c6:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80026cc:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026ce:	0018      	movs	r0, r3
 80026d0:	f001 f8d6 	bl	8003880 <HAL_ADC_Init>
 80026d4:	1e03      	subs	r3, r0, #0
 80026d6:	d001      	beq.n	80026dc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80026d8:	f000 fab0 	bl	8002c3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	2208      	movs	r2, #8
 80026e0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	2280      	movs	r2, #128	@ 0x80
 80026e6:	0152      	lsls	r2, r2, #5
 80026e8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2280      	movs	r2, #128	@ 0x80
 80026ee:	0552      	lsls	r2, r2, #21
 80026f0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80026f2:	1d3a      	adds	r2, r7, #4
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <MX_ADC_Init+0xb0>)
 80026f6:	0011      	movs	r1, r2
 80026f8:	0018      	movs	r0, r3
 80026fa:	f001 fa01 	bl	8003b00 <HAL_ADC_ConfigChannel>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d001      	beq.n	8002706 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8002702:	f000 fa9b 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	46bd      	mov	sp, r7
 800270a:	b004      	add	sp, #16
 800270c:	bd80      	pop	{r7, pc}
 800270e:	46c0      	nop			@ (mov r8, r8)
 8002710:	200003ec 	.word	0x200003ec
 8002714:	40012400 	.word	0x40012400

08002718 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800271c:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <MX_SPI1_Init+0x74>)
 800271e:	4a1c      	ldr	r2, [pc, #112]	@ (8002790 <MX_SPI1_Init+0x78>)
 8002720:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002722:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <MX_SPI1_Init+0x74>)
 8002724:	2282      	movs	r2, #130	@ 0x82
 8002726:	0052      	lsls	r2, r2, #1
 8002728:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800272a:	4b18      	ldr	r3, [pc, #96]	@ (800278c <MX_SPI1_Init+0x74>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002730:	4b16      	ldr	r3, [pc, #88]	@ (800278c <MX_SPI1_Init+0x74>)
 8002732:	22e0      	movs	r2, #224	@ 0xe0
 8002734:	00d2      	lsls	r2, r2, #3
 8002736:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002738:	4b14      	ldr	r3, [pc, #80]	@ (800278c <MX_SPI1_Init+0x74>)
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800273e:	4b13      	ldr	r3, [pc, #76]	@ (800278c <MX_SPI1_Init+0x74>)
 8002740:	2200      	movs	r2, #0
 8002742:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002744:	4b11      	ldr	r3, [pc, #68]	@ (800278c <MX_SPI1_Init+0x74>)
 8002746:	2280      	movs	r2, #128	@ 0x80
 8002748:	0092      	lsls	r2, r2, #2
 800274a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <MX_SPI1_Init+0x74>)
 800274e:	2200      	movs	r2, #0
 8002750:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002752:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <MX_SPI1_Init+0x74>)
 8002754:	2200      	movs	r2, #0
 8002756:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <MX_SPI1_Init+0x74>)
 800275a:	2200      	movs	r2, #0
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800275e:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <MX_SPI1_Init+0x74>)
 8002760:	2200      	movs	r2, #0
 8002762:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002764:	4b09      	ldr	r3, [pc, #36]	@ (800278c <MX_SPI1_Init+0x74>)
 8002766:	2207      	movs	r2, #7
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800276a:	4b08      	ldr	r3, [pc, #32]	@ (800278c <MX_SPI1_Init+0x74>)
 800276c:	2200      	movs	r2, #0
 800276e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <MX_SPI1_Init+0x74>)
 8002772:	2208      	movs	r2, #8
 8002774:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002776:	4b05      	ldr	r3, [pc, #20]	@ (800278c <MX_SPI1_Init+0x74>)
 8002778:	0018      	movs	r0, r3
 800277a:	f004 fc01 	bl	8006f80 <HAL_SPI_Init>
 800277e:	1e03      	subs	r3, r0, #0
 8002780:	d001      	beq.n	8002786 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002782:	f000 fa5b 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	2000042c 	.word	0x2000042c
 8002790:	40013000 	.word	0x40013000

08002794 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002798:	4b1b      	ldr	r3, [pc, #108]	@ (8002808 <MX_SPI2_Init+0x74>)
 800279a:	4a1c      	ldr	r2, [pc, #112]	@ (800280c <MX_SPI2_Init+0x78>)
 800279c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800279e:	4b1a      	ldr	r3, [pc, #104]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027a0:	2282      	movs	r2, #130	@ 0x82
 80027a2:	0052      	lsls	r2, r2, #1
 80027a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027a6:	4b18      	ldr	r3, [pc, #96]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80027ac:	4b16      	ldr	r3, [pc, #88]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027ae:	22e0      	movs	r2, #224	@ 0xe0
 80027b0:	00d2      	lsls	r2, r2, #3
 80027b2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027b4:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027ba:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027bc:	2200      	movs	r2, #0
 80027be:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80027c0:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027c2:	2280      	movs	r2, #128	@ 0x80
 80027c4:	0092      	lsls	r2, r2, #2
 80027c6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027da:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027dc:	2200      	movs	r2, #0
 80027de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80027e0:	4b09      	ldr	r3, [pc, #36]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027e2:	2207      	movs	r2, #7
 80027e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027e6:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027ec:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027ee:	2208      	movs	r2, #8
 80027f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027f2:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <MX_SPI2_Init+0x74>)
 80027f4:	0018      	movs	r0, r3
 80027f6:	f004 fbc3 	bl	8006f80 <HAL_SPI_Init>
 80027fa:	1e03      	subs	r3, r0, #0
 80027fc:	d001      	beq.n	8002802 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80027fe:	f000 fa1d 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20000490 	.word	0x20000490
 800280c:	40003800 	.word	0x40003800

08002810 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002816:	2308      	movs	r3, #8
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	0018      	movs	r0, r3
 800281c:	2310      	movs	r3, #16
 800281e:	001a      	movs	r2, r3
 8002820:	2100      	movs	r1, #0
 8002822:	f010 fcd3 	bl	80131cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	003b      	movs	r3, r7
 8002828:	0018      	movs	r0, r3
 800282a:	2308      	movs	r3, #8
 800282c:	001a      	movs	r2, r3
 800282e:	2100      	movs	r1, #0
 8002830:	f010 fccc 	bl	80131cc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002834:	4b1f      	ldr	r3, [pc, #124]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 8002836:	4a20      	ldr	r2, [pc, #128]	@ (80028b8 <MX_TIM3_Init+0xa8>)
 8002838:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 800283a:	4b1e      	ldr	r3, [pc, #120]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 800283c:	22f4      	movs	r2, #244	@ 0xf4
 800283e:	32ff      	adds	r2, #255	@ 0xff
 8002840:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002842:	4b1c      	ldr	r3, [pc, #112]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 8002844:	2200      	movs	r2, #0
 8002846:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 360-1;
 8002848:	4b1a      	ldr	r3, [pc, #104]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 800284a:	2268      	movs	r2, #104	@ 0x68
 800284c:	32ff      	adds	r2, #255	@ 0xff
 800284e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002850:	4b18      	ldr	r3, [pc, #96]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 8002852:	2200      	movs	r2, #0
 8002854:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 8002858:	2200      	movs	r2, #0
 800285a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800285c:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 800285e:	0018      	movs	r0, r3
 8002860:	f005 fc5a 	bl	8008118 <HAL_TIM_Base_Init>
 8002864:	1e03      	subs	r3, r0, #0
 8002866:	d001      	beq.n	800286c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8002868:	f000 f9e8 	bl	8002c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800286c:	2108      	movs	r1, #8
 800286e:	187b      	adds	r3, r7, r1
 8002870:	2280      	movs	r2, #128	@ 0x80
 8002872:	0152      	lsls	r2, r2, #5
 8002874:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002876:	187a      	adds	r2, r7, r1
 8002878:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 800287a:	0011      	movs	r1, r2
 800287c:	0018      	movs	r0, r3
 800287e:	f005 fd89 	bl	8008394 <HAL_TIM_ConfigClockSource>
 8002882:	1e03      	subs	r3, r0, #0
 8002884:	d001      	beq.n	800288a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002886:	f000 f9d9 	bl	8002c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800288a:	003b      	movs	r3, r7
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002890:	003b      	movs	r3, r7
 8002892:	2200      	movs	r2, #0
 8002894:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002896:	003a      	movs	r2, r7
 8002898:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <MX_TIM3_Init+0xa4>)
 800289a:	0011      	movs	r1, r2
 800289c:	0018      	movs	r0, r3
 800289e:	f005 ff9d 	bl	80087dc <HAL_TIMEx_MasterConfigSynchronization>
 80028a2:	1e03      	subs	r3, r0, #0
 80028a4:	d001      	beq.n	80028aa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80028a6:	f000 f9c9 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028aa:	46c0      	nop			@ (mov r8, r8)
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b006      	add	sp, #24
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	46c0      	nop			@ (mov r8, r8)
 80028b4:	20000538 	.word	0x20000538
 80028b8:	40000400 	.word	0x40000400

080028bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028c0:	4b16      	ldr	r3, [pc, #88]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028c2:	4a17      	ldr	r2, [pc, #92]	@ (8002920 <MX_USART1_UART_Init+0x64>)
 80028c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80028c6:	4b15      	ldr	r3, [pc, #84]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028c8:	2296      	movs	r2, #150	@ 0x96
 80028ca:	0192      	lsls	r2, r2, #6
 80028cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ce:	4b13      	ldr	r3, [pc, #76]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028d4:	4b11      	ldr	r3, [pc, #68]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028da:	4b10      	ldr	r3, [pc, #64]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028dc:	2200      	movs	r2, #0
 80028de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028e0:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028e2:	220c      	movs	r2, #12
 80028e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e6:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028f2:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80028f8:	4b08      	ldr	r3, [pc, #32]	@ (800291c <MX_USART1_UART_Init+0x60>)
 80028fa:	2210      	movs	r2, #16
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80028fe:	4b07      	ldr	r3, [pc, #28]	@ (800291c <MX_USART1_UART_Init+0x60>)
 8002900:	2280      	movs	r2, #128	@ 0x80
 8002902:	0152      	lsls	r2, r2, #5
 8002904:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002906:	4b05      	ldr	r3, [pc, #20]	@ (800291c <MX_USART1_UART_Init+0x60>)
 8002908:	0018      	movs	r0, r3
 800290a:	f005 ffd5 	bl	80088b8 <HAL_UART_Init>
 800290e:	1e03      	subs	r3, r0, #0
 8002910:	d001      	beq.n	8002916 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002912:	f000 f993 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002916:	46c0      	nop			@ (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000580 	.word	0x20000580
 8002920:	40013800 	.word	0x40013800

08002924 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800292a:	4b10      	ldr	r3, [pc, #64]	@ (800296c <MX_DMA_Init+0x48>)
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	4b0f      	ldr	r3, [pc, #60]	@ (800296c <MX_DMA_Init+0x48>)
 8002930:	2101      	movs	r1, #1
 8002932:	430a      	orrs	r2, r1
 8002934:	615a      	str	r2, [r3, #20]
 8002936:	4b0d      	ldr	r3, [pc, #52]	@ (800296c <MX_DMA_Init+0x48>)
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	2201      	movs	r2, #1
 800293c:	4013      	ands	r3, r2
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002942:	2200      	movs	r2, #0
 8002944:	2100      	movs	r1, #0
 8002946:	200a      	movs	r0, #10
 8002948:	f001 fab6 	bl	8003eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800294c:	200a      	movs	r0, #10
 800294e:	f001 fac8 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2100      	movs	r1, #0
 8002956:	200b      	movs	r0, #11
 8002958:	f001 faae 	bl	8003eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 800295c:	200b      	movs	r0, #11
 800295e:	f001 fac0 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

}
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	46bd      	mov	sp, r7
 8002966:	b002      	add	sp, #8
 8002968:	bd80      	pop	{r7, pc}
 800296a:	46c0      	nop			@ (mov r8, r8)
 800296c:	40021000 	.word	0x40021000

08002970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002970:	b590      	push	{r4, r7, lr}
 8002972:	b089      	sub	sp, #36	@ 0x24
 8002974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002976:	240c      	movs	r4, #12
 8002978:	193b      	adds	r3, r7, r4
 800297a:	0018      	movs	r0, r3
 800297c:	2314      	movs	r3, #20
 800297e:	001a      	movs	r2, r3
 8002980:	2100      	movs	r1, #0
 8002982:	f010 fc23 	bl	80131cc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002986:	4b74      	ldr	r3, [pc, #464]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 8002988:	695a      	ldr	r2, [r3, #20]
 800298a:	4b73      	ldr	r3, [pc, #460]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 800298c:	2180      	movs	r1, #128	@ 0x80
 800298e:	03c9      	lsls	r1, r1, #15
 8002990:	430a      	orrs	r2, r1
 8002992:	615a      	str	r2, [r3, #20]
 8002994:	4b70      	ldr	r3, [pc, #448]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 8002996:	695a      	ldr	r2, [r3, #20]
 8002998:	2380      	movs	r3, #128	@ 0x80
 800299a:	03db      	lsls	r3, r3, #15
 800299c:	4013      	ands	r3, r2
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	4b6c      	ldr	r3, [pc, #432]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029a8:	2180      	movs	r1, #128	@ 0x80
 80029aa:	0289      	lsls	r1, r1, #10
 80029ac:	430a      	orrs	r2, r1
 80029ae:	615a      	str	r2, [r3, #20]
 80029b0:	4b69      	ldr	r3, [pc, #420]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029b2:	695a      	ldr	r2, [r3, #20]
 80029b4:	2380      	movs	r3, #128	@ 0x80
 80029b6:	029b      	lsls	r3, r3, #10
 80029b8:	4013      	ands	r3, r2
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029be:	4b66      	ldr	r3, [pc, #408]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029c0:	695a      	ldr	r2, [r3, #20]
 80029c2:	4b65      	ldr	r3, [pc, #404]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029c4:	2180      	movs	r1, #128	@ 0x80
 80029c6:	02c9      	lsls	r1, r1, #11
 80029c8:	430a      	orrs	r2, r1
 80029ca:	615a      	str	r2, [r3, #20]
 80029cc:	4b62      	ldr	r3, [pc, #392]	@ (8002b58 <MX_GPIO_Init+0x1e8>)
 80029ce:	695a      	ldr	r2, [r3, #20]
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	02db      	lsls	r3, r3, #11
 80029d4:	4013      	ands	r3, r2
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, E5_NRST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 80029da:	2390      	movs	r3, #144	@ 0x90
 80029dc:	05db      	lsls	r3, r3, #23
 80029de:	2200      	movs	r2, #0
 80029e0:	2111      	movs	r1, #17
 80029e2:	0018      	movs	r0, r3
 80029e4:	f001 fe61 	bl	80046aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCREEN_EN_AUX_Pin|SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin, GPIO_PIN_RESET);
 80029e8:	495c      	ldr	r1, [pc, #368]	@ (8002b5c <MX_GPIO_Init+0x1ec>)
 80029ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	0018      	movs	r0, r3
 80029f0:	f001 fe5b 	bl	80046aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_CS_Pin|TFT_DC_Pin|TFT_RST_Pin, GPIO_PIN_SET);
 80029f4:	2398      	movs	r3, #152	@ 0x98
 80029f6:	015b      	lsls	r3, r3, #5
 80029f8:	4859      	ldr	r0, [pc, #356]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 80029fa:	2201      	movs	r2, #1
 80029fc:	0019      	movs	r1, r3
 80029fe:	f001 fe54 	bl	80046aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E5_NRST_Pin */
  GPIO_InitStruct.Pin = E5_NRST_Pin;
 8002a02:	193b      	adds	r3, r7, r4
 8002a04:	2201      	movs	r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a08:	193b      	adds	r3, r7, r4
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	193b      	adds	r3, r7, r4
 8002a10:	2200      	movs	r2, #0
 8002a12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a14:	193b      	adds	r3, r7, r4
 8002a16:	2200      	movs	r2, #0
 8002a18:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(E5_NRST_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	193a      	adds	r2, r7, r4
 8002a1c:	2390      	movs	r3, #144	@ 0x90
 8002a1e:	05db      	lsls	r3, r3, #23
 8002a20:	0011      	movs	r1, r2
 8002a22:	0018      	movs	r0, r3
 8002a24:	f001 fcac 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 8002a28:	193b      	adds	r3, r7, r4
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	2288      	movs	r2, #136	@ 0x88
 8002a32:	0352      	lsls	r2, r2, #13
 8002a34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	193b      	adds	r3, r7, r4
 8002a38:	2200      	movs	r2, #0
 8002a3a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8002a3c:	193a      	adds	r2, r7, r4
 8002a3e:	2390      	movs	r3, #144	@ 0x90
 8002a40:	05db      	lsls	r3, r3, #23
 8002a42:	0011      	movs	r1, r2
 8002a44:	0018      	movs	r0, r3
 8002a46:	f001 fc9b 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 8002a4a:	193b      	adds	r3, r7, r4
 8002a4c:	2210      	movs	r2, #16
 8002a4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a50:	193b      	adds	r3, r7, r4
 8002a52:	2201      	movs	r2, #1
 8002a54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	193b      	adds	r3, r7, r4
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a5c:	193b      	adds	r3, r7, r4
 8002a5e:	2203      	movs	r2, #3
 8002a60:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 8002a62:	193a      	adds	r2, r7, r4
 8002a64:	2390      	movs	r3, #144	@ 0x90
 8002a66:	05db      	lsls	r3, r3, #23
 8002a68:	0011      	movs	r1, r2
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f001 fc88 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCREEN_EN_AUX_Pin SCREEN_EN_Pin WAKE_Pin */
  GPIO_InitStruct.Pin = SCREEN_EN_AUX_Pin|SCREEN_EN_Pin|WAKE_Pin;
 8002a70:	193b      	adds	r3, r7, r4
 8002a72:	2246      	movs	r2, #70	@ 0x46
 8002a74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a76:	193b      	adds	r3, r7, r4
 8002a78:	2201      	movs	r2, #1
 8002a7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	193b      	adds	r3, r7, r4
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	193b      	adds	r3, r7, r4
 8002a84:	2200      	movs	r2, #0
 8002a86:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	193b      	adds	r3, r7, r4
 8002a8a:	4a35      	ldr	r2, [pc, #212]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 8002a8c:	0019      	movs	r1, r3
 8002a8e:	0010      	movs	r0, r2
 8002a90:	f001 fc76 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin TFT_DC_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|TFT_DC_Pin;
 8002a94:	0021      	movs	r1, r4
 8002a96:	187b      	adds	r3, r7, r1
 8002a98:	2290      	movs	r2, #144	@ 0x90
 8002a9a:	0112      	lsls	r2, r2, #4
 8002a9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a9e:	000c      	movs	r4, r1
 8002aa0:	193b      	adds	r3, r7, r4
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa6:	193b      	adds	r3, r7, r4
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aac:	193b      	adds	r3, r7, r4
 8002aae:	2203      	movs	r2, #3
 8002ab0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab2:	193b      	adds	r3, r7, r4
 8002ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 8002ab6:	0019      	movs	r1, r3
 8002ab8:	0010      	movs	r0, r2
 8002aba:	f001 fc61 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_RST_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_RST_Pin;
 8002abe:	0021      	movs	r1, r4
 8002ac0:	187b      	adds	r3, r7, r1
 8002ac2:	2290      	movs	r2, #144	@ 0x90
 8002ac4:	0152      	lsls	r2, r2, #5
 8002ac6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac8:	000c      	movs	r4, r1
 8002aca:	193b      	adds	r3, r7, r4
 8002acc:	2201      	movs	r2, #1
 8002ace:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ad0:	193b      	adds	r3, r7, r4
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ad6:	193b      	adds	r3, r7, r4
 8002ad8:	2203      	movs	r2, #3
 8002ada:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002adc:	193b      	adds	r3, r7, r4
 8002ade:	4a20      	ldr	r2, [pc, #128]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 8002ae0:	0019      	movs	r1, r3
 8002ae2:	0010      	movs	r0, r2
 8002ae4:	f001 fc4c 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DISP_Pin */
  GPIO_InitStruct.Pin = BTN_DISP_Pin;
 8002ae8:	0021      	movs	r1, r4
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	2280      	movs	r2, #128	@ 0x80
 8002aee:	0192      	lsls	r2, r2, #6
 8002af0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002af2:	000c      	movs	r4, r1
 8002af4:	193b      	adds	r3, r7, r4
 8002af6:	2200      	movs	r2, #0
 8002af8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002afa:	193b      	adds	r3, r7, r4
 8002afc:	2202      	movs	r2, #2
 8002afe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_DISP_GPIO_Port, &GPIO_InitStruct);
 8002b00:	193b      	adds	r3, r7, r4
 8002b02:	4a17      	ldr	r2, [pc, #92]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 8002b04:	0019      	movs	r1, r3
 8002b06:	0010      	movs	r0, r2
 8002b08:	f001 fc3a 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8002b0c:	0021      	movs	r1, r4
 8002b0e:	187b      	adds	r3, r7, r1
 8002b10:	2220      	movs	r2, #32
 8002b12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b14:	187b      	adds	r3, r7, r1
 8002b16:	2288      	movs	r2, #136	@ 0x88
 8002b18:	0352      	lsls	r2, r2, #13
 8002b1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b1c:	187b      	adds	r3, r7, r1
 8002b1e:	2202      	movs	r2, #2
 8002b20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8002b22:	187b      	adds	r3, r7, r1
 8002b24:	4a0e      	ldr	r2, [pc, #56]	@ (8002b60 <MX_GPIO_Init+0x1f0>)
 8002b26:	0019      	movs	r1, r3
 8002b28:	0010      	movs	r0, r2
 8002b2a:	f001 fc29 	bl	8004380 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2100      	movs	r1, #0
 8002b32:	2006      	movs	r0, #6
 8002b34:	f001 f9c0 	bl	8003eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002b38:	2006      	movs	r0, #6
 8002b3a:	f001 f9d2 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2100      	movs	r1, #0
 8002b42:	2007      	movs	r0, #7
 8002b44:	f001 f9b8 	bl	8003eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002b48:	2007      	movs	r0, #7
 8002b4a:	f001 f9ca 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
 8002b50:	46bd      	mov	sp, r7
 8002b52:	b009      	add	sp, #36	@ 0x24
 8002b54:	bd90      	pop	{r4, r7, pc}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	00000846 	.word	0x00000846
 8002b60:	48000400 	.word	0x48000400

08002b64 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t offset)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	000a      	movs	r2, r1
 8002b6e:	1cbb      	adds	r3, r7, #2
 8002b70:	801a      	strh	r2, [r3, #0]

  static uint16_t last_offset = 0;

  // Ignore if called twice (which will happen on every half buffer)
  if (offset != last_offset)
 8002b72:	4b2d      	ldr	r3, [pc, #180]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	1cba      	adds	r2, r7, #2
 8002b78:	8812      	ldrh	r2, [r2, #0]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d050      	beq.n	8002c20 <HAL_UARTEx_RxEventCallback+0xbc>
  {

    // If wrap around reset last_size
    if (offset < last_offset)
 8002b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	1cba      	adds	r2, r7, #2
 8002b84:	8812      	ldrh	r2, [r2, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d202      	bcs.n	8002b90 <HAL_UARTEx_RxEventCallback+0x2c>
      last_offset = 0;
 8002b8a:	4b27      	ldr	r3, [pc, #156]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	801a      	strh	r2, [r3, #0]

    CDC_Transmit_FS(uart_rx_buf + last_offset, offset - last_offset);
 8002b90:	4b25      	ldr	r3, [pc, #148]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002b92:	881b      	ldrh	r3, [r3, #0]
 8002b94:	001a      	movs	r2, r3
 8002b96:	4b25      	ldr	r3, [pc, #148]	@ (8002c2c <HAL_UARTEx_RxEventCallback+0xc8>)
 8002b98:	18d0      	adds	r0, r2, r3
 8002b9a:	1cbb      	adds	r3, r7, #2
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002ba0:	8812      	ldrh	r2, [r2, #0]
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	0019      	movs	r1, r3
 8002ba6:	f00d fe91 	bl	80108cc <CDC_Transmit_FS>

    static uint16_t response_offset = 0;

    for (uint16_t i = last_offset; i < offset; i++)
 8002baa:	230e      	movs	r3, #14
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	4a1e      	ldr	r2, [pc, #120]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002bb0:	8812      	ldrh	r2, [r2, #0]
 8002bb2:	801a      	strh	r2, [r3, #0]
 8002bb4:	e029      	b.n	8002c0a <HAL_UARTEx_RxEventCallback+0xa6>
    {
      if (uart_rx_buf[i] == '+')
 8002bb6:	210e      	movs	r1, #14
 8002bb8:	187b      	adds	r3, r7, r1
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c2c <HAL_UARTEx_RxEventCallback+0xc8>)
 8002bbe:	5cd3      	ldrb	r3, [r2, r3]
 8002bc0:	2b2b      	cmp	r3, #43	@ 0x2b
 8002bc2:	d11c      	bne.n	8002bfe <HAL_UARTEx_RxEventCallback+0x9a>
      {
        response_offset = i;
 8002bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c30 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002bc6:	187a      	adds	r2, r7, r1
 8002bc8:	8812      	ldrh	r2, [r2, #0]
 8002bca:	801a      	strh	r2, [r3, #0]
        if (offset < response_offset)
 8002bcc:	4b18      	ldr	r3, [pc, #96]	@ (8002c30 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002bce:	881b      	ldrh	r3, [r3, #0]
 8002bd0:	1cba      	adds	r2, r7, #2
 8002bd2:	8812      	ldrh	r2, [r2, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d202      	bcs.n	8002bde <HAL_UARTEx_RxEventCallback+0x7a>
          response_offset = 0;
 8002bd8:	4b15      	ldr	r3, [pc, #84]	@ (8002c30 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	801a      	strh	r2, [r3, #0]
        if (memcmp(uart_rx_buf + response_offset, joined_msg, sizeof(joined_msg) - 1) == 0)
 8002bde:	4b14      	ldr	r3, [pc, #80]	@ (8002c30 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	001a      	movs	r2, r3
 8002be4:	4b11      	ldr	r3, [pc, #68]	@ (8002c2c <HAL_UARTEx_RxEventCallback+0xc8>)
 8002be6:	18d3      	adds	r3, r2, r3
 8002be8:	4912      	ldr	r1, [pc, #72]	@ (8002c34 <HAL_UARTEx_RxEventCallback+0xd0>)
 8002bea:	2215      	movs	r2, #21
 8002bec:	0018      	movs	r0, r3
 8002bee:	f010 fadf 	bl	80131b0 <memcmp>
 8002bf2:	1e03      	subs	r3, r0, #0
 8002bf4:	d103      	bne.n	8002bfe <HAL_UARTEx_RxEventCallback+0x9a>
        {
          joined = 1;
 8002bf6:	4b10      	ldr	r3, [pc, #64]	@ (8002c38 <HAL_UARTEx_RxEventCallback+0xd4>)
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
          break;
 8002bfc:	e00c      	b.n	8002c18 <HAL_UARTEx_RxEventCallback+0xb4>
    for (uint16_t i = last_offset; i < offset; i++)
 8002bfe:	210e      	movs	r1, #14
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	881a      	ldrh	r2, [r3, #0]
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	3201      	adds	r2, #1
 8002c08:	801a      	strh	r2, [r3, #0]
 8002c0a:	230e      	movs	r3, #14
 8002c0c:	18fa      	adds	r2, r7, r3
 8002c0e:	1cbb      	adds	r3, r7, #2
 8002c10:	8812      	ldrh	r2, [r2, #0]
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d3ce      	bcc.n	8002bb6 <HAL_UARTEx_RxEventCallback+0x52>
        }
      }
    }

    last_offset = offset;
 8002c18:	4b03      	ldr	r3, [pc, #12]	@ (8002c28 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002c1a:	1cba      	adds	r2, r7, #2
 8002c1c:	8812      	ldrh	r2, [r2, #0]
 8002c1e:	801a      	strh	r2, [r3, #0]
  }
}
 8002c20:	46c0      	nop			@ (mov r8, r8)
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b004      	add	sp, #16
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000a82 	.word	0x20000a82
 8002c2c:	20000680 	.word	0x20000680
 8002c30:	20000a84 	.word	0x20000a84
 8002c34:	20000000 	.word	0x20000000
 8002c38:	20000a80 	.word	0x20000a80

08002c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c40:	b672      	cpsid	i
}
 8002c42:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c44:	46c0      	nop			@ (mov r8, r8)
 8002c46:	e7fd      	b.n	8002c44 <Error_Handler+0x8>

08002c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	4b13      	ldr	r3, [pc, #76]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c54:	2101      	movs	r1, #1
 8002c56:	430a      	orrs	r2, r1
 8002c58:	619a      	str	r2, [r3, #24]
 8002c5a:	4b10      	ldr	r3, [pc, #64]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	4013      	ands	r3, r2
 8002c62:	607b      	str	r3, [r7, #4]
 8002c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c68:	69da      	ldr	r2, [r3, #28]
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c6c:	2180      	movs	r1, #128	@ 0x80
 8002c6e:	0549      	lsls	r1, r1, #21
 8002c70:	430a      	orrs	r2, r1
 8002c72:	61da      	str	r2, [r3, #28]
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c76:	69da      	ldr	r2, [r3, #28]
 8002c78:	2380      	movs	r3, #128	@ 0x80
 8002c7a:	055b      	lsls	r3, r3, #21
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	2004      	movs	r0, #4
 8002c88:	f001 f916 	bl	8003eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8002c8c:	2004      	movs	r0, #4
 8002c8e:	f001 f928 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b002      	add	sp, #8
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ca0:	b590      	push	{r4, r7, lr}
 8002ca2:	b08b      	sub	sp, #44	@ 0x2c
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	2414      	movs	r4, #20
 8002caa:	193b      	adds	r3, r7, r4
 8002cac:	0018      	movs	r0, r3
 8002cae:	2314      	movs	r3, #20
 8002cb0:	001a      	movs	r2, r3
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	f010 fa8a 	bl	80131cc <memset>
  if(hadc->Instance==ADC1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a18      	ldr	r2, [pc, #96]	@ (8002d20 <HAL_ADC_MspInit+0x80>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d12a      	bne.n	8002d18 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cc2:	4b18      	ldr	r3, [pc, #96]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002cc4:	699a      	ldr	r2, [r3, #24]
 8002cc6:	4b17      	ldr	r3, [pc, #92]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002cc8:	2180      	movs	r1, #128	@ 0x80
 8002cca:	0089      	lsls	r1, r1, #2
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	619a      	str	r2, [r3, #24]
 8002cd0:	4b14      	ldr	r3, [pc, #80]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002cd2:	699a      	ldr	r2, [r3, #24]
 8002cd4:	2380      	movs	r3, #128	@ 0x80
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	4013      	ands	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cde:	4b11      	ldr	r3, [pc, #68]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	4b10      	ldr	r3, [pc, #64]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002ce4:	2180      	movs	r1, #128	@ 0x80
 8002ce6:	02c9      	lsls	r1, r1, #11
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	615a      	str	r2, [r3, #20]
 8002cec:	4b0d      	ldr	r3, [pc, #52]	@ (8002d24 <HAL_ADC_MspInit+0x84>)
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	02db      	lsls	r3, r3, #11
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = VBATT_ADC_Pin;
 8002cfa:	193b      	adds	r3, r7, r4
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	2203      	movs	r2, #3
 8002d04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	193b      	adds	r3, r7, r4
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8002d0c:	193b      	adds	r3, r7, r4
 8002d0e:	4a06      	ldr	r2, [pc, #24]	@ (8002d28 <HAL_ADC_MspInit+0x88>)
 8002d10:	0019      	movs	r1, r3
 8002d12:	0010      	movs	r0, r2
 8002d14:	f001 fb34 	bl	8004380 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d18:	46c0      	nop			@ (mov r8, r8)
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b00b      	add	sp, #44	@ 0x2c
 8002d1e:	bd90      	pop	{r4, r7, pc}
 8002d20:	40012400 	.word	0x40012400
 8002d24:	40021000 	.word	0x40021000
 8002d28:	48000400 	.word	0x48000400

08002d2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b08d      	sub	sp, #52	@ 0x34
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d34:	241c      	movs	r4, #28
 8002d36:	193b      	adds	r3, r7, r4
 8002d38:	0018      	movs	r0, r3
 8002d3a:	2314      	movs	r3, #20
 8002d3c:	001a      	movs	r2, r3
 8002d3e:	2100      	movs	r1, #0
 8002d40:	f010 fa44 	bl	80131cc <memset>
  if(hspi->Instance==SPI1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a58      	ldr	r2, [pc, #352]	@ (8002eac <HAL_SPI_MspInit+0x180>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d133      	bne.n	8002db6 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d4e:	4b58      	ldr	r3, [pc, #352]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d50:	699a      	ldr	r2, [r3, #24]
 8002d52:	4b57      	ldr	r3, [pc, #348]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d54:	2180      	movs	r1, #128	@ 0x80
 8002d56:	0149      	lsls	r1, r1, #5
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	619a      	str	r2, [r3, #24]
 8002d5c:	4b54      	ldr	r3, [pc, #336]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d5e:	699a      	ldr	r2, [r3, #24]
 8002d60:	2380      	movs	r3, #128	@ 0x80
 8002d62:	015b      	lsls	r3, r3, #5
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6a:	4b51      	ldr	r3, [pc, #324]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d6c:	695a      	ldr	r2, [r3, #20]
 8002d6e:	4b50      	ldr	r3, [pc, #320]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d70:	2180      	movs	r1, #128	@ 0x80
 8002d72:	0289      	lsls	r1, r1, #10
 8002d74:	430a      	orrs	r2, r1
 8002d76:	615a      	str	r2, [r3, #20]
 8002d78:	4b4d      	ldr	r3, [pc, #308]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002d7a:	695a      	ldr	r2, [r3, #20]
 8002d7c:	2380      	movs	r3, #128	@ 0x80
 8002d7e:	029b      	lsls	r3, r3, #10
 8002d80:	4013      	ands	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
 8002d84:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DW_SCK_Pin|DW_MISO_Pin|DW_MOSI_Pin;
 8002d86:	0021      	movs	r1, r4
 8002d88:	187b      	adds	r3, r7, r1
 8002d8a:	22e0      	movs	r2, #224	@ 0xe0
 8002d8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8e:	187b      	adds	r3, r7, r1
 8002d90:	2202      	movs	r2, #2
 8002d92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	187b      	adds	r3, r7, r1
 8002d96:	2200      	movs	r2, #0
 8002d98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d9a:	187b      	adds	r3, r7, r1
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002da0:	187b      	adds	r3, r7, r1
 8002da2:	2200      	movs	r2, #0
 8002da4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da6:	187a      	adds	r2, r7, r1
 8002da8:	2390      	movs	r3, #144	@ 0x90
 8002daa:	05db      	lsls	r3, r3, #23
 8002dac:	0011      	movs	r1, r2
 8002dae:	0018      	movs	r0, r3
 8002db0:	f001 fae6 	bl	8004380 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002db4:	e075      	b.n	8002ea2 <HAL_SPI_MspInit+0x176>
  else if(hspi->Instance==SPI2)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb4 <HAL_SPI_MspInit+0x188>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d170      	bne.n	8002ea2 <HAL_SPI_MspInit+0x176>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002dc2:	69da      	ldr	r2, [r3, #28]
 8002dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002dc6:	2180      	movs	r1, #128	@ 0x80
 8002dc8:	01c9      	lsls	r1, r1, #7
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	61da      	str	r2, [r3, #28]
 8002dce:	4b38      	ldr	r3, [pc, #224]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	2380      	movs	r3, #128	@ 0x80
 8002dd4:	01db      	lsls	r3, r3, #7
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ddc:	4b34      	ldr	r3, [pc, #208]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	4b33      	ldr	r3, [pc, #204]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002de2:	2180      	movs	r1, #128	@ 0x80
 8002de4:	02c9      	lsls	r1, r1, #11
 8002de6:	430a      	orrs	r2, r1
 8002de8:	615a      	str	r2, [r3, #20]
 8002dea:	4b31      	ldr	r3, [pc, #196]	@ (8002eb0 <HAL_SPI_MspInit+0x184>)
 8002dec:	695a      	ldr	r2, [r3, #20]
 8002dee:	2380      	movs	r3, #128	@ 0x80
 8002df0:	02db      	lsls	r3, r3, #11
 8002df2:	4013      	ands	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002df8:	211c      	movs	r1, #28
 8002dfa:	187b      	adds	r3, r7, r1
 8002dfc:	2280      	movs	r2, #128	@ 0x80
 8002dfe:	00d2      	lsls	r2, r2, #3
 8002e00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e02:	000c      	movs	r4, r1
 8002e04:	193b      	adds	r3, r7, r4
 8002e06:	2202      	movs	r2, #2
 8002e08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	193b      	adds	r3, r7, r4
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e10:	193b      	adds	r3, r7, r4
 8002e12:	2203      	movs	r2, #3
 8002e14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e16:	193b      	adds	r3, r7, r4
 8002e18:	2205      	movs	r2, #5
 8002e1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1c:	193b      	adds	r3, r7, r4
 8002e1e:	4a26      	ldr	r2, [pc, #152]	@ (8002eb8 <HAL_SPI_MspInit+0x18c>)
 8002e20:	0019      	movs	r1, r3
 8002e22:	0010      	movs	r0, r2
 8002e24:	f001 faac 	bl	8004380 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002e28:	0021      	movs	r1, r4
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	22c0      	movs	r2, #192	@ 0xc0
 8002e2e:	0212      	lsls	r2, r2, #8
 8002e30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	187b      	adds	r3, r7, r1
 8002e34:	2202      	movs	r2, #2
 8002e36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	187b      	adds	r3, r7, r1
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3e:	187b      	adds	r3, r7, r1
 8002e40:	2203      	movs	r2, #3
 8002e42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4a:	187b      	adds	r3, r7, r1
 8002e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8002eb8 <HAL_SPI_MspInit+0x18c>)
 8002e4e:	0019      	movs	r1, r3
 8002e50:	0010      	movs	r0, r2
 8002e52:	f001 fa95 	bl	8004380 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8002e56:	4b19      	ldr	r3, [pc, #100]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e58:	4a19      	ldr	r2, [pc, #100]	@ (8002ec0 <HAL_SPI_MspInit+0x194>)
 8002e5a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e5c:	4b17      	ldr	r3, [pc, #92]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e5e:	2210      	movs	r2, #16
 8002e60:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e62:	4b16      	ldr	r3, [pc, #88]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e68:	4b14      	ldr	r3, [pc, #80]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e6a:	2280      	movs	r2, #128	@ 0x80
 8002e6c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e6e:	4b13      	ldr	r3, [pc, #76]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e74:	4b11      	ldr	r3, [pc, #68]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002e7a:	4b10      	ldr	r3, [pc, #64]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e80:	4b0e      	ldr	r3, [pc, #56]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002e86:	4b0d      	ldr	r3, [pc, #52]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f001 f857 	bl	8003f3c <HAL_DMA_Init>
 8002e8e:	1e03      	subs	r3, r0, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 8002e92:	f7ff fed3 	bl	8002c3c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a08      	ldr	r2, [pc, #32]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e9c:	4b07      	ldr	r3, [pc, #28]	@ (8002ebc <HAL_SPI_MspInit+0x190>)
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002ea2:	46c0      	nop			@ (mov r8, r8)
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	b00d      	add	sp, #52	@ 0x34
 8002ea8:	bd90      	pop	{r4, r7, pc}
 8002eaa:	46c0      	nop			@ (mov r8, r8)
 8002eac:	40013000 	.word	0x40013000
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	40003800 	.word	0x40003800
 8002eb8:	48000400 	.word	0x48000400
 8002ebc:	200004f4 	.word	0x200004f4
 8002ec0:	40020058 	.word	0x40020058

08002ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f08 <HAL_TIM_Base_MspInit+0x44>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d113      	bne.n	8002efe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8002f0c <HAL_TIM_Base_MspInit+0x48>)
 8002ed8:	69da      	ldr	r2, [r3, #28]
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <HAL_TIM_Base_MspInit+0x48>)
 8002edc:	2102      	movs	r1, #2
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	61da      	str	r2, [r3, #28]
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <HAL_TIM_Base_MspInit+0x48>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	2010      	movs	r0, #16
 8002ef4:	f000 ffe0 	bl	8003eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ef8:	2010      	movs	r0, #16
 8002efa:	f000 fff2 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b004      	add	sp, #16
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	40000400 	.word	0x40000400
 8002f0c:	40021000 	.word	0x40021000

08002f10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f10:	b590      	push	{r4, r7, lr}
 8002f12:	b08b      	sub	sp, #44	@ 0x2c
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	2414      	movs	r4, #20
 8002f1a:	193b      	adds	r3, r7, r4
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	2314      	movs	r3, #20
 8002f20:	001a      	movs	r2, r3
 8002f22:	2100      	movs	r1, #0
 8002f24:	f010 f952 	bl	80131cc <memset>
  if(huart->Instance==USART1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a34      	ldr	r2, [pc, #208]	@ (8003000 <HAL_UART_MspInit+0xf0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d161      	bne.n	8002ff6 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f32:	4b34      	ldr	r3, [pc, #208]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f34:	699a      	ldr	r2, [r3, #24]
 8002f36:	4b33      	ldr	r3, [pc, #204]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f38:	2180      	movs	r1, #128	@ 0x80
 8002f3a:	01c9      	lsls	r1, r1, #7
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	619a      	str	r2, [r3, #24]
 8002f40:	4b30      	ldr	r3, [pc, #192]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f42:	699a      	ldr	r2, [r3, #24]
 8002f44:	2380      	movs	r3, #128	@ 0x80
 8002f46:	01db      	lsls	r3, r3, #7
 8002f48:	4013      	ands	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f50:	695a      	ldr	r2, [r3, #20]
 8002f52:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f54:	2180      	movs	r1, #128	@ 0x80
 8002f56:	0289      	lsls	r1, r1, #10
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	615a      	str	r2, [r3, #20]
 8002f5c:	4b29      	ldr	r3, [pc, #164]	@ (8003004 <HAL_UART_MspInit+0xf4>)
 8002f5e:	695a      	ldr	r2, [r3, #20]
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	029b      	lsls	r3, r3, #10
 8002f64:	4013      	ands	r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f6a:	193b      	adds	r3, r7, r4
 8002f6c:	22c0      	movs	r2, #192	@ 0xc0
 8002f6e:	00d2      	lsls	r2, r2, #3
 8002f70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f72:	0021      	movs	r1, r4
 8002f74:	187b      	adds	r3, r7, r1
 8002f76:	2202      	movs	r2, #2
 8002f78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7a:	187b      	adds	r3, r7, r1
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f80:	187b      	adds	r3, r7, r1
 8002f82:	2203      	movs	r2, #3
 8002f84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002f86:	187b      	adds	r3, r7, r1
 8002f88:	2201      	movs	r2, #1
 8002f8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8c:	187a      	adds	r2, r7, r1
 8002f8e:	2390      	movs	r3, #144	@ 0x90
 8002f90:	05db      	lsls	r3, r3, #23
 8002f92:	0011      	movs	r1, r2
 8002f94:	0018      	movs	r0, r3
 8002f96:	f001 f9f3 	bl	8004380 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <HAL_UART_MspInit+0xfc>)
 8002f9e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fa0:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fa6:	4b18      	ldr	r3, [pc, #96]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fac:	4b16      	ldr	r3, [pc, #88]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fae:	2280      	movs	r2, #128	@ 0x80
 8002fb0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fb2:	4b15      	ldr	r3, [pc, #84]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fb8:	4b13      	ldr	r3, [pc, #76]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002fbe:	4b12      	ldr	r3, [pc, #72]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fc4:	4b10      	ldr	r3, [pc, #64]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002fca:	4b0f      	ldr	r3, [pc, #60]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f000 ffb5 	bl	8003f3c <HAL_DMA_Init>
 8002fd2:	1e03      	subs	r3, r0, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002fd6:	f7ff fe31 	bl	8002c3c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fde:	675a      	str	r2, [r3, #116]	@ 0x74
 8002fe0:	4b09      	ldr	r3, [pc, #36]	@ (8003008 <HAL_UART_MspInit+0xf8>)
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2100      	movs	r1, #0
 8002fea:	201b      	movs	r0, #27
 8002fec:	f000 ff64 	bl	8003eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ff0:	201b      	movs	r0, #27
 8002ff2:	f000 ff76 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002ff6:	46c0      	nop			@ (mov r8, r8)
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	b00b      	add	sp, #44	@ 0x2c
 8002ffc:	bd90      	pop	{r4, r7, pc}
 8002ffe:	46c0      	nop			@ (mov r8, r8)
 8003000:	40013800 	.word	0x40013800
 8003004:	40021000 	.word	0x40021000
 8003008:	20000638 	.word	0x20000638
 800300c:	40020030 	.word	0x40020030

08003010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003014:	46c0      	nop			@ (mov r8, r8)
 8003016:	e7fd      	b.n	8003014 <NMI_Handler+0x4>

08003018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301c:	46c0      	nop			@ (mov r8, r8)
 800301e:	e7fd      	b.n	800301c <HardFault_Handler+0x4>

08003020 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003024:	46c0      	nop			@ (mov r8, r8)
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800302e:	46c0      	nop			@ (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003038:	f000 fbe2 	bl	8003800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800303c:	46c0      	nop			@ (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupts.
  */
void RCC_CRS_IRQHandler(void)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8003046:	46c0      	nop			@ (mov r8, r8)
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8003050:	2004      	movs	r0, #4
 8003052:	f001 fb47 	bl	80046e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 8003060:	2020      	movs	r0, #32
 8003062:	f001 fb3f 	bl	80046e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003070:	4b03      	ldr	r3, [pc, #12]	@ (8003080 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003072:	0018      	movs	r0, r3
 8003074:	f001 f88d 	bl	8004192 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003078:	46c0      	nop			@ (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			@ (mov r8, r8)
 8003080:	20000638 	.word	0x20000638

08003084 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003088:	4b03      	ldr	r3, [pc, #12]	@ (8003098 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 800308a:	0018      	movs	r0, r3
 800308c:	f001 f881 	bl	8004192 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8003090:	46c0      	nop			@ (mov r8, r8)
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	46c0      	nop			@ (mov r8, r8)
 8003098:	200004f4 	.word	0x200004f4

0800309c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030a0:	4b03      	ldr	r3, [pc, #12]	@ (80030b0 <TIM3_IRQHandler+0x14>)
 80030a2:	0018      	movs	r0, r3
 80030a4:	f005 f888 	bl	80081b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030a8:	46c0      	nop			@ (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	20000538 	.word	0x20000538

080030b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  //   __HAL_UART_CLEAR_IDLEFLAG(&huart1);
  //   UART1_IdleCallback();
  // }

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80030b8:	4b03      	ldr	r3, [pc, #12]	@ (80030c8 <USART1_IRQHandler+0x14>)
 80030ba:	0018      	movs	r0, r3
 80030bc:	f005 fcd2 	bl	8008a64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030c0:	46c0      	nop			@ (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	20000580 	.word	0x20000580

080030cc <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80030d0:	4b03      	ldr	r3, [pc, #12]	@ (80030e0 <USB_IRQHandler+0x14>)
 80030d2:	0018      	movs	r0, r3
 80030d4:	f001 fc3c 	bl	8004950 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80030d8:	46c0      	nop			@ (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			@ (mov r8, r8)
 80030e0:	2000181c 	.word	0x2000181c

080030e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  return 1;
 80030e8:	2301      	movs	r3, #1
}
 80030ea:	0018      	movs	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <_kill>:

int _kill(int pid, int sig)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030fa:	f010 f8c1 	bl	8013280 <__errno>
 80030fe:	0003      	movs	r3, r0
 8003100:	2216      	movs	r2, #22
 8003102:	601a      	str	r2, [r3, #0]
  return -1;
 8003104:	2301      	movs	r3, #1
 8003106:	425b      	negs	r3, r3
}
 8003108:	0018      	movs	r0, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	b002      	add	sp, #8
 800310e:	bd80      	pop	{r7, pc}

08003110 <_exit>:

void _exit (int status)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003118:	2301      	movs	r3, #1
 800311a:	425a      	negs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	0011      	movs	r1, r2
 8003120:	0018      	movs	r0, r3
 8003122:	f7ff ffe5 	bl	80030f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	e7fd      	b.n	8003126 <_exit+0x16>

0800312a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b086      	sub	sp, #24
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003136:	2300      	movs	r3, #0
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	e00a      	b.n	8003152 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800313c:	e000      	b.n	8003140 <_read+0x16>
 800313e:	bf00      	nop
 8003140:	0001      	movs	r1, r0
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	60ba      	str	r2, [r7, #8]
 8003148:	b2ca      	uxtb	r2, r1
 800314a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	3301      	adds	r3, #1
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	429a      	cmp	r2, r3
 8003158:	dbf0      	blt.n	800313c <_read+0x12>
  }

  return len;
 800315a:	687b      	ldr	r3, [r7, #4]
}
 800315c:	0018      	movs	r0, r3
 800315e:	46bd      	mov	sp, r7
 8003160:	b006      	add	sp, #24
 8003162:	bd80      	pop	{r7, pc}

08003164 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	e009      	b.n	800318a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	60ba      	str	r2, [r7, #8]
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	0018      	movs	r0, r3
 8003180:	e000      	b.n	8003184 <_write+0x20>
 8003182:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	3301      	adds	r3, #1
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	429a      	cmp	r2, r3
 8003190:	dbf1      	blt.n	8003176 <_write+0x12>
  }
  return len;
 8003192:	687b      	ldr	r3, [r7, #4]
}
 8003194:	0018      	movs	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	b006      	add	sp, #24
 800319a:	bd80      	pop	{r7, pc}

0800319c <_close>:

int _close(int file)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031a4:	2301      	movs	r3, #1
 80031a6:	425b      	negs	r3, r3
}
 80031a8:	0018      	movs	r0, r3
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	2280      	movs	r2, #128	@ 0x80
 80031be:	0192      	lsls	r2, r2, #6
 80031c0:	605a      	str	r2, [r3, #4]
  return 0;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <_isatty>:

int _isatty(int file)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031d4:	2301      	movs	r3, #1
}
 80031d6:	0018      	movs	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	b002      	add	sp, #8
 80031dc:	bd80      	pop	{r7, pc}

080031de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b084      	sub	sp, #16
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	0018      	movs	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b004      	add	sp, #16
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031fc:	4a14      	ldr	r2, [pc, #80]	@ (8003250 <_sbrk+0x5c>)
 80031fe:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <_sbrk+0x60>)
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003208:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <_sbrk+0x64>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d102      	bne.n	8003216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003210:	4b11      	ldr	r3, [pc, #68]	@ (8003258 <_sbrk+0x64>)
 8003212:	4a12      	ldr	r2, [pc, #72]	@ (800325c <_sbrk+0x68>)
 8003214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <_sbrk+0x64>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	18d3      	adds	r3, r2, r3
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	429a      	cmp	r2, r3
 8003222:	d207      	bcs.n	8003234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003224:	f010 f82c 	bl	8013280 <__errno>
 8003228:	0003      	movs	r3, r0
 800322a:	220c      	movs	r2, #12
 800322c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800322e:	2301      	movs	r3, #1
 8003230:	425b      	negs	r3, r3
 8003232:	e009      	b.n	8003248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003234:	4b08      	ldr	r3, [pc, #32]	@ (8003258 <_sbrk+0x64>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800323a:	4b07      	ldr	r3, [pc, #28]	@ (8003258 <_sbrk+0x64>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	18d2      	adds	r2, r2, r3
 8003242:	4b05      	ldr	r3, [pc, #20]	@ (8003258 <_sbrk+0x64>)
 8003244:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003246:	68fb      	ldr	r3, [r7, #12]
}
 8003248:	0018      	movs	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	b006      	add	sp, #24
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20004000 	.word	0x20004000
 8003254:	00000400 	.word	0x00000400
 8003258:	20000a88 	.word	0x20000a88
 800325c:	20001ea0 	.word	0x20001ea0

08003260 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003264:	46c0      	nop			@ (mov r8, r8)
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <get_anchor_id>:

uint8_t total_anchors = sizeof(anchor_addresses) / 2; // How many anchors in environment
uint8_t total_tags = sizeof(tag_addresses) / 2;       // How many tags in environment

uint8_t * get_anchor_id(uint8_t idx)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	0002      	movs	r2, r0
 8003274:	1dfb      	adds	r3, r7, #7
 8003276:	701a      	strb	r2, [r3, #0]
    return anchor_addresses + (idx * 2);
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	001a      	movs	r2, r3
 8003280:	4b02      	ldr	r3, [pc, #8]	@ (800328c <get_anchor_id+0x20>)
 8003282:	18d3      	adds	r3, r2, r3
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	b002      	add	sp, #8
 800328a:	bd80      	pop	{r7, pc}
 800328c:	2000001c 	.word	0x2000001c

08003290 <tag_main>:
 * @return none
 */

int tag_main(void)

{
 8003290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003292:	b08b      	sub	sp, #44	@ 0x2c
 8003294:	af00      	add	r7, sp, #0

    memcpy((tx_poll_msg) + TX_POLL_MSG_TAG_ID_IDX, tag_id, 2);
 8003296:	48b9      	ldr	r0, [pc, #740]	@ (800357c <tag_main+0x2ec>)
 8003298:	4bb9      	ldr	r3, [pc, #740]	@ (8003580 <tag_main+0x2f0>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2202      	movs	r2, #2
 800329e:	0019      	movs	r1, r3
 80032a0:	f010 f826 	bl	80132f0 <memcpy>
    memcpy((rx_resp_msg) + RX_RESP_MSG_TAG_ID_IDX, tag_id, 2);
 80032a4:	48b7      	ldr	r0, [pc, #732]	@ (8003584 <tag_main+0x2f4>)
 80032a6:	4bb6      	ldr	r3, [pc, #728]	@ (8003580 <tag_main+0x2f0>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2202      	movs	r2, #2
 80032ac:	0019      	movs	r1, r3
 80032ae:	f010 f81f 	bl	80132f0 <memcpy>
    memcpy((tx_final_msg) + TX_FINAL_MSG_TAG_ID_IDX, tag_id, 2);
 80032b2:	48b5      	ldr	r0, [pc, #724]	@ (8003588 <tag_main+0x2f8>)
 80032b4:	4bb2      	ldr	r3, [pc, #712]	@ (8003580 <tag_main+0x2f0>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2202      	movs	r2, #2
 80032ba:	0019      	movs	r1, r3
 80032bc:	f010 f818 	bl	80132f0 <memcpy>
    // lcd_display_str(APP_NAME);

    /* Reset and initialise DW1000.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 80032c0:	f00f f936 	bl	8012530 <reset_DW1000>
    port_set_dw1000_slowrate();
 80032c4:	f00f f9a0 	bl	8012608 <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 80032c8:	2001      	movs	r0, #1
 80032ca:	f00d ffb9 	bl	8011240 <dwt_initialise>
 80032ce:	0003      	movs	r3, r0
 80032d0:	3301      	adds	r3, #1
 80032d2:	d101      	bne.n	80032d8 <tag_main+0x48>
    {
        // lcd_display_str("INIT FAILED");
        while (1)
 80032d4:	46c0      	nop			@ (mov r8, r8)
 80032d6:	e7fd      	b.n	80032d4 <tag_main+0x44>
        {
        };
    }
    port_set_dw1000_fastrate();
 80032d8:	f00f f9a4 	bl	8012624 <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 7 below. */
    dwt_configure(&config);
 80032dc:	4bab      	ldr	r3, [pc, #684]	@ (800358c <tag_main+0x2fc>)
 80032de:	0018      	movs	r0, r3
 80032e0:	f00e f922 	bl	8011528 <dwt_configure>

    /* Apply TX config */
    dwt_configuretxrf(&tx_config);
 80032e4:	4baa      	ldr	r3, [pc, #680]	@ (8003590 <tag_main+0x300>)
 80032e6:	0018      	movs	r0, r3
 80032e8:	f00e f908 	bl	80114fc <dwt_configuretxrf>

    dwt_setdblrxbuffmode(0);
 80032ec:	2000      	movs	r0, #0
 80032ee:	f00e fd49 	bl	8011d84 <dwt_setdblrxbuffmode>

    /* Apply default antenna delay value. See NOTE 1 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 80032f2:	4ba8      	ldr	r3, [pc, #672]	@ (8003594 <tag_main+0x304>)
 80032f4:	0018      	movs	r0, r3
 80032f6:	f00e fabb 	bl	8011870 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 80032fa:	4ba6      	ldr	r3, [pc, #664]	@ (8003594 <tag_main+0x304>)
 80032fc:	0018      	movs	r0, r3
 80032fe:	f00e facb 	bl	8011898 <dwt_settxantennadelay>

    /* Set expected response's delay and timeout. See NOTE 4, 5 and 6 below.
     * As this example only handles one incoming frame with always the same delay and timeout, those values can be set here once for all. */
    dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 8003302:	2396      	movs	r3, #150	@ 0x96
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	0018      	movs	r0, r3
 8003308:	f00e fd6e 	bl	8011de8 <dwt_setrxaftertxdelay>
    dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 800330c:	23af      	movs	r3, #175	@ 0xaf
 800330e:	011b      	lsls	r3, r3, #4
 8003310:	0018      	movs	r0, r3
 8003312:	f00e ff3b 	bl	801218c <dwt_setrxtimeout>

    /* Loop forever initiating ranging exchanges. */
    while (1)
    {
        
        memcpy(tx_poll_msg + TX_POLL_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8003316:	4ea0      	ldr	r6, [pc, #640]	@ (8003598 <tag_main+0x308>)
 8003318:	4ba0      	ldr	r3, [pc, #640]	@ (800359c <tag_main+0x30c>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	0018      	movs	r0, r3
 800331e:	f7ff ffa5 	bl	800326c <get_anchor_id>
 8003322:	0003      	movs	r3, r0
 8003324:	2202      	movs	r2, #2
 8003326:	0019      	movs	r1, r3
 8003328:	0030      	movs	r0, r6
 800332a:	f00f ffe1 	bl	80132f0 <memcpy>
        memcpy(rx_resp_msg + RX_RESP_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 800332e:	4e9c      	ldr	r6, [pc, #624]	@ (80035a0 <tag_main+0x310>)
 8003330:	4b9a      	ldr	r3, [pc, #616]	@ (800359c <tag_main+0x30c>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	0018      	movs	r0, r3
 8003336:	f7ff ff99 	bl	800326c <get_anchor_id>
 800333a:	0003      	movs	r3, r0
 800333c:	2202      	movs	r2, #2
 800333e:	0019      	movs	r1, r3
 8003340:	0030      	movs	r0, r6
 8003342:	f00f ffd5 	bl	80132f0 <memcpy>
        memcpy(tx_final_msg + TX_FINAL_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8003346:	4e97      	ldr	r6, [pc, #604]	@ (80035a4 <tag_main+0x314>)
 8003348:	4b94      	ldr	r3, [pc, #592]	@ (800359c <tag_main+0x30c>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	0018      	movs	r0, r3
 800334e:	f7ff ff8d 	bl	800326c <get_anchor_id>
 8003352:	0003      	movs	r3, r0
 8003354:	2202      	movs	r2, #2
 8003356:	0019      	movs	r1, r3
 8003358:	0030      	movs	r0, r6
 800335a:	f00f ffc9 	bl	80132f0 <memcpy>

        current_anchor = (current_anchor + 1) % total_anchors;
 800335e:	4b8f      	ldr	r3, [pc, #572]	@ (800359c <tag_main+0x30c>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	4b90      	ldr	r3, [pc, #576]	@ (80035a8 <tag_main+0x318>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	0019      	movs	r1, r3
 800336a:	0010      	movs	r0, r2
 800336c:	f7fd f858 	bl	8000420 <__aeabi_idivmod>
 8003370:	000b      	movs	r3, r1
 8003372:	b2da      	uxtb	r2, r3
 8003374:	4b89      	ldr	r3, [pc, #548]	@ (800359c <tag_main+0x30c>)
 8003376:	701a      	strb	r2, [r3, #0]

        /* Don't send if another interaction is happening */
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8003378:	2000      	movs	r0, #0
 800337a:	f00e febf 	bl	80120fc <dwt_rxenable>
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 800337e:	46c0      	nop			@ (mov r8, r8)
 8003380:	2100      	movs	r1, #0
 8003382:	200f      	movs	r0, #15
 8003384:	f00e fbd8 	bl	8011b38 <dwt_read32bitoffsetreg>
 8003388:	0002      	movs	r2, r0
 800338a:	4b88      	ldr	r3, [pc, #544]	@ (80035ac <tag_main+0x31c>)
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	4b87      	ldr	r3, [pc, #540]	@ (80035ac <tag_main+0x31c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a87      	ldr	r2, [pc, #540]	@ (80035b0 <tag_main+0x320>)
 8003394:	4013      	ands	r3, r2
 8003396:	d0f3      	beq.n	8003380 <tag_main+0xf0>
        {}

        if (status_reg & SYS_STATUS_RXFCG)
 8003398:	4b84      	ldr	r3, [pc, #528]	@ (80035ac <tag_main+0x31c>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	2380      	movs	r3, #128	@ 0x80
 800339e:	01db      	lsls	r3, r3, #7
 80033a0:	4013      	ands	r3, r2
 80033a2:	d000      	beq.n	80033a6 <tag_main+0x116>
 80033a4:	e0e7      	b.n	8003576 <tag_main+0x2e6>
//        	Sleep(50);
        	continue;
        }
        else
        {
        	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 80033a6:	4b83      	ldr	r3, [pc, #524]	@ (80035b4 <tag_main+0x324>)
 80033a8:	001a      	movs	r2, r3
 80033aa:	2100      	movs	r1, #0
 80033ac:	200f      	movs	r0, #15
 80033ae:	f00e fc54 	bl	8011c5a <dwt_write32bitoffsetreg>
        	dwt_rxreset();
 80033b2:	f00e ff3b 	bl	801222c <dwt_rxreset>
        }


        /* Write frame data to DW1000 and prepare transmission. See NOTE 8 below. */
        tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 80033b6:	4b80      	ldr	r3, [pc, #512]	@ (80035b8 <tag_main+0x328>)
 80033b8:	781a      	ldrb	r2, [r3, #0]
 80033ba:	4b80      	ldr	r3, [pc, #512]	@ (80035bc <tag_main+0x32c>)
 80033bc:	709a      	strb	r2, [r3, #2]
        dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 80033be:	4b7f      	ldr	r3, [pc, #508]	@ (80035bc <tag_main+0x32c>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	0019      	movs	r1, r3
 80033c4:	200c      	movs	r0, #12
 80033c6:	f00e fa78 	bl	80118ba <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1);          /* Zero offset in TX buffer, ranging. */
 80033ca:	2201      	movs	r2, #1
 80033cc:	2100      	movs	r1, #0
 80033ce:	200c      	movs	r0, #12
 80033d0:	f00e fa9c 	bl	801190c <dwt_writetxfctrl>

        /* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
         * set by dwt_setrxaftertxdelay() has elapsed. */
        dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 80033d4:	2002      	movs	r0, #2
 80033d6:	f00e fde1 	bl	8011f9c <dwt_starttx>

        /* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 9 below. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	2100      	movs	r1, #0
 80033de:	200f      	movs	r0, #15
 80033e0:	f00e fbaa 	bl	8011b38 <dwt_read32bitoffsetreg>
 80033e4:	0002      	movs	r2, r0
 80033e6:	4b71      	ldr	r3, [pc, #452]	@ (80035ac <tag_main+0x31c>)
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	4b70      	ldr	r3, [pc, #448]	@ (80035ac <tag_main+0x31c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a70      	ldr	r2, [pc, #448]	@ (80035b0 <tag_main+0x320>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	d0f3      	beq.n	80033dc <tag_main+0x14c>

        // uint32_t status_reg_error = status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
        // CDC_Transmit_FS((uint8_t*) status_reg_error, sizeof(status_reg_error));

        /* Increment frame sequence number after transmission of the poll message (modulo 256). */
        frame_seq_nb++;
 80033f4:	4b70      	ldr	r3, [pc, #448]	@ (80035b8 <tag_main+0x328>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	4b6e      	ldr	r3, [pc, #440]	@ (80035b8 <tag_main+0x328>)
 80033fe:	701a      	strb	r2, [r3, #0]

        if (status_reg & SYS_STATUS_RXFCG)
 8003400:	4b6a      	ldr	r3, [pc, #424]	@ (80035ac <tag_main+0x31c>)
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	2380      	movs	r3, #128	@ 0x80
 8003406:	01db      	lsls	r3, r3, #7
 8003408:	4013      	ands	r3, r2
 800340a:	d100      	bne.n	800340e <tag_main+0x17e>
 800340c:	e0a7      	b.n	800355e <tag_main+0x2ce>
        {
            uint32 frame_len;

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 800340e:	2100      	movs	r1, #0
 8003410:	2010      	movs	r0, #16
 8003412:	f00e fb91 	bl	8011b38 <dwt_read32bitoffsetreg>
 8003416:	0003      	movs	r3, r0
 8003418:	227f      	movs	r2, #127	@ 0x7f
 800341a:	4013      	ands	r3, r2
 800341c:	627b      	str	r3, [r7, #36]	@ 0x24
            if (frame_len <= RX_BUF_LEN)
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	2b14      	cmp	r3, #20
 8003422:	d806      	bhi.n	8003432 <tag_main+0x1a2>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 8003424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003426:	b299      	uxth	r1, r3
 8003428:	4b65      	ldr	r3, [pc, #404]	@ (80035c0 <tag_main+0x330>)
 800342a:	2200      	movs	r2, #0
 800342c:	0018      	movs	r0, r3
 800342e:	f00e fa91 	bl	8011954 <dwt_readrxdata>
            }

            CDC_Transmit_FS(rx_buffer, sizeof(rx_buffer));
 8003432:	4b63      	ldr	r3, [pc, #396]	@ (80035c0 <tag_main+0x330>)
 8003434:	2114      	movs	r1, #20
 8003436:	0018      	movs	r0, r3
 8003438:	f00d fa48 	bl	80108cc <CDC_Transmit_FS>

            /* Clear good RX frame event and TX frame sent in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG | SYS_STATUS_TXFRS);
 800343c:	2381      	movs	r3, #129	@ 0x81
 800343e:	01db      	lsls	r3, r3, #7
 8003440:	001a      	movs	r2, r3
 8003442:	2100      	movs	r1, #0
 8003444:	200f      	movs	r0, #15
 8003446:	f00e fc08 	bl	8011c5a <dwt_write32bitoffsetreg>

            /* Check that the frame is the expected response from the companion "DS TWR responder" example.
             * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 800344a:	4b5d      	ldr	r3, [pc, #372]	@ (80035c0 <tag_main+0x330>)
 800344c:	2200      	movs	r2, #0
 800344e:	709a      	strb	r2, [r3, #2]
            if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 8003450:	495c      	ldr	r1, [pc, #368]	@ (80035c4 <tag_main+0x334>)
 8003452:	4b5b      	ldr	r3, [pc, #364]	@ (80035c0 <tag_main+0x330>)
 8003454:	220a      	movs	r2, #10
 8003456:	0018      	movs	r0, r3
 8003458:	f00f feaa 	bl	80131b0 <memcmp>
 800345c:	1e03      	subs	r3, r0, #0
 800345e:	d000      	beq.n	8003462 <tag_main+0x1d2>
 8003460:	e085      	b.n	800356e <tag_main+0x2de>
            {
                uint32 final_tx_time;
                int ret;

                /* Retrieve poll transmission and response reception timestamp. */
                poll_tx_ts = get_tx_timestamp_u64();
 8003462:	f000 f8c1 	bl	80035e8 <get_tx_timestamp_u64>
 8003466:	0002      	movs	r2, r0
 8003468:	000b      	movs	r3, r1
 800346a:	4957      	ldr	r1, [pc, #348]	@ (80035c8 <tag_main+0x338>)
 800346c:	600a      	str	r2, [r1, #0]
 800346e:	604b      	str	r3, [r1, #4]
                resp_rx_ts = get_rx_timestamp_u64();
 8003470:	f000 f8f4 	bl	800365c <get_rx_timestamp_u64>
 8003474:	0002      	movs	r2, r0
 8003476:	000b      	movs	r3, r1
 8003478:	4954      	ldr	r1, [pc, #336]	@ (80035cc <tag_main+0x33c>)
 800347a:	600a      	str	r2, [r1, #0]
 800347c:	604b      	str	r3, [r1, #4]

                /* Compute final message transmission time. See NOTE 10 below. */
                final_tx_time = (resp_rx_ts + (RESP_RX_TO_FINAL_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 800347e:	4b53      	ldr	r3, [pc, #332]	@ (80035cc <tag_main+0x33c>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4852      	ldr	r0, [pc, #328]	@ (80035d0 <tag_main+0x340>)
 8003486:	2100      	movs	r1, #0
 8003488:	1812      	adds	r2, r2, r0
 800348a:	414b      	adcs	r3, r1
 800348c:	0619      	lsls	r1, r3, #24
 800348e:	0a14      	lsrs	r4, r2, #8
 8003490:	430c      	orrs	r4, r1
 8003492:	0a1d      	lsrs	r5, r3, #8
 8003494:	0023      	movs	r3, r4
 8003496:	623b      	str	r3, [r7, #32]
                dwt_setdelayedtrxtime(final_tx_time);
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	0018      	movs	r0, r3
 800349c:	f00e fd6f 	bl	8011f7e <dwt_setdelayedtrxtime>

                /* Final TX timestamp is the transmission time we programmed plus the TX antenna delay. */
                final_tx_ts = (((uint64)(final_tx_time & 0xFFFFFFFEUL)) << 8) + TX_ANT_DLY;
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	0011      	movs	r1, r2
 80034ae:	0e09      	lsrs	r1, r1, #24
 80034b0:	60f9      	str	r1, [r7, #12]
 80034b2:	0013      	movs	r3, r2
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	60bb      	str	r3, [r7, #8]
 80034b8:	68b9      	ldr	r1, [r7, #8]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	000b      	movs	r3, r1
 80034be:	0a5b      	lsrs	r3, r3, #9
 80034c0:	025b      	lsls	r3, r3, #9
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	23ff      	movs	r3, #255	@ 0xff
 80034c6:	401a      	ands	r2, r3
 80034c8:	607a      	str	r2, [r7, #4]
 80034ca:	4a32      	ldr	r2, [pc, #200]	@ (8003594 <tag_main+0x304>)
 80034cc:	2300      	movs	r3, #0
 80034ce:	6838      	ldr	r0, [r7, #0]
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	1812      	adds	r2, r2, r0
 80034d4:	414b      	adcs	r3, r1
 80034d6:	493f      	ldr	r1, [pc, #252]	@ (80035d4 <tag_main+0x344>)
 80034d8:	600a      	str	r2, [r1, #0]
 80034da:	604b      	str	r3, [r1, #4]

                /* Write all timestamps in the final message. See NOTE 11 below. */
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_POLL_TX_TS_IDX], poll_tx_ts);
 80034dc:	4b3a      	ldr	r3, [pc, #232]	@ (80035c8 <tag_main+0x338>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	493d      	ldr	r1, [pc, #244]	@ (80035d8 <tag_main+0x348>)
 80034e4:	0008      	movs	r0, r1
 80034e6:	f000 f8f3 	bl	80036d0 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_RESP_RX_TS_IDX], resp_rx_ts);
 80034ea:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <tag_main+0x33c>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	493a      	ldr	r1, [pc, #232]	@ (80035dc <tag_main+0x34c>)
 80034f2:	0008      	movs	r0, r1
 80034f4:	f000 f8ec 	bl	80036d0 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_FINAL_TX_TS_IDX], final_tx_ts);
 80034f8:	4b36      	ldr	r3, [pc, #216]	@ (80035d4 <tag_main+0x344>)
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4938      	ldr	r1, [pc, #224]	@ (80035e0 <tag_main+0x350>)
 8003500:	0008      	movs	r0, r1
 8003502:	f000 f8e5 	bl	80036d0 <final_msg_set_ts>

                /* Write and send final message. See NOTE 8 below. */
                tx_final_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8003506:	4b2c      	ldr	r3, [pc, #176]	@ (80035b8 <tag_main+0x328>)
 8003508:	781a      	ldrb	r2, [r3, #0]
 800350a:	4b36      	ldr	r3, [pc, #216]	@ (80035e4 <tag_main+0x354>)
 800350c:	709a      	strb	r2, [r3, #2]
                dwt_writetxdata(sizeof(tx_final_msg), tx_final_msg, 0); /* Zero offset in TX buffer. */
 800350e:	4b35      	ldr	r3, [pc, #212]	@ (80035e4 <tag_main+0x354>)
 8003510:	2200      	movs	r2, #0
 8003512:	0019      	movs	r1, r3
 8003514:	2018      	movs	r0, #24
 8003516:	f00e f9d0 	bl	80118ba <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_final_msg), 0, 1);           /* Zero offset in TX buffer, ranging. */
 800351a:	2201      	movs	r2, #1
 800351c:	2100      	movs	r1, #0
 800351e:	2018      	movs	r0, #24
 8003520:	f00e f9f4 	bl	801190c <dwt_writetxfctrl>
                ret = dwt_starttx(DWT_START_TX_DELAYED);
 8003524:	2001      	movs	r0, #1
 8003526:	f00e fd39 	bl	8011f9c <dwt_starttx>
 800352a:	0003      	movs	r3, r0
 800352c:	61fb      	str	r3, [r7, #28]

                /* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 12 below. */
                if (ret == DWT_SUCCESS)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d11c      	bne.n	800356e <tag_main+0x2de>
                {
                    /* Poll DW1000 until TX frame sent event set. See NOTE 9 below. */
                    while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 8003534:	46c0      	nop			@ (mov r8, r8)
 8003536:	2100      	movs	r1, #0
 8003538:	200f      	movs	r0, #15
 800353a:	f00e fafd 	bl	8011b38 <dwt_read32bitoffsetreg>
 800353e:	0003      	movs	r3, r0
 8003540:	2280      	movs	r2, #128	@ 0x80
 8003542:	4013      	ands	r3, r2
 8003544:	d0f7      	beq.n	8003536 <tag_main+0x2a6>
                    {
                    };

                    /* Clear TXFRS event. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 8003546:	2280      	movs	r2, #128	@ 0x80
 8003548:	2100      	movs	r1, #0
 800354a:	200f      	movs	r0, #15
 800354c:	f00e fb85 	bl	8011c5a <dwt_write32bitoffsetreg>

                    /* Increment frame sequence number after transmission of the final message (modulo 256). */
                    frame_seq_nb++;
 8003550:	4b19      	ldr	r3, [pc, #100]	@ (80035b8 <tag_main+0x328>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	3301      	adds	r3, #1
 8003556:	b2da      	uxtb	r2, r3
 8003558:	4b17      	ldr	r3, [pc, #92]	@ (80035b8 <tag_main+0x328>)
 800355a:	701a      	strb	r2, [r3, #0]
 800355c:	e007      	b.n	800356e <tag_main+0x2de>
            }
        }
        else
        {
            /* Clear RX error/timeout events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 800355e:	4b15      	ldr	r3, [pc, #84]	@ (80035b4 <tag_main+0x324>)
 8003560:	001a      	movs	r2, r3
 8003562:	2100      	movs	r1, #0
 8003564:	200f      	movs	r0, #15
 8003566:	f00e fb78 	bl	8011c5a <dwt_write32bitoffsetreg>

            /* Reset RX to properly reinitialise LDE operation. */
            dwt_rxreset();
 800356a:	f00e fe5f 	bl	801222c <dwt_rxreset>
        }

        /* Execute a delay between ranging exchanges. */
        Sleep(RNG_DELAY_MS);
 800356e:	2001      	movs	r0, #1
 8003570:	f00e ffb7 	bl	80124e2 <Sleep>
 8003574:	e6cf      	b.n	8003316 <tag_main+0x86>
        	continue;
 8003576:	46c0      	nop			@ (mov r8, r8)
        memcpy(tx_poll_msg + TX_POLL_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8003578:	e6cd      	b.n	8003316 <tag_main+0x86>
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	2000004f 	.word	0x2000004f
 8003580:	20000044 	.word	0x20000044
 8003584:	20000059 	.word	0x20000059
 8003588:	2000006b 	.word	0x2000006b
 800358c:	20000030 	.word	0x20000030
 8003590:	2000003c 	.word	0x2000003c
 8003594:	00004031 	.word	0x00004031
 8003598:	2000004d 	.word	0x2000004d
 800359c:	20000a8c 	.word	0x20000a8c
 80035a0:	2000005b 	.word	0x2000005b
 80035a4:	20000069 	.word	0x20000069
 80035a8:	2000002e 	.word	0x2000002e
 80035ac:	20000aa4 	.word	0x20000aa4
 80035b0:	2427d000 	.word	0x2427d000
 80035b4:	24279000 	.word	0x24279000
 80035b8:	20000a8d 	.word	0x20000a8d
 80035bc:	20000048 	.word	0x20000048
 80035c0:	20000a90 	.word	0x20000a90
 80035c4:	20000054 	.word	0x20000054
 80035c8:	20000aa8 	.word	0x20000aa8
 80035cc:	20000ab0 	.word	0x20000ab0
 80035d0:	09c40000 	.word	0x09c40000
 80035d4:	20000ab8 	.word	0x20000ab8
 80035d8:	2000006e 	.word	0x2000006e
 80035dc:	20000072 	.word	0x20000072
 80035e0:	20000076 	.word	0x20000076
 80035e4:	20000064 	.word	0x20000064

080035e8 <get_tx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_tx_timestamp_u64(void)
{
 80035e8:	b5b0      	push	{r4, r5, r7, lr}
 80035ea:	b08a      	sub	sp, #40	@ 0x28
 80035ec:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 80035ee:	2200      	movs	r2, #0
 80035f0:	2300      	movs	r3, #0
 80035f2:	623a      	str	r2, [r7, #32]
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readtxtimestamp(ts_tab);
 80035f6:	2314      	movs	r3, #20
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	0018      	movs	r0, r3
 80035fc:	f00e f9c3 	bl	8011986 <dwt_readtxtimestamp>
    for (i = 4; i >= 0; i--)
 8003600:	2304      	movs	r3, #4
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	e020      	b.n	8003648 <get_tx_timestamp_u64+0x60>
    {
        ts <<= 8;
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	0e1b      	lsrs	r3, r3, #24
 800360a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360c:	0215      	lsls	r5, r2, #8
 800360e:	431d      	orrs	r5, r3
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	021c      	lsls	r4, r3, #8
 8003614:	623c      	str	r4, [r7, #32]
 8003616:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 8003618:	2314      	movs	r3, #20
 800361a:	18fa      	adds	r2, r7, r3
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	18d3      	adds	r3, r2, r3
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	2300      	movs	r3, #0
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	6a3b      	ldr	r3, [r7, #32]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	0008      	movs	r0, r1
 8003630:	4318      	orrs	r0, r3
 8003632:	6038      	str	r0, [r7, #0]
 8003634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003636:	431a      	orrs	r2, r3
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	623a      	str	r2, [r7, #32]
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	3b01      	subs	r3, #1
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	2b00      	cmp	r3, #0
 800364c:	dadb      	bge.n	8003606 <get_tx_timestamp_u64+0x1e>
    }
    return ts;
 800364e:	6a3a      	ldr	r2, [r7, #32]
 8003650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003652:	0010      	movs	r0, r2
 8003654:	0019      	movs	r1, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	b00a      	add	sp, #40	@ 0x28
 800365a:	bdb0      	pop	{r4, r5, r7, pc}

0800365c <get_rx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_rx_timestamp_u64(void)
{
 800365c:	b5b0      	push	{r4, r5, r7, lr}
 800365e:	b08a      	sub	sp, #40	@ 0x28
 8003660:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8003662:	2200      	movs	r2, #0
 8003664:	2300      	movs	r3, #0
 8003666:	623a      	str	r2, [r7, #32]
 8003668:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readrxtimestamp(ts_tab);
 800366a:	2314      	movs	r3, #20
 800366c:	18fb      	adds	r3, r7, r3
 800366e:	0018      	movs	r0, r3
 8003670:	f00e f997 	bl	80119a2 <dwt_readrxtimestamp>
    for (i = 4; i >= 0; i--)
 8003674:	2304      	movs	r3, #4
 8003676:	61fb      	str	r3, [r7, #28]
 8003678:	e020      	b.n	80036bc <get_rx_timestamp_u64+0x60>
    {
        ts <<= 8;
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	0e1b      	lsrs	r3, r3, #24
 800367e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003680:	0215      	lsls	r5, r2, #8
 8003682:	431d      	orrs	r5, r3
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	021c      	lsls	r4, r3, #8
 8003688:	623c      	str	r4, [r7, #32]
 800368a:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 800368c:	2314      	movs	r3, #20
 800368e:	18fa      	adds	r2, r7, r3
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	18d3      	adds	r3, r2, r3
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	60bb      	str	r3, [r7, #8]
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	6a3b      	ldr	r3, [r7, #32]
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	0008      	movs	r0, r1
 80036a4:	4318      	orrs	r0, r3
 80036a6:	6038      	str	r0, [r7, #0]
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	431a      	orrs	r2, r3
 80036ac:	607a      	str	r2, [r7, #4]
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	623a      	str	r2, [r7, #32]
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3b01      	subs	r3, #1
 80036ba:	61fb      	str	r3, [r7, #28]
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	dadb      	bge.n	800367a <get_rx_timestamp_u64+0x1e>
    }
    return ts;
 80036c2:	6a3a      	ldr	r2, [r7, #32]
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80036c6:	0010      	movs	r0, r2
 80036c8:	0019      	movs	r1, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b00a      	add	sp, #40	@ 0x28
 80036ce:	bdb0      	pop	{r4, r5, r7, pc}

080036d0 <final_msg_set_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void final_msg_set_ts(uint8 *ts_field, uint64 ts)
{
 80036d0:	b5b0      	push	{r4, r5, r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	603a      	str	r2, [r7, #0]
 80036da:	607b      	str	r3, [r7, #4]
    int i;
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 80036dc:	2300      	movs	r3, #0
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	e013      	b.n	800370a <final_msg_set_ts+0x3a>
    {
        ts_field[i] = (uint8)ts;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	18d1      	adds	r1, r2, r3
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	1c13      	adds	r3, r2, #0
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	700b      	strb	r3, [r1, #0]
        ts >>= 8;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	061b      	lsls	r3, r3, #24
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	0a14      	lsrs	r4, r2, #8
 80036fa:	431c      	orrs	r4, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	0a1d      	lsrs	r5, r3, #8
 8003700:	603c      	str	r4, [r7, #0]
 8003702:	607d      	str	r5, [r7, #4]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3301      	adds	r3, #1
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	2b03      	cmp	r3, #3
 800370e:	dde8      	ble.n	80036e2 <final_msg_set_ts+0x12>
    }
}
 8003710:	46c0      	nop			@ (mov r8, r8)
 8003712:	46c0      	nop			@ (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b006      	add	sp, #24
 8003718:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800371c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800371c:	480d      	ldr	r0, [pc, #52]	@ (8003754 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800371e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003720:	f7ff fd9e 	bl	8003260 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003724:	480c      	ldr	r0, [pc, #48]	@ (8003758 <LoopForever+0x6>)
  ldr r1, =_edata
 8003726:	490d      	ldr	r1, [pc, #52]	@ (800375c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003728:	4a0d      	ldr	r2, [pc, #52]	@ (8003760 <LoopForever+0xe>)
  movs r3, #0
 800372a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800372c:	e002      	b.n	8003734 <LoopCopyDataInit>

0800372e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800372e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003732:	3304      	adds	r3, #4

08003734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003738:	d3f9      	bcc.n	800372e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800373a:	4a0a      	ldr	r2, [pc, #40]	@ (8003764 <LoopForever+0x12>)
  ldr r4, =_ebss
 800373c:	4c0a      	ldr	r4, [pc, #40]	@ (8003768 <LoopForever+0x16>)
  movs r3, #0
 800373e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003740:	e001      	b.n	8003746 <LoopFillZerobss>

08003742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003744:	3204      	adds	r2, #4

08003746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003748:	d3fb      	bcc.n	8003742 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800374a:	f00f fd9f 	bl	801328c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800374e:	f7fe fe7f 	bl	8002450 <main>

08003752 <LoopForever>:

LoopForever:
    b LoopForever
 8003752:	e7fe      	b.n	8003752 <LoopForever>
  ldr   r0, =_estack
 8003754:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800375c:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 8003760:	08018cfc 	.word	0x08018cfc
  ldr r2, =_sbss
 8003764:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 8003768:	20001ea0 	.word	0x20001ea0

0800376c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800376c:	e7fe      	b.n	800376c <ADC1_COMP_IRQHandler>
	...

08003770 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003774:	4b07      	ldr	r3, [pc, #28]	@ (8003794 <HAL_Init+0x24>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_Init+0x24>)
 800377a:	2110      	movs	r1, #16
 800377c:	430a      	orrs	r2, r1
 800377e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003780:	2003      	movs	r0, #3
 8003782:	f000 f809 	bl	8003798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003786:	f7ff fa5f 	bl	8002c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	0018      	movs	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	40022000 	.word	0x40022000

08003798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003798:	b590      	push	{r4, r7, lr}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037a0:	4b14      	ldr	r3, [pc, #80]	@ (80037f4 <HAL_InitTick+0x5c>)
 80037a2:	681c      	ldr	r4, [r3, #0]
 80037a4:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <HAL_InitTick+0x60>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	0019      	movs	r1, r3
 80037aa:	23fa      	movs	r3, #250	@ 0xfa
 80037ac:	0098      	lsls	r0, r3, #2
 80037ae:	f7fc fcc7 	bl	8000140 <__udivsi3>
 80037b2:	0003      	movs	r3, r0
 80037b4:	0019      	movs	r1, r3
 80037b6:	0020      	movs	r0, r4
 80037b8:	f7fc fcc2 	bl	8000140 <__udivsi3>
 80037bc:	0003      	movs	r3, r0
 80037be:	0018      	movs	r0, r3
 80037c0:	f000 fbaf 	bl	8003f22 <HAL_SYSTICK_Config>
 80037c4:	1e03      	subs	r3, r0, #0
 80037c6:	d001      	beq.n	80037cc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e00f      	b.n	80037ec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d80b      	bhi.n	80037ea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	2301      	movs	r3, #1
 80037d6:	425b      	negs	r3, r3
 80037d8:	2200      	movs	r2, #0
 80037da:	0018      	movs	r0, r3
 80037dc:	f000 fb6c 	bl	8003eb8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037e0:	4b06      	ldr	r3, [pc, #24]	@ (80037fc <HAL_InitTick+0x64>)
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
 80037e8:	e000      	b.n	80037ec <HAL_InitTick+0x54>
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
}
 80037ec:	0018      	movs	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	b003      	add	sp, #12
 80037f2:	bd90      	pop	{r4, r7, pc}
 80037f4:	20000018 	.word	0x20000018
 80037f8:	20000080 	.word	0x20000080
 80037fc:	2000007c 	.word	0x2000007c

08003800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003804:	4b05      	ldr	r3, [pc, #20]	@ (800381c <HAL_IncTick+0x1c>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	001a      	movs	r2, r3
 800380a:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <HAL_IncTick+0x20>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	18d2      	adds	r2, r2, r3
 8003810:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <HAL_IncTick+0x20>)
 8003812:	601a      	str	r2, [r3, #0]
}
 8003814:	46c0      	nop			@ (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	46c0      	nop			@ (mov r8, r8)
 800381c:	20000080 	.word	0x20000080
 8003820:	20000ac0 	.word	0x20000ac0

08003824 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  return uwTick;
 8003828:	4b02      	ldr	r3, [pc, #8]	@ (8003834 <HAL_GetTick+0x10>)
 800382a:	681b      	ldr	r3, [r3, #0]
}
 800382c:	0018      	movs	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	20000ac0 	.word	0x20000ac0

08003838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003840:	f7ff fff0 	bl	8003824 <HAL_GetTick>
 8003844:	0003      	movs	r3, r0
 8003846:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3301      	adds	r3, #1
 8003850:	d005      	beq.n	800385e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <HAL_Delay+0x44>)
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	001a      	movs	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	189b      	adds	r3, r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	f7ff ffe0 	bl	8003824 <HAL_GetTick>
 8003864:	0002      	movs	r2, r0
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	429a      	cmp	r2, r3
 800386e:	d8f7      	bhi.n	8003860 <HAL_Delay+0x28>
  {
  }
}
 8003870:	46c0      	nop			@ (mov r8, r8)
 8003872:	46c0      	nop			@ (mov r8, r8)
 8003874:	46bd      	mov	sp, r7
 8003876:	b004      	add	sp, #16
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	20000080 	.word	0x20000080

08003880 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003888:	230f      	movs	r3, #15
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e125      	b.n	8003aea <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10a      	bne.n	80038bc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2234      	movs	r2, #52	@ 0x34
 80038b0:	2100      	movs	r1, #0
 80038b2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	0018      	movs	r0, r3
 80038b8:	f7ff f9f2 	bl	8002ca0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c0:	2210      	movs	r2, #16
 80038c2:	4013      	ands	r3, r2
 80038c4:	d000      	beq.n	80038c8 <HAL_ADC_Init+0x48>
 80038c6:	e103      	b.n	8003ad0 <HAL_ADC_Init+0x250>
 80038c8:	230f      	movs	r3, #15
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d000      	beq.n	80038d4 <HAL_ADC_Init+0x54>
 80038d2:	e0fd      	b.n	8003ad0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2204      	movs	r2, #4
 80038dc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80038de:	d000      	beq.n	80038e2 <HAL_ADC_Init+0x62>
 80038e0:	e0f6      	b.n	8003ad0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e6:	4a83      	ldr	r2, [pc, #524]	@ (8003af4 <HAL_ADC_Init+0x274>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	2202      	movs	r2, #2
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	2203      	movs	r2, #3
 80038fa:	4013      	ands	r3, r2
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d112      	bne.n	8003926 <HAL_ADC_Init+0xa6>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2201      	movs	r2, #1
 8003908:	4013      	ands	r3, r2
 800390a:	2b01      	cmp	r3, #1
 800390c:	d009      	beq.n	8003922 <HAL_ADC_Init+0xa2>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	2380      	movs	r3, #128	@ 0x80
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	401a      	ands	r2, r3
 800391a:	2380      	movs	r3, #128	@ 0x80
 800391c:	021b      	lsls	r3, r3, #8
 800391e:	429a      	cmp	r2, r3
 8003920:	d101      	bne.n	8003926 <HAL_ADC_Init+0xa6>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_ADC_Init+0xa8>
 8003926:	2300      	movs	r3, #0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d116      	bne.n	800395a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	2218      	movs	r2, #24
 8003934:	4393      	bics	r3, r2
 8003936:	0019      	movs	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	0899      	lsrs	r1, r3, #2
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4964      	ldr	r1, [pc, #400]	@ (8003af8 <HAL_ADC_Init+0x278>)
 8003966:	400a      	ands	r2, r1
 8003968:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	7e1b      	ldrb	r3, [r3, #24]
 800396e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	7e5b      	ldrb	r3, [r3, #25]
 8003974:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003976:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	7e9b      	ldrb	r3, [r3, #26]
 800397c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800397e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	2b01      	cmp	r3, #1
 8003986:	d002      	beq.n	800398e <HAL_ADC_Init+0x10e>
 8003988:	2380      	movs	r3, #128	@ 0x80
 800398a:	015b      	lsls	r3, r3, #5
 800398c:	e000      	b.n	8003990 <HAL_ADC_Init+0x110>
 800398e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003990:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003996:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	2b02      	cmp	r3, #2
 800399e:	d101      	bne.n	80039a4 <HAL_ADC_Init+0x124>
 80039a0:	2304      	movs	r3, #4
 80039a2:	e000      	b.n	80039a6 <HAL_ADC_Init+0x126>
 80039a4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80039a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2124      	movs	r1, #36	@ 0x24
 80039ac:	5c5b      	ldrb	r3, [r3, r1]
 80039ae:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80039b0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	7edb      	ldrb	r3, [r3, #27]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d115      	bne.n	80039ec <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	7e9b      	ldrb	r3, [r3, #26]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2280      	movs	r2, #128	@ 0x80
 80039cc:	0252      	lsls	r2, r2, #9
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60bb      	str	r3, [r7, #8]
 80039d2:	e00b      	b.n	80039ec <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d8:	2220      	movs	r2, #32
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e4:	2201      	movs	r2, #1
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69da      	ldr	r2, [r3, #28]
 80039f0:	23c2      	movs	r3, #194	@ 0xc2
 80039f2:	33ff      	adds	r3, #255	@ 0xff
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d007      	beq.n	8003a08 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003a00:	4313      	orrs	r3, r2
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68d9      	ldr	r1, [r3, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a1c:	2380      	movs	r3, #128	@ 0x80
 8003a1e:	055b      	lsls	r3, r3, #21
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d01b      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d017      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d013      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a38:	2b03      	cmp	r3, #3
 8003a3a:	d00f      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d00b      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a48:	2b05      	cmp	r3, #5
 8003a4a:	d007      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a50:	2b06      	cmp	r3, #6
 8003a52:	d003      	beq.n	8003a5c <HAL_ADC_Init+0x1dc>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	2b07      	cmp	r3, #7
 8003a5a:	d112      	bne.n	8003a82 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2107      	movs	r1, #7
 8003a68:	438a      	bics	r2, r1
 8003a6a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6959      	ldr	r1, [r3, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a76:	2207      	movs	r2, #7
 8003a78:	401a      	ands	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4a1c      	ldr	r2, [pc, #112]	@ (8003afc <HAL_ADC_Init+0x27c>)
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d10b      	bne.n	8003aaa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	4393      	bics	r3, r2
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003aa8:	e01c      	b.n	8003ae4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aae:	2212      	movs	r2, #18
 8003ab0:	4393      	bics	r3, r2
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	431a      	orrs	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abe:	2201      	movs	r2, #1
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003ac6:	230f      	movs	r3, #15
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	2201      	movs	r2, #1
 8003acc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003ace:	e009      	b.n	8003ae4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003adc:	230f      	movs	r3, #15
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003ae4:	230f      	movs	r3, #15
 8003ae6:	18fb      	adds	r3, r7, r3
 8003ae8:	781b      	ldrb	r3, [r3, #0]
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b004      	add	sp, #16
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	fffffefd 	.word	0xfffffefd
 8003af8:	fffe0219 	.word	0xfffe0219
 8003afc:	833fffe7 	.word	0x833fffe7

08003b00 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b0a:	230f      	movs	r3, #15
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b1a:	2380      	movs	r3, #128	@ 0x80
 8003b1c:	055b      	lsls	r3, r3, #21
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d011      	beq.n	8003b46 <HAL_ADC_ConfigChannel+0x46>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d00d      	beq.n	8003b46 <HAL_ADC_ConfigChannel+0x46>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d009      	beq.n	8003b46 <HAL_ADC_ConfigChannel+0x46>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	d005      	beq.n	8003b46 <HAL_ADC_ConfigChannel+0x46>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d001      	beq.n	8003b46 <HAL_ADC_ConfigChannel+0x46>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2234      	movs	r2, #52	@ 0x34
 8003b4a:	5c9b      	ldrb	r3, [r3, r2]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d101      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x54>
 8003b50:	2302      	movs	r3, #2
 8003b52:	e0d0      	b.n	8003cf6 <HAL_ADC_ConfigChannel+0x1f6>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2234      	movs	r2, #52	@ 0x34
 8003b58:	2101      	movs	r1, #1
 8003b5a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	2204      	movs	r2, #4
 8003b64:	4013      	ands	r3, r2
 8003b66:	d000      	beq.n	8003b6a <HAL_ADC_ConfigChannel+0x6a>
 8003b68:	e0b4      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4a64      	ldr	r2, [pc, #400]	@ (8003d00 <HAL_ADC_ConfigChannel+0x200>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d100      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x76>
 8003b74:	e082      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2201      	movs	r2, #1
 8003b82:	409a      	lsls	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b90:	2380      	movs	r3, #128	@ 0x80
 8003b92:	055b      	lsls	r3, r3, #21
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d037      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d033      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d02f      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d02b      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d027      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	2b05      	cmp	r3, #5
 8003bbe:	d023      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc4:	2b06      	cmp	r3, #6
 8003bc6:	d01f      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	2b07      	cmp	r3, #7
 8003bce:	d01b      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	2107      	movs	r1, #7
 8003bdc:	400b      	ands	r3, r1
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d012      	beq.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	695a      	ldr	r2, [r3, #20]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2107      	movs	r1, #7
 8003bee:	438a      	bics	r2, r1
 8003bf0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6959      	ldr	r1, [r3, #20]
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2207      	movs	r2, #7
 8003bfe:	401a      	ands	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b10      	cmp	r3, #16
 8003c0e:	d007      	beq.n	8003c20 <HAL_ADC_ConfigChannel+0x120>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b11      	cmp	r3, #17
 8003c16:	d003      	beq.n	8003c20 <HAL_ADC_ConfigChannel+0x120>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b12      	cmp	r3, #18
 8003c1e:	d163      	bne.n	8003ce8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003c20:	4b38      	ldr	r3, [pc, #224]	@ (8003d04 <HAL_ADC_ConfigChannel+0x204>)
 8003c22:	6819      	ldr	r1, [r3, #0]
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b10      	cmp	r3, #16
 8003c2a:	d009      	beq.n	8003c40 <HAL_ADC_ConfigChannel+0x140>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b11      	cmp	r3, #17
 8003c32:	d102      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x13a>
 8003c34:	2380      	movs	r3, #128	@ 0x80
 8003c36:	03db      	lsls	r3, r3, #15
 8003c38:	e004      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x144>
 8003c3a:	2380      	movs	r3, #128	@ 0x80
 8003c3c:	045b      	lsls	r3, r3, #17
 8003c3e:	e001      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x144>
 8003c40:	2380      	movs	r3, #128	@ 0x80
 8003c42:	041b      	lsls	r3, r3, #16
 8003c44:	4a2f      	ldr	r2, [pc, #188]	@ (8003d04 <HAL_ADC_ConfigChannel+0x204>)
 8003c46:	430b      	orrs	r3, r1
 8003c48:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b10      	cmp	r3, #16
 8003c50:	d14a      	bne.n	8003ce8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c52:	4b2d      	ldr	r3, [pc, #180]	@ (8003d08 <HAL_ADC_ConfigChannel+0x208>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	492d      	ldr	r1, [pc, #180]	@ (8003d0c <HAL_ADC_ConfigChannel+0x20c>)
 8003c58:	0018      	movs	r0, r3
 8003c5a:	f7fc fa71 	bl	8000140 <__udivsi3>
 8003c5e:	0003      	movs	r3, r0
 8003c60:	001a      	movs	r2, r3
 8003c62:	0013      	movs	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c6c:	e002      	b.n	8003c74 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	3b01      	subs	r3, #1
 8003c72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1f9      	bne.n	8003c6e <HAL_ADC_ConfigChannel+0x16e>
 8003c7a:	e035      	b.n	8003ce8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2101      	movs	r1, #1
 8003c88:	4099      	lsls	r1, r3
 8003c8a:	000b      	movs	r3, r1
 8003c8c:	43d9      	mvns	r1, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	400a      	ands	r2, r1
 8003c94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d007      	beq.n	8003cae <HAL_ADC_ConfigChannel+0x1ae>
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b11      	cmp	r3, #17
 8003ca4:	d003      	beq.n	8003cae <HAL_ADC_ConfigChannel+0x1ae>
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b12      	cmp	r3, #18
 8003cac:	d11c      	bne.n	8003ce8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003cae:	4b15      	ldr	r3, [pc, #84]	@ (8003d04 <HAL_ADC_ConfigChannel+0x204>)
 8003cb0:	6819      	ldr	r1, [r3, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2b10      	cmp	r3, #16
 8003cb8:	d007      	beq.n	8003cca <HAL_ADC_ConfigChannel+0x1ca>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2b11      	cmp	r3, #17
 8003cc0:	d101      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x1c6>
 8003cc2:	4b13      	ldr	r3, [pc, #76]	@ (8003d10 <HAL_ADC_ConfigChannel+0x210>)
 8003cc4:	e002      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x1cc>
 8003cc6:	4b13      	ldr	r3, [pc, #76]	@ (8003d14 <HAL_ADC_ConfigChannel+0x214>)
 8003cc8:	e000      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x1cc>
 8003cca:	4b13      	ldr	r3, [pc, #76]	@ (8003d18 <HAL_ADC_ConfigChannel+0x218>)
 8003ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d04 <HAL_ADC_ConfigChannel+0x204>)
 8003cce:	400b      	ands	r3, r1
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	e009      	b.n	8003ce8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd8:	2220      	movs	r2, #32
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003ce0:	230f      	movs	r3, #15
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2234      	movs	r2, #52	@ 0x34
 8003cec:	2100      	movs	r1, #0
 8003cee:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003cf0:	230f      	movs	r3, #15
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	781b      	ldrb	r3, [r3, #0]
}
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	b004      	add	sp, #16
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
 8003d00:	00001001 	.word	0x00001001
 8003d04:	40012708 	.word	0x40012708
 8003d08:	20000018 	.word	0x20000018
 8003d0c:	000f4240 	.word	0x000f4240
 8003d10:	ffbfffff 	.word	0xffbfffff
 8003d14:	feffffff 	.word	0xfeffffff
 8003d18:	ff7fffff 	.word	0xff7fffff

08003d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	0002      	movs	r2, r0
 8003d24:	1dfb      	adds	r3, r7, #7
 8003d26:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d28:	1dfb      	adds	r3, r7, #7
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d2e:	d809      	bhi.n	8003d44 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d30:	1dfb      	adds	r3, r7, #7
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	001a      	movs	r2, r3
 8003d36:	231f      	movs	r3, #31
 8003d38:	401a      	ands	r2, r3
 8003d3a:	4b04      	ldr	r3, [pc, #16]	@ (8003d4c <__NVIC_EnableIRQ+0x30>)
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	4091      	lsls	r1, r2
 8003d40:	000a      	movs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
  }
}
 8003d44:	46c0      	nop			@ (mov r8, r8)
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b002      	add	sp, #8
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	e000e100 	.word	0xe000e100

08003d50 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	0002      	movs	r2, r0
 8003d58:	1dfb      	adds	r3, r7, #7
 8003d5a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d5c:	1dfb      	adds	r3, r7, #7
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d62:	d810      	bhi.n	8003d86 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d64:	1dfb      	adds	r3, r7, #7
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	001a      	movs	r2, r3
 8003d6a:	231f      	movs	r3, #31
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	4908      	ldr	r1, [pc, #32]	@ (8003d90 <__NVIC_DisableIRQ+0x40>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	409a      	lsls	r2, r3
 8003d74:	0013      	movs	r3, r2
 8003d76:	2280      	movs	r2, #128	@ 0x80
 8003d78:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003d7a:	f3bf 8f4f 	dsb	sy
}
 8003d7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8003d80:	f3bf 8f6f 	isb	sy
}
 8003d84:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8003d86:	46c0      	nop			@ (mov r8, r8)
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b002      	add	sp, #8
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	e000e100 	.word	0xe000e100

08003d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d94:	b590      	push	{r4, r7, lr}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	6039      	str	r1, [r7, #0]
 8003d9e:	1dfb      	adds	r3, r7, #7
 8003da0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003da2:	1dfb      	adds	r3, r7, #7
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	2b7f      	cmp	r3, #127	@ 0x7f
 8003da8:	d828      	bhi.n	8003dfc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003daa:	4a2f      	ldr	r2, [pc, #188]	@ (8003e68 <__NVIC_SetPriority+0xd4>)
 8003dac:	1dfb      	adds	r3, r7, #7
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	089b      	lsrs	r3, r3, #2
 8003db4:	33c0      	adds	r3, #192	@ 0xc0
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	589b      	ldr	r3, [r3, r2]
 8003dba:	1dfa      	adds	r2, r7, #7
 8003dbc:	7812      	ldrb	r2, [r2, #0]
 8003dbe:	0011      	movs	r1, r2
 8003dc0:	2203      	movs	r2, #3
 8003dc2:	400a      	ands	r2, r1
 8003dc4:	00d2      	lsls	r2, r2, #3
 8003dc6:	21ff      	movs	r1, #255	@ 0xff
 8003dc8:	4091      	lsls	r1, r2
 8003dca:	000a      	movs	r2, r1
 8003dcc:	43d2      	mvns	r2, r2
 8003dce:	401a      	ands	r2, r3
 8003dd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	019b      	lsls	r3, r3, #6
 8003dd6:	22ff      	movs	r2, #255	@ 0xff
 8003dd8:	401a      	ands	r2, r3
 8003dda:	1dfb      	adds	r3, r7, #7
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	0018      	movs	r0, r3
 8003de0:	2303      	movs	r3, #3
 8003de2:	4003      	ands	r3, r0
 8003de4:	00db      	lsls	r3, r3, #3
 8003de6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003de8:	481f      	ldr	r0, [pc, #124]	@ (8003e68 <__NVIC_SetPriority+0xd4>)
 8003dea:	1dfb      	adds	r3, r7, #7
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	b25b      	sxtb	r3, r3
 8003df0:	089b      	lsrs	r3, r3, #2
 8003df2:	430a      	orrs	r2, r1
 8003df4:	33c0      	adds	r3, #192	@ 0xc0
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003dfa:	e031      	b.n	8003e60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8003e6c <__NVIC_SetPriority+0xd8>)
 8003dfe:	1dfb      	adds	r3, r7, #7
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	0019      	movs	r1, r3
 8003e04:	230f      	movs	r3, #15
 8003e06:	400b      	ands	r3, r1
 8003e08:	3b08      	subs	r3, #8
 8003e0a:	089b      	lsrs	r3, r3, #2
 8003e0c:	3306      	adds	r3, #6
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	18d3      	adds	r3, r2, r3
 8003e12:	3304      	adds	r3, #4
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	1dfa      	adds	r2, r7, #7
 8003e18:	7812      	ldrb	r2, [r2, #0]
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	400a      	ands	r2, r1
 8003e20:	00d2      	lsls	r2, r2, #3
 8003e22:	21ff      	movs	r1, #255	@ 0xff
 8003e24:	4091      	lsls	r1, r2
 8003e26:	000a      	movs	r2, r1
 8003e28:	43d2      	mvns	r2, r2
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	019b      	lsls	r3, r3, #6
 8003e32:	22ff      	movs	r2, #255	@ 0xff
 8003e34:	401a      	ands	r2, r3
 8003e36:	1dfb      	adds	r3, r7, #7
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	4003      	ands	r3, r0
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e44:	4809      	ldr	r0, [pc, #36]	@ (8003e6c <__NVIC_SetPriority+0xd8>)
 8003e46:	1dfb      	adds	r3, r7, #7
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	001c      	movs	r4, r3
 8003e4c:	230f      	movs	r3, #15
 8003e4e:	4023      	ands	r3, r4
 8003e50:	3b08      	subs	r3, #8
 8003e52:	089b      	lsrs	r3, r3, #2
 8003e54:	430a      	orrs	r2, r1
 8003e56:	3306      	adds	r3, #6
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	18c3      	adds	r3, r0, r3
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	601a      	str	r2, [r3, #0]
}
 8003e60:	46c0      	nop			@ (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b003      	add	sp, #12
 8003e66:	bd90      	pop	{r4, r7, pc}
 8003e68:	e000e100 	.word	0xe000e100
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	1e5a      	subs	r2, r3, #1
 8003e7c:	2380      	movs	r3, #128	@ 0x80
 8003e7e:	045b      	lsls	r3, r3, #17
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d301      	bcc.n	8003e88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e84:	2301      	movs	r3, #1
 8003e86:	e010      	b.n	8003eaa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e88:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb4 <SysTick_Config+0x44>)
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	3a01      	subs	r2, #1
 8003e8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e90:	2301      	movs	r3, #1
 8003e92:	425b      	negs	r3, r3
 8003e94:	2103      	movs	r1, #3
 8003e96:	0018      	movs	r0, r3
 8003e98:	f7ff ff7c 	bl	8003d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e9c:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <SysTick_Config+0x44>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ea2:	4b04      	ldr	r3, [pc, #16]	@ (8003eb4 <SysTick_Config+0x44>)
 8003ea4:	2207      	movs	r2, #7
 8003ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	0018      	movs	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b002      	add	sp, #8
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	e000e010 	.word	0xe000e010

08003eb8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	210f      	movs	r1, #15
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	1c02      	adds	r2, r0, #0
 8003ec8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	187b      	adds	r3, r7, r1
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	b25b      	sxtb	r3, r3
 8003ed2:	0011      	movs	r1, r2
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7ff ff5d 	bl	8003d94 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	46bd      	mov	sp, r7
 8003ede:	b004      	add	sp, #16
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	0002      	movs	r2, r0
 8003eea:	1dfb      	adds	r3, r7, #7
 8003eec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eee:	1dfb      	adds	r3, r7, #7
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	b25b      	sxtb	r3, r3
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f7ff ff11 	bl	8003d1c <__NVIC_EnableIRQ>
}
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b002      	add	sp, #8
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	0002      	movs	r2, r0
 8003f0a:	1dfb      	adds	r3, r7, #7
 8003f0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f0e:	1dfb      	adds	r3, r7, #7
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	b25b      	sxtb	r3, r3
 8003f14:	0018      	movs	r0, r3
 8003f16:	f7ff ff1b 	bl	8003d50 <__NVIC_DisableIRQ>
}
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b002      	add	sp, #8
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f7ff ff9f 	bl	8003e70 <SysTick_Config>
 8003f32:	0003      	movs	r3, r0
}
 8003f34:	0018      	movs	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	b002      	add	sp, #8
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e036      	b.n	8003fc0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2221      	movs	r2, #33	@ 0x21
 8003f56:	2102      	movs	r1, #2
 8003f58:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <HAL_DMA_Init+0x8c>)
 8003f66:	4013      	ands	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	69db      	ldr	r3, [r3, #28]
 8003f90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	f000 f9d0 	bl	8004348 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2221      	movs	r2, #33	@ 0x21
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	2100      	movs	r1, #0
 8003fbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b004      	add	sp, #16
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	ffffc00f 	.word	0xffffc00f

08003fcc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fda:	2317      	movs	r3, #23
 8003fdc:	18fb      	adds	r3, r7, r3
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	5c9b      	ldrb	r3, [r3, r2]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d101      	bne.n	8003ff0 <HAL_DMA_Start_IT+0x24>
 8003fec:	2302      	movs	r3, #2
 8003fee:	e04f      	b.n	8004090 <HAL_DMA_Start_IT+0xc4>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2221      	movs	r2, #33	@ 0x21
 8003ffc:	5c9b      	ldrb	r3, [r3, r2]
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	d13a      	bne.n	800407a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2221      	movs	r2, #33	@ 0x21
 8004008:	2102      	movs	r1, #2
 800400a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2101      	movs	r1, #1
 800401e:	438a      	bics	r2, r1
 8004020:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	68b9      	ldr	r1, [r7, #8]
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 f960 	bl	80042ee <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	2b00      	cmp	r3, #0
 8004034:	d008      	beq.n	8004048 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	210e      	movs	r1, #14
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e00f      	b.n	8004068 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	210a      	movs	r1, #10
 8004054:	430a      	orrs	r2, r1
 8004056:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2104      	movs	r1, #4
 8004064:	438a      	bics	r2, r1
 8004066:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2101      	movs	r1, #1
 8004074:	430a      	orrs	r2, r1
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	e007      	b.n	800408a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	2100      	movs	r1, #0
 8004080:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004082:	2317      	movs	r3, #23
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2202      	movs	r2, #2
 8004088:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800408a:	2317      	movs	r3, #23
 800408c:	18fb      	adds	r3, r7, r3
 800408e:	781b      	ldrb	r3, [r3, #0]
}
 8004090:	0018      	movs	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	b006      	add	sp, #24
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2221      	movs	r2, #33	@ 0x21
 80040a4:	5c9b      	ldrb	r3, [r3, r2]
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d008      	beq.n	80040be <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2204      	movs	r2, #4
 80040b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	2100      	movs	r1, #0
 80040b8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e020      	b.n	8004100 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	210e      	movs	r1, #14
 80040ca:	438a      	bics	r2, r1
 80040cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2101      	movs	r1, #1
 80040da:	438a      	bics	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e6:	2101      	movs	r1, #1
 80040e8:	4091      	lsls	r1, r2
 80040ea:	000a      	movs	r2, r1
 80040ec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2221      	movs	r2, #33	@ 0x21
 80040f2:	2101      	movs	r1, #1
 80040f4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2220      	movs	r2, #32
 80040fa:	2100      	movs	r1, #0
 80040fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	0018      	movs	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	b002      	add	sp, #8
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004110:	210f      	movs	r1, #15
 8004112:	187b      	adds	r3, r7, r1
 8004114:	2200      	movs	r2, #0
 8004116:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2221      	movs	r2, #33	@ 0x21
 800411c:	5c9b      	ldrb	r3, [r3, r2]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d006      	beq.n	8004132 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2204      	movs	r2, #4
 8004128:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800412a:	187b      	adds	r3, r7, r1
 800412c:	2201      	movs	r2, #1
 800412e:	701a      	strb	r2, [r3, #0]
 8004130:	e028      	b.n	8004184 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	210e      	movs	r1, #14
 800413e:	438a      	bics	r2, r1
 8004140:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2101      	movs	r1, #1
 800414e:	438a      	bics	r2, r1
 8004150:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415a:	2101      	movs	r1, #1
 800415c:	4091      	lsls	r1, r2
 800415e:	000a      	movs	r2, r1
 8004160:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2221      	movs	r2, #33	@ 0x21
 8004166:	2101      	movs	r1, #1
 8004168:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2220      	movs	r2, #32
 800416e:	2100      	movs	r1, #0
 8004170:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004176:	2b00      	cmp	r3, #0
 8004178:	d004      	beq.n	8004184 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	0010      	movs	r0, r2
 8004182:	4798      	blx	r3
    }
  }
  return status;
 8004184:	230f      	movs	r3, #15
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	781b      	ldrb	r3, [r3, #0]
}
 800418a:	0018      	movs	r0, r3
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	2204      	movs	r2, #4
 80041b0:	409a      	lsls	r2, r3
 80041b2:	0013      	movs	r3, r2
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	4013      	ands	r3, r2
 80041b8:	d024      	beq.n	8004204 <HAL_DMA_IRQHandler+0x72>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2204      	movs	r2, #4
 80041be:	4013      	ands	r3, r2
 80041c0:	d020      	beq.n	8004204 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2220      	movs	r2, #32
 80041ca:	4013      	ands	r3, r2
 80041cc:	d107      	bne.n	80041de <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2104      	movs	r1, #4
 80041da:	438a      	bics	r2, r1
 80041dc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e6:	2104      	movs	r1, #4
 80041e8:	4091      	lsls	r1, r2
 80041ea:	000a      	movs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d100      	bne.n	80041f8 <HAL_DMA_IRQHandler+0x66>
 80041f6:	e06a      	b.n	80042ce <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	0010      	movs	r0, r2
 8004200:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004202:	e064      	b.n	80042ce <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004208:	2202      	movs	r2, #2
 800420a:	409a      	lsls	r2, r3
 800420c:	0013      	movs	r3, r2
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	4013      	ands	r3, r2
 8004212:	d02b      	beq.n	800426c <HAL_DMA_IRQHandler+0xda>
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2202      	movs	r2, #2
 8004218:	4013      	ands	r3, r2
 800421a:	d027      	beq.n	800426c <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2220      	movs	r2, #32
 8004224:	4013      	ands	r3, r2
 8004226:	d10b      	bne.n	8004240 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	210a      	movs	r1, #10
 8004234:	438a      	bics	r2, r1
 8004236:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2221      	movs	r2, #33	@ 0x21
 800423c:	2101      	movs	r1, #1
 800423e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004248:	2102      	movs	r1, #2
 800424a:	4091      	lsls	r1, r2
 800424c:	000a      	movs	r2, r1
 800424e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2220      	movs	r2, #32
 8004254:	2100      	movs	r1, #0
 8004256:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425c:	2b00      	cmp	r3, #0
 800425e:	d036      	beq.n	80042ce <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	0010      	movs	r0, r2
 8004268:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800426a:	e030      	b.n	80042ce <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004270:	2208      	movs	r2, #8
 8004272:	409a      	lsls	r2, r3
 8004274:	0013      	movs	r3, r2
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	4013      	ands	r3, r2
 800427a:	d028      	beq.n	80042ce <HAL_DMA_IRQHandler+0x13c>
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2208      	movs	r2, #8
 8004280:	4013      	ands	r3, r2
 8004282:	d024      	beq.n	80042ce <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	210e      	movs	r1, #14
 8004290:	438a      	bics	r2, r1
 8004292:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429c:	2101      	movs	r1, #1
 800429e:	4091      	lsls	r1, r2
 80042a0:	000a      	movs	r2, r1
 80042a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2221      	movs	r2, #33	@ 0x21
 80042ae:	2101      	movs	r1, #1
 80042b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2220      	movs	r2, #32
 80042b6:	2100      	movs	r1, #0
 80042b8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	0010      	movs	r0, r2
 80042ca:	4798      	blx	r3
    }
  }
}
 80042cc:	e7ff      	b.n	80042ce <HAL_DMA_IRQHandler+0x13c>
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	46bd      	mov	sp, r7
 80042d2:	b004      	add	sp, #16
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b082      	sub	sp, #8
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2221      	movs	r2, #33	@ 0x21
 80042e2:	5c9b      	ldrb	r3, [r3, r2]
 80042e4:	b2db      	uxtb	r3, r3
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b002      	add	sp, #8
 80042ec:	bd80      	pop	{r7, pc}

080042ee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	60f8      	str	r0, [r7, #12]
 80042f6:	60b9      	str	r1, [r7, #8]
 80042f8:	607a      	str	r2, [r7, #4]
 80042fa:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004304:	2101      	movs	r1, #1
 8004306:	4091      	lsls	r1, r2
 8004308:	000a      	movs	r2, r1
 800430a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b10      	cmp	r3, #16
 800431a:	d108      	bne.n	800432e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800432c:	e007      	b.n	800433e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	60da      	str	r2, [r3, #12]
}
 800433e:	46c0      	nop			@ (mov r8, r8)
 8004340:	46bd      	mov	sp, r7
 8004342:	b004      	add	sp, #16
 8004344:	bd80      	pop	{r7, pc}
	...

08004348 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a08      	ldr	r2, [pc, #32]	@ (8004378 <DMA_CalcBaseAndBitshift+0x30>)
 8004356:	4694      	mov	ip, r2
 8004358:	4463      	add	r3, ip
 800435a:	2114      	movs	r1, #20
 800435c:	0018      	movs	r0, r3
 800435e:	f7fb feef 	bl	8000140 <__udivsi3>
 8004362:	0003      	movs	r3, r0
 8004364:	009a      	lsls	r2, r3, #2
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a03      	ldr	r2, [pc, #12]	@ (800437c <DMA_CalcBaseAndBitshift+0x34>)
 800436e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8004370:	46c0      	nop			@ (mov r8, r8)
 8004372:	46bd      	mov	sp, r7
 8004374:	b002      	add	sp, #8
 8004376:	bd80      	pop	{r7, pc}
 8004378:	bffdfff8 	.word	0xbffdfff8
 800437c:	40020000 	.word	0x40020000

08004380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800438a:	2300      	movs	r3, #0
 800438c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800438e:	e155      	b.n	800463c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2101      	movs	r1, #1
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4091      	lsls	r1, r2
 800439a:	000a      	movs	r2, r1
 800439c:	4013      	ands	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d100      	bne.n	80043a8 <HAL_GPIO_Init+0x28>
 80043a6:	e146      	b.n	8004636 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2203      	movs	r2, #3
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d005      	beq.n	80043c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2203      	movs	r2, #3
 80043ba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d130      	bne.n	8004422 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	2203      	movs	r2, #3
 80043cc:	409a      	lsls	r2, r3
 80043ce:	0013      	movs	r3, r2
 80043d0:	43da      	mvns	r2, r3
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	409a      	lsls	r2, r3
 80043e2:	0013      	movs	r3, r2
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043f6:	2201      	movs	r2, #1
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	409a      	lsls	r2, r3
 80043fc:	0013      	movs	r3, r2
 80043fe:	43da      	mvns	r2, r3
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4013      	ands	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	091b      	lsrs	r3, r3, #4
 800440c:	2201      	movs	r2, #1
 800440e:	401a      	ands	r2, r3
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	409a      	lsls	r2, r3
 8004414:	0013      	movs	r3, r2
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	4313      	orrs	r3, r2
 800441a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2203      	movs	r2, #3
 8004428:	4013      	ands	r3, r2
 800442a:	2b03      	cmp	r3, #3
 800442c:	d017      	beq.n	800445e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	2203      	movs	r2, #3
 800443a:	409a      	lsls	r2, r3
 800443c:	0013      	movs	r3, r2
 800443e:	43da      	mvns	r2, r3
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	4013      	ands	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	409a      	lsls	r2, r3
 8004450:	0013      	movs	r3, r2
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2203      	movs	r2, #3
 8004464:	4013      	ands	r3, r2
 8004466:	2b02      	cmp	r3, #2
 8004468:	d123      	bne.n	80044b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	08da      	lsrs	r2, r3, #3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3208      	adds	r2, #8
 8004472:	0092      	lsls	r2, r2, #2
 8004474:	58d3      	ldr	r3, [r2, r3]
 8004476:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2207      	movs	r2, #7
 800447c:	4013      	ands	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	220f      	movs	r2, #15
 8004482:	409a      	lsls	r2, r3
 8004484:	0013      	movs	r3, r2
 8004486:	43da      	mvns	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	691a      	ldr	r2, [r3, #16]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2107      	movs	r1, #7
 8004496:	400b      	ands	r3, r1
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	409a      	lsls	r2, r3
 800449c:	0013      	movs	r3, r2
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	08da      	lsrs	r2, r3, #3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3208      	adds	r2, #8
 80044ac:	0092      	lsls	r2, r2, #2
 80044ae:	6939      	ldr	r1, [r7, #16]
 80044b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	2203      	movs	r2, #3
 80044be:	409a      	lsls	r2, r3
 80044c0:	0013      	movs	r3, r2
 80044c2:	43da      	mvns	r2, r3
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	4013      	ands	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2203      	movs	r2, #3
 80044d0:	401a      	ands	r2, r3
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	409a      	lsls	r2, r3
 80044d8:	0013      	movs	r3, r2
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	23c0      	movs	r3, #192	@ 0xc0
 80044ec:	029b      	lsls	r3, r3, #10
 80044ee:	4013      	ands	r3, r2
 80044f0:	d100      	bne.n	80044f4 <HAL_GPIO_Init+0x174>
 80044f2:	e0a0      	b.n	8004636 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044f4:	4b57      	ldr	r3, [pc, #348]	@ (8004654 <HAL_GPIO_Init+0x2d4>)
 80044f6:	699a      	ldr	r2, [r3, #24]
 80044f8:	4b56      	ldr	r3, [pc, #344]	@ (8004654 <HAL_GPIO_Init+0x2d4>)
 80044fa:	2101      	movs	r1, #1
 80044fc:	430a      	orrs	r2, r1
 80044fe:	619a      	str	r2, [r3, #24]
 8004500:	4b54      	ldr	r3, [pc, #336]	@ (8004654 <HAL_GPIO_Init+0x2d4>)
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	2201      	movs	r2, #1
 8004506:	4013      	ands	r3, r2
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800450c:	4a52      	ldr	r2, [pc, #328]	@ (8004658 <HAL_GPIO_Init+0x2d8>)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	3302      	adds	r3, #2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	589b      	ldr	r3, [r3, r2]
 8004518:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	2203      	movs	r2, #3
 800451e:	4013      	ands	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	220f      	movs	r2, #15
 8004524:	409a      	lsls	r2, r3
 8004526:	0013      	movs	r3, r2
 8004528:	43da      	mvns	r2, r3
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	4013      	ands	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	2390      	movs	r3, #144	@ 0x90
 8004534:	05db      	lsls	r3, r3, #23
 8004536:	429a      	cmp	r2, r3
 8004538:	d019      	beq.n	800456e <HAL_GPIO_Init+0x1ee>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a47      	ldr	r2, [pc, #284]	@ (800465c <HAL_GPIO_Init+0x2dc>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d013      	beq.n	800456a <HAL_GPIO_Init+0x1ea>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a46      	ldr	r2, [pc, #280]	@ (8004660 <HAL_GPIO_Init+0x2e0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00d      	beq.n	8004566 <HAL_GPIO_Init+0x1e6>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a45      	ldr	r2, [pc, #276]	@ (8004664 <HAL_GPIO_Init+0x2e4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d007      	beq.n	8004562 <HAL_GPIO_Init+0x1e2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a44      	ldr	r2, [pc, #272]	@ (8004668 <HAL_GPIO_Init+0x2e8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d101      	bne.n	800455e <HAL_GPIO_Init+0x1de>
 800455a:	2304      	movs	r3, #4
 800455c:	e008      	b.n	8004570 <HAL_GPIO_Init+0x1f0>
 800455e:	2305      	movs	r3, #5
 8004560:	e006      	b.n	8004570 <HAL_GPIO_Init+0x1f0>
 8004562:	2303      	movs	r3, #3
 8004564:	e004      	b.n	8004570 <HAL_GPIO_Init+0x1f0>
 8004566:	2302      	movs	r3, #2
 8004568:	e002      	b.n	8004570 <HAL_GPIO_Init+0x1f0>
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <HAL_GPIO_Init+0x1f0>
 800456e:	2300      	movs	r3, #0
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	2103      	movs	r1, #3
 8004574:	400a      	ands	r2, r1
 8004576:	0092      	lsls	r2, r2, #2
 8004578:	4093      	lsls	r3, r2
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4313      	orrs	r3, r2
 800457e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004580:	4935      	ldr	r1, [pc, #212]	@ (8004658 <HAL_GPIO_Init+0x2d8>)
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	089b      	lsrs	r3, r3, #2
 8004586:	3302      	adds	r3, #2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800458e:	4b37      	ldr	r3, [pc, #220]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	43da      	mvns	r2, r3
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	4013      	ands	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	2380      	movs	r3, #128	@ 0x80
 80045a4:	035b      	lsls	r3, r3, #13
 80045a6:	4013      	ands	r3, r2
 80045a8:	d003      	beq.n	80045b2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80045b2:	4b2e      	ldr	r3, [pc, #184]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80045b8:	4b2c      	ldr	r3, [pc, #176]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	43da      	mvns	r2, r3
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	4013      	ands	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	2380      	movs	r3, #128	@ 0x80
 80045ce:	039b      	lsls	r3, r3, #14
 80045d0:	4013      	ands	r3, r2
 80045d2:	d003      	beq.n	80045dc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045dc:	4b23      	ldr	r3, [pc, #140]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80045e2:	4b22      	ldr	r3, [pc, #136]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	43da      	mvns	r2, r3
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4013      	ands	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	2380      	movs	r3, #128	@ 0x80
 80045f8:	029b      	lsls	r3, r3, #10
 80045fa:	4013      	ands	r3, r2
 80045fc:	d003      	beq.n	8004606 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4313      	orrs	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004606:	4b19      	ldr	r3, [pc, #100]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800460c:	4b17      	ldr	r3, [pc, #92]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	43da      	mvns	r2, r3
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4013      	ands	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	2380      	movs	r3, #128	@ 0x80
 8004622:	025b      	lsls	r3, r3, #9
 8004624:	4013      	ands	r3, r2
 8004626:	d003      	beq.n	8004630 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004630:	4b0e      	ldr	r3, [pc, #56]	@ (800466c <HAL_GPIO_Init+0x2ec>)
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	3301      	adds	r3, #1
 800463a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	40da      	lsrs	r2, r3
 8004644:	1e13      	subs	r3, r2, #0
 8004646:	d000      	beq.n	800464a <HAL_GPIO_Init+0x2ca>
 8004648:	e6a2      	b.n	8004390 <HAL_GPIO_Init+0x10>
  } 
}
 800464a:	46c0      	nop			@ (mov r8, r8)
 800464c:	46c0      	nop			@ (mov r8, r8)
 800464e:	46bd      	mov	sp, r7
 8004650:	b006      	add	sp, #24
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40021000 	.word	0x40021000
 8004658:	40010000 	.word	0x40010000
 800465c:	48000400 	.word	0x48000400
 8004660:	48000800 	.word	0x48000800
 8004664:	48000c00 	.word	0x48000c00
 8004668:	48001000 	.word	0x48001000
 800466c:	40010400 	.word	0x40010400

08004670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	000a      	movs	r2, r1
 800467a:	1cbb      	adds	r3, r7, #2
 800467c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	1cba      	adds	r2, r7, #2
 8004684:	8812      	ldrh	r2, [r2, #0]
 8004686:	4013      	ands	r3, r2
 8004688:	d004      	beq.n	8004694 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800468a:	230f      	movs	r3, #15
 800468c:	18fb      	adds	r3, r7, r3
 800468e:	2201      	movs	r2, #1
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	e003      	b.n	800469c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004694:	230f      	movs	r3, #15
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800469c:	230f      	movs	r3, #15
 800469e:	18fb      	adds	r3, r7, r3
 80046a0:	781b      	ldrb	r3, [r3, #0]
  }
 80046a2:	0018      	movs	r0, r3
 80046a4:	46bd      	mov	sp, r7
 80046a6:	b004      	add	sp, #16
 80046a8:	bd80      	pop	{r7, pc}

080046aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b082      	sub	sp, #8
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
 80046b2:	0008      	movs	r0, r1
 80046b4:	0011      	movs	r1, r2
 80046b6:	1cbb      	adds	r3, r7, #2
 80046b8:	1c02      	adds	r2, r0, #0
 80046ba:	801a      	strh	r2, [r3, #0]
 80046bc:	1c7b      	adds	r3, r7, #1
 80046be:	1c0a      	adds	r2, r1, #0
 80046c0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046c2:	1c7b      	adds	r3, r7, #1
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d004      	beq.n	80046d4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046ca:	1cbb      	adds	r3, r7, #2
 80046cc:	881a      	ldrh	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046d2:	e003      	b.n	80046dc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046d4:	1cbb      	adds	r3, r7, #2
 80046d6:	881a      	ldrh	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80046dc:	46c0      	nop			@ (mov r8, r8)
 80046de:	46bd      	mov	sp, r7
 80046e0:	b002      	add	sp, #8
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	0002      	movs	r2, r0
 80046ec:	1dbb      	adds	r3, r7, #6
 80046ee:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046f0:	4b09      	ldr	r3, [pc, #36]	@ (8004718 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	1dba      	adds	r2, r7, #6
 80046f6:	8812      	ldrh	r2, [r2, #0]
 80046f8:	4013      	ands	r3, r2
 80046fa:	d008      	beq.n	800470e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046fc:	4b06      	ldr	r3, [pc, #24]	@ (8004718 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80046fe:	1dba      	adds	r2, r7, #6
 8004700:	8812      	ldrh	r2, [r2, #0]
 8004702:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004704:	1dbb      	adds	r3, r7, #6
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	0018      	movs	r0, r3
 800470a:	f00d ff99 	bl	8012640 <HAL_GPIO_EXTI_Callback>
  }
}
 800470e:	46c0      	nop			@ (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b002      	add	sp, #8
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			@ (mov r8, r8)
 8004718:	40010400 	.word	0x40010400

0800471c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800471c:	b590      	push	{r4, r7, lr}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e0e4      	b.n	80048f8 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a73      	ldr	r2, [pc, #460]	@ (8004900 <HAL_PCD_Init+0x1e4>)
 8004732:	5c9b      	ldrb	r3, [r3, r2]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d108      	bne.n	800474c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	23a4      	movs	r3, #164	@ 0xa4
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	2100      	movs	r1, #0
 8004742:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	0018      	movs	r0, r3
 8004748:	f00c fa1e 	bl	8010b88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a6c      	ldr	r2, [pc, #432]	@ (8004900 <HAL_PCD_Init+0x1e4>)
 8004750:	2103      	movs	r1, #3
 8004752:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	0018      	movs	r0, r3
 800475a:	f005 fbf1 	bl	8009f40 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800475e:	230f      	movs	r3, #15
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	2200      	movs	r2, #0
 8004764:	701a      	strb	r2, [r3, #0]
 8004766:	e047      	b.n	80047f8 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004768:	200f      	movs	r0, #15
 800476a:	183b      	adds	r3, r7, r0
 800476c:	781a      	ldrb	r2, [r3, #0]
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	0013      	movs	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	189b      	adds	r3, r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	18cb      	adds	r3, r1, r3
 800477a:	3311      	adds	r3, #17
 800477c:	2201      	movs	r2, #1
 800477e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004780:	183b      	adds	r3, r7, r0
 8004782:	781a      	ldrb	r2, [r3, #0]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	0013      	movs	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	189b      	adds	r3, r3, r2
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	18cb      	adds	r3, r1, r3
 8004790:	3310      	adds	r3, #16
 8004792:	183a      	adds	r2, r7, r0
 8004794:	7812      	ldrb	r2, [r2, #0]
 8004796:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004798:	183b      	adds	r3, r7, r0
 800479a:	781a      	ldrb	r2, [r3, #0]
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	0013      	movs	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	189b      	adds	r3, r3, r2
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	18cb      	adds	r3, r1, r3
 80047a8:	3313      	adds	r3, #19
 80047aa:	2200      	movs	r2, #0
 80047ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80047ae:	183b      	adds	r3, r7, r0
 80047b0:	781a      	ldrb	r2, [r3, #0]
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	0013      	movs	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	189b      	adds	r3, r3, r2
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	18cb      	adds	r3, r1, r3
 80047be:	3320      	adds	r3, #32
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80047c4:	183b      	adds	r3, r7, r0
 80047c6:	781a      	ldrb	r2, [r3, #0]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	0013      	movs	r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	189b      	adds	r3, r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	18cb      	adds	r3, r1, r3
 80047d4:	3324      	adds	r3, #36	@ 0x24
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80047da:	183b      	adds	r3, r7, r0
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	0013      	movs	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	189b      	adds	r3, r3, r2
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	2200      	movs	r2, #0
 80047ec:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047ee:	183b      	adds	r3, r7, r0
 80047f0:	781a      	ldrb	r2, [r3, #0]
 80047f2:	183b      	adds	r3, r7, r0
 80047f4:	3201      	adds	r2, #1
 80047f6:	701a      	strb	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	791b      	ldrb	r3, [r3, #4]
 80047fc:	210f      	movs	r1, #15
 80047fe:	187a      	adds	r2, r7, r1
 8004800:	7812      	ldrb	r2, [r2, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d3b0      	bcc.n	8004768 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004806:	187b      	adds	r3, r7, r1
 8004808:	2200      	movs	r2, #0
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e056      	b.n	80048bc <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800480e:	240f      	movs	r4, #15
 8004810:	193b      	adds	r3, r7, r4
 8004812:	781a      	ldrb	r2, [r3, #0]
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	2352      	movs	r3, #82	@ 0x52
 8004818:	33ff      	adds	r3, #255	@ 0xff
 800481a:	0019      	movs	r1, r3
 800481c:	0013      	movs	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	189b      	adds	r3, r3, r2
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	18c3      	adds	r3, r0, r3
 8004826:	185b      	adds	r3, r3, r1
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800482c:	193b      	adds	r3, r7, r4
 800482e:	781a      	ldrb	r2, [r3, #0]
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	23a8      	movs	r3, #168	@ 0xa8
 8004834:	0059      	lsls	r1, r3, #1
 8004836:	0013      	movs	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	189b      	adds	r3, r3, r2
 800483c:	00db      	lsls	r3, r3, #3
 800483e:	18c3      	adds	r3, r0, r3
 8004840:	185b      	adds	r3, r3, r1
 8004842:	193a      	adds	r2, r7, r4
 8004844:	7812      	ldrb	r2, [r2, #0]
 8004846:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004848:	193b      	adds	r3, r7, r4
 800484a:	781a      	ldrb	r2, [r3, #0]
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	2354      	movs	r3, #84	@ 0x54
 8004850:	33ff      	adds	r3, #255	@ 0xff
 8004852:	0019      	movs	r1, r3
 8004854:	0013      	movs	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	189b      	adds	r3, r3, r2
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	18c3      	adds	r3, r0, r3
 800485e:	185b      	adds	r3, r3, r1
 8004860:	2200      	movs	r2, #0
 8004862:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004864:	193b      	adds	r3, r7, r4
 8004866:	781a      	ldrb	r2, [r3, #0]
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	23b0      	movs	r3, #176	@ 0xb0
 800486c:	0059      	lsls	r1, r3, #1
 800486e:	0013      	movs	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	189b      	adds	r3, r3, r2
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	18c3      	adds	r3, r0, r3
 8004878:	185b      	adds	r3, r3, r1
 800487a:	2200      	movs	r2, #0
 800487c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800487e:	193b      	adds	r3, r7, r4
 8004880:	781a      	ldrb	r2, [r3, #0]
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	23b2      	movs	r3, #178	@ 0xb2
 8004886:	0059      	lsls	r1, r3, #1
 8004888:	0013      	movs	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	189b      	adds	r3, r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	18c3      	adds	r3, r0, r3
 8004892:	185b      	adds	r3, r3, r1
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004898:	193b      	adds	r3, r7, r4
 800489a:	781a      	ldrb	r2, [r3, #0]
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	23b4      	movs	r3, #180	@ 0xb4
 80048a0:	0059      	lsls	r1, r3, #1
 80048a2:	0013      	movs	r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	189b      	adds	r3, r3, r2
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	18c3      	adds	r3, r0, r3
 80048ac:	185b      	adds	r3, r3, r1
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048b2:	193b      	adds	r3, r7, r4
 80048b4:	781a      	ldrb	r2, [r3, #0]
 80048b6:	193b      	adds	r3, r7, r4
 80048b8:	3201      	adds	r2, #1
 80048ba:	701a      	strb	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	791b      	ldrb	r3, [r3, #4]
 80048c0:	220f      	movs	r2, #15
 80048c2:	18ba      	adds	r2, r7, r2
 80048c4:	7812      	ldrb	r2, [r2, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d3a1      	bcc.n	800480e <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6859      	ldr	r1, [r3, #4]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	f005 fb4e 	bl	8009f74 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a07      	ldr	r2, [pc, #28]	@ (8004900 <HAL_PCD_Init+0x1e4>)
 80048e2:	2101      	movs	r1, #1
 80048e4:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	7a9b      	ldrb	r3, [r3, #10]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d103      	bne.n	80048f6 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	0018      	movs	r0, r3
 80048f2:	f001 fd1f 	bl	8006334 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	0018      	movs	r0, r3
 80048fa:	46bd      	mov	sp, r7
 80048fc:	b005      	add	sp, #20
 80048fe:	bd90      	pop	{r4, r7, pc}
 8004900:	00000291 	.word	0x00000291

08004904 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	23a4      	movs	r3, #164	@ 0xa4
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	5cd3      	ldrb	r3, [r2, r3]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <HAL_PCD_Start+0x18>
 8004918:	2302      	movs	r3, #2
 800491a:	e014      	b.n	8004946 <HAL_PCD_Start+0x42>
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	23a4      	movs	r3, #164	@ 0xa4
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	2101      	movs	r1, #1
 8004924:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	0018      	movs	r0, r3
 800492c:	f005 faf2 	bl	8009f14 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	0018      	movs	r0, r3
 8004936:	f007 fae7 	bl	800bf08 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	23a4      	movs	r3, #164	@ 0xa4
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	2100      	movs	r1, #0
 8004942:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	0018      	movs	r0, r3
 8004948:	46bd      	mov	sp, r7
 800494a:	b002      	add	sp, #8
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	0018      	movs	r0, r3
 800495e:	f007 fae9 	bl	800bf34 <USB_ReadInterrupts>
 8004962:	0003      	movs	r3, r0
 8004964:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	2380      	movs	r3, #128	@ 0x80
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	4013      	ands	r3, r2
 800496e:	d004      	beq.n	800497a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	0018      	movs	r0, r3
 8004974:	f000 fb60 	bl	8005038 <PCD_EP_ISR_Handler>

    return;
 8004978:	e11d      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	2380      	movs	r3, #128	@ 0x80
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	4013      	ands	r3, r2
 8004982:	d015      	beq.n	80049b0 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2244      	movs	r2, #68	@ 0x44
 800498a:	5a9b      	ldrh	r3, [r3, r2]
 800498c:	b29a      	uxth	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	498a      	ldr	r1, [pc, #552]	@ (8004bbc <HAL_PCD_IRQHandler+0x26c>)
 8004994:	400a      	ands	r2, r1
 8004996:	b291      	uxth	r1, r2
 8004998:	2244      	movs	r2, #68	@ 0x44
 800499a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	0018      	movs	r0, r3
 80049a0:	f00c f97d 	bl	8010c9e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2100      	movs	r1, #0
 80049a8:	0018      	movs	r0, r3
 80049aa:	f000 f915 	bl	8004bd8 <HAL_PCD_SetAddress>

    return;
 80049ae:	e102      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	2380      	movs	r3, #128	@ 0x80
 80049b4:	01db      	lsls	r3, r3, #7
 80049b6:	4013      	ands	r3, r2
 80049b8:	d00c      	beq.n	80049d4 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2244      	movs	r2, #68	@ 0x44
 80049c0:	5a9b      	ldrh	r3, [r3, r2]
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	497d      	ldr	r1, [pc, #500]	@ (8004bc0 <HAL_PCD_IRQHandler+0x270>)
 80049ca:	400a      	ands	r2, r1
 80049cc:	b291      	uxth	r1, r2
 80049ce:	2244      	movs	r2, #68	@ 0x44
 80049d0:	5299      	strh	r1, [r3, r2]

    return;
 80049d2:	e0f0      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	2380      	movs	r3, #128	@ 0x80
 80049d8:	019b      	lsls	r3, r3, #6
 80049da:	4013      	ands	r3, r2
 80049dc:	d00c      	beq.n	80049f8 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2244      	movs	r2, #68	@ 0x44
 80049e4:	5a9b      	ldrh	r3, [r3, r2]
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4975      	ldr	r1, [pc, #468]	@ (8004bc4 <HAL_PCD_IRQHandler+0x274>)
 80049ee:	400a      	ands	r2, r1
 80049f0:	b291      	uxth	r1, r2
 80049f2:	2244      	movs	r2, #68	@ 0x44
 80049f4:	5299      	strh	r1, [r3, r2]

    return;
 80049f6:	e0de      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	015b      	lsls	r3, r3, #5
 80049fe:	4013      	ands	r3, r2
 8004a00:	d038      	beq.n	8004a74 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2240      	movs	r2, #64	@ 0x40
 8004a08:	5a9b      	ldrh	r3, [r3, r2]
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2104      	movs	r1, #4
 8004a12:	438a      	bics	r2, r1
 8004a14:	b291      	uxth	r1, r2
 8004a16:	2240      	movs	r2, #64	@ 0x40
 8004a18:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2240      	movs	r2, #64	@ 0x40
 8004a20:	5a9b      	ldrh	r3, [r3, r2]
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2108      	movs	r1, #8
 8004a2a:	438a      	bics	r2, r1
 8004a2c:	b291      	uxth	r1, r2
 8004a2e:	2240      	movs	r2, #64	@ 0x40
 8004a30:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	23b2      	movs	r3, #178	@ 0xb2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	5cd3      	ldrb	r3, [r2, r3]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d109      	bne.n	8004a52 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	23b2      	movs	r3, #178	@ 0xb2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	2100      	movs	r1, #0
 8004a46:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f001 fc9b 	bl	8006388 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	0018      	movs	r0, r3
 8004a56:	f00c f963 	bl	8010d20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2244      	movs	r2, #68	@ 0x44
 8004a60:	5a9b      	ldrh	r3, [r3, r2]
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4957      	ldr	r1, [pc, #348]	@ (8004bc8 <HAL_PCD_IRQHandler+0x278>)
 8004a6a:	400a      	ands	r2, r1
 8004a6c:	b291      	uxth	r1, r2
 8004a6e:	2244      	movs	r2, #68	@ 0x44
 8004a70:	5299      	strh	r1, [r3, r2]

    return;
 8004a72:	e0a0      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	2380      	movs	r3, #128	@ 0x80
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d028      	beq.n	8004ad0 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2240      	movs	r2, #64	@ 0x40
 8004a84:	5a9b      	ldrh	r3, [r3, r2]
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2108      	movs	r1, #8
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	b291      	uxth	r1, r2
 8004a92:	2240      	movs	r2, #64	@ 0x40
 8004a94:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2244      	movs	r2, #68	@ 0x44
 8004a9c:	5a9b      	ldrh	r3, [r3, r2]
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4949      	ldr	r1, [pc, #292]	@ (8004bcc <HAL_PCD_IRQHandler+0x27c>)
 8004aa6:	400a      	ands	r2, r1
 8004aa8:	b291      	uxth	r1, r2
 8004aaa:	2244      	movs	r2, #68	@ 0x44
 8004aac:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2240      	movs	r2, #64	@ 0x40
 8004ab4:	5a9b      	ldrh	r3, [r3, r2]
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2104      	movs	r1, #4
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	b291      	uxth	r1, r2
 8004ac2:	2240      	movs	r2, #64	@ 0x40
 8004ac4:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f00c f90d 	bl	8010ce8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004ace:	e072      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2280      	movs	r2, #128	@ 0x80
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	d046      	beq.n	8004b66 <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2244      	movs	r2, #68	@ 0x44
 8004ade:	5a9b      	ldrh	r3, [r3, r2]
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2180      	movs	r1, #128	@ 0x80
 8004ae8:	438a      	bics	r2, r1
 8004aea:	b291      	uxth	r1, r2
 8004aec:	2244      	movs	r2, #68	@ 0x44
 8004aee:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	23b2      	movs	r3, #178	@ 0xb2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	5cd3      	ldrb	r3, [r2, r3]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d12f      	bne.n	8004b5c <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2240      	movs	r2, #64	@ 0x40
 8004b02:	5a9b      	ldrh	r3, [r3, r2]
 8004b04:	b29a      	uxth	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2104      	movs	r1, #4
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	b291      	uxth	r1, r2
 8004b10:	2240      	movs	r2, #64	@ 0x40
 8004b12:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2240      	movs	r2, #64	@ 0x40
 8004b1a:	5a9b      	ldrh	r3, [r3, r2]
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2108      	movs	r1, #8
 8004b24:	430a      	orrs	r2, r1
 8004b26:	b291      	uxth	r1, r2
 8004b28:	2240      	movs	r2, #64	@ 0x40
 8004b2a:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	23b2      	movs	r3, #178	@ 0xb2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	2101      	movs	r1, #1
 8004b34:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2254      	movs	r2, #84	@ 0x54
 8004b3c:	5a9b      	ldrh	r3, [r3, r2]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	089b      	lsrs	r3, r3, #2
 8004b42:	223c      	movs	r2, #60	@ 0x3c
 8004b44:	4013      	ands	r3, r2
 8004b46:	0019      	movs	r1, r3
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	23b3      	movs	r3, #179	@ 0xb3
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2101      	movs	r1, #1
 8004b54:	0018      	movs	r0, r3
 8004b56:	f001 fc17 	bl	8006388 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8004b5a:	e02c      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	0018      	movs	r0, r3
 8004b60:	f00c f8c2 	bl	8010ce8 <HAL_PCD_SuspendCallback>
    return;
 8004b64:	e027      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	2380      	movs	r3, #128	@ 0x80
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d010      	beq.n	8004b92 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2244      	movs	r2, #68	@ 0x44
 8004b76:	5a9b      	ldrh	r3, [r3, r2]
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4914      	ldr	r1, [pc, #80]	@ (8004bd0 <HAL_PCD_IRQHandler+0x280>)
 8004b80:	400a      	ands	r2, r1
 8004b82:	b291      	uxth	r1, r2
 8004b84:	2244      	movs	r2, #68	@ 0x44
 8004b86:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f00c f878 	bl	8010c80 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004b90:	e011      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	2380      	movs	r3, #128	@ 0x80
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d00c      	beq.n	8004bb6 <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2244      	movs	r2, #68	@ 0x44
 8004ba2:	5a9b      	ldrh	r3, [r3, r2]
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	490a      	ldr	r1, [pc, #40]	@ (8004bd4 <HAL_PCD_IRQHandler+0x284>)
 8004bac:	400a      	ands	r2, r1
 8004bae:	b291      	uxth	r1, r2
 8004bb0:	2244      	movs	r2, #68	@ 0x44
 8004bb2:	5299      	strh	r1, [r3, r2]

    return;
 8004bb4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	b004      	add	sp, #16
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	fffffbff 	.word	0xfffffbff
 8004bc0:	ffffbfff 	.word	0xffffbfff
 8004bc4:	ffffdfff 	.word	0xffffdfff
 8004bc8:	ffffefff 	.word	0xffffefff
 8004bcc:	fffff7ff 	.word	0xfffff7ff
 8004bd0:	fffffdff 	.word	0xfffffdff
 8004bd4:	fffffeff 	.word	0xfffffeff

08004bd8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	000a      	movs	r2, r1
 8004be2:	1cfb      	adds	r3, r7, #3
 8004be4:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	23a4      	movs	r3, #164	@ 0xa4
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	5cd3      	ldrb	r3, [r2, r3]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_PCD_SetAddress+0x1e>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e016      	b.n	8004c24 <HAL_PCD_SetAddress+0x4c>
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	23a4      	movs	r3, #164	@ 0xa4
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	1cfa      	adds	r2, r7, #3
 8004c04:	7812      	ldrb	r2, [r2, #0]
 8004c06:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	1cfb      	adds	r3, r7, #3
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	0019      	movs	r1, r3
 8004c12:	0010      	movs	r0, r2
 8004c14:	f007 f964 	bl	800bee0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	23a4      	movs	r3, #164	@ 0xa4
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	2100      	movs	r1, #0
 8004c20:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	0018      	movs	r0, r3
 8004c26:	46bd      	mov	sp, r7
 8004c28:	b002      	add	sp, #8
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c2c:	b590      	push	{r4, r7, lr}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	000c      	movs	r4, r1
 8004c36:	0010      	movs	r0, r2
 8004c38:	0019      	movs	r1, r3
 8004c3a:	1cfb      	adds	r3, r7, #3
 8004c3c:	1c22      	adds	r2, r4, #0
 8004c3e:	701a      	strb	r2, [r3, #0]
 8004c40:	003b      	movs	r3, r7
 8004c42:	1c02      	adds	r2, r0, #0
 8004c44:	801a      	strh	r2, [r3, #0]
 8004c46:	1cbb      	adds	r3, r7, #2
 8004c48:	1c0a      	adds	r2, r1, #0
 8004c4a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c4c:	230b      	movs	r3, #11
 8004c4e:	18fb      	adds	r3, r7, r3
 8004c50:	2200      	movs	r2, #0
 8004c52:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c54:	1cfb      	adds	r3, r7, #3
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	b25b      	sxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	da0f      	bge.n	8004c7e <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c5e:	1cfb      	adds	r3, r7, #3
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	2207      	movs	r2, #7
 8004c64:	401a      	ands	r2, r3
 8004c66:	0013      	movs	r3, r2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	189b      	adds	r3, r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	3310      	adds	r3, #16
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	18d3      	adds	r3, r2, r3
 8004c74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	705a      	strb	r2, [r3, #1]
 8004c7c:	e00f      	b.n	8004c9e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c7e:	1cfb      	adds	r3, r7, #3
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	2207      	movs	r2, #7
 8004c84:	401a      	ands	r2, r3
 8004c86:	0013      	movs	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	3351      	adds	r3, #81	@ 0x51
 8004c90:	33ff      	adds	r3, #255	@ 0xff
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	18d3      	adds	r3, r2, r3
 8004c96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c9e:	1cfb      	adds	r3, r7, #3
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	2207      	movs	r2, #7
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004cac:	003b      	movs	r3, r7
 8004cae:	881a      	ldrh	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	1cba      	adds	r2, r7, #2
 8004cb8:	7812      	ldrb	r2, [r2, #0]
 8004cba:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004cbc:	1cbb      	adds	r3, r7, #2
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d102      	bne.n	8004cca <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	23a4      	movs	r3, #164	@ 0xa4
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	5cd3      	ldrb	r3, [r2, r3]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d101      	bne.n	8004cda <HAL_PCD_EP_Open+0xae>
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	e013      	b.n	8004d02 <HAL_PCD_EP_Open+0xd6>
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	23a4      	movs	r3, #164	@ 0xa4
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	0011      	movs	r1, r2
 8004cec:	0018      	movs	r0, r3
 8004cee:	f005 f95d 	bl	8009fac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	23a4      	movs	r3, #164	@ 0xa4
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	54d1      	strb	r1, [r2, r3]

  return ret;
 8004cfc:	230b      	movs	r3, #11
 8004cfe:	18fb      	adds	r3, r7, r3
 8004d00:	781b      	ldrb	r3, [r3, #0]
}
 8004d02:	0018      	movs	r0, r3
 8004d04:	46bd      	mov	sp, r7
 8004d06:	b005      	add	sp, #20
 8004d08:	bd90      	pop	{r4, r7, pc}

08004d0a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b084      	sub	sp, #16
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
 8004d12:	000a      	movs	r2, r1
 8004d14:	1cfb      	adds	r3, r7, #3
 8004d16:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d18:	1cfb      	adds	r3, r7, #3
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	b25b      	sxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	da0f      	bge.n	8004d42 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d22:	1cfb      	adds	r3, r7, #3
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	2207      	movs	r2, #7
 8004d28:	401a      	ands	r2, r3
 8004d2a:	0013      	movs	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	189b      	adds	r3, r3, r2
 8004d30:	00db      	lsls	r3, r3, #3
 8004d32:	3310      	adds	r3, #16
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	18d3      	adds	r3, r2, r3
 8004d38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	705a      	strb	r2, [r3, #1]
 8004d40:	e00f      	b.n	8004d62 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d42:	1cfb      	adds	r3, r7, #3
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2207      	movs	r2, #7
 8004d48:	401a      	ands	r2, r3
 8004d4a:	0013      	movs	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	189b      	adds	r3, r3, r2
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	3351      	adds	r3, #81	@ 0x51
 8004d54:	33ff      	adds	r3, #255	@ 0xff
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	18d3      	adds	r3, r2, r3
 8004d5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d62:	1cfb      	adds	r3, r7, #3
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	2207      	movs	r2, #7
 8004d68:	4013      	ands	r3, r2
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	23a4      	movs	r3, #164	@ 0xa4
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	5cd3      	ldrb	r3, [r2, r3]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_PCD_EP_Close+0x76>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e011      	b.n	8004da4 <HAL_PCD_EP_Close+0x9a>
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	23a4      	movs	r3, #164	@ 0xa4
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	2101      	movs	r1, #1
 8004d88:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	0011      	movs	r1, r2
 8004d92:	0018      	movs	r0, r3
 8004d94:	f005 fcb2 	bl	800a6fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	23a4      	movs	r3, #164	@ 0xa4
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	2100      	movs	r1, #0
 8004da0:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	0018      	movs	r0, r3
 8004da6:	46bd      	mov	sp, r7
 8004da8:	b004      	add	sp, #16
 8004daa:	bd80      	pop	{r7, pc}

08004dac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	200b      	movs	r0, #11
 8004dba:	183b      	adds	r3, r7, r0
 8004dbc:	1c0a      	adds	r2, r1, #0
 8004dbe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dc0:	0001      	movs	r1, r0
 8004dc2:	187b      	adds	r3, r7, r1
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	2207      	movs	r2, #7
 8004dc8:	401a      	ands	r2, r3
 8004dca:	0013      	movs	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	189b      	adds	r3, r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	3351      	adds	r3, #81	@ 0x51
 8004dd4:	33ff      	adds	r3, #255	@ 0xff
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	18d3      	adds	r3, r2, r3
 8004dda:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2200      	movs	r2, #0
 8004dec:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	2200      	movs	r2, #0
 8004df2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004df4:	187b      	adds	r3, r7, r1
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	2207      	movs	r2, #7
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	0011      	movs	r1, r2
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f005 fe36 	bl	800aa7c <USB_EPStartXfer>

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	0018      	movs	r0, r3
 8004e14:	46bd      	mov	sp, r7
 8004e16:	b006      	add	sp, #24
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b082      	sub	sp, #8
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
 8004e22:	000a      	movs	r2, r1
 8004e24:	1cfb      	adds	r3, r7, #3
 8004e26:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e28:	1cfb      	adds	r3, r7, #3
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2207      	movs	r2, #7
 8004e2e:	401a      	ands	r2, r3
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	23b6      	movs	r3, #182	@ 0xb6
 8004e34:	0059      	lsls	r1, r3, #1
 8004e36:	0013      	movs	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	189b      	adds	r3, r3, r2
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	18c3      	adds	r3, r0, r3
 8004e40:	185b      	adds	r3, r3, r1
 8004e42:	681b      	ldr	r3, [r3, #0]
}
 8004e44:	0018      	movs	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	b002      	add	sp, #8
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	607a      	str	r2, [r7, #4]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	200b      	movs	r0, #11
 8004e5a:	183b      	adds	r3, r7, r0
 8004e5c:	1c0a      	adds	r2, r1, #0
 8004e5e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e60:	183b      	adds	r3, r7, r0
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2207      	movs	r2, #7
 8004e66:	401a      	ands	r2, r3
 8004e68:	0013      	movs	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	3310      	adds	r3, #16
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	18d3      	adds	r3, r2, r3
 8004e76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2224      	movs	r2, #36	@ 0x24
 8004e88:	2101      	movs	r1, #1
 8004e8a:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2200      	movs	r2, #0
 8004e96:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e9e:	183b      	adds	r3, r7, r0
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	2207      	movs	r2, #7
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	0011      	movs	r1, r2
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	f005 fde1 	bl	800aa7c <USB_EPStartXfer>

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	b006      	add	sp, #24
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	000a      	movs	r2, r1
 8004ece:	1cfb      	adds	r3, r7, #3
 8004ed0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004ed2:	1cfb      	adds	r3, r7, #3
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	2207      	movs	r2, #7
 8004ed8:	4013      	ands	r3, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	7912      	ldrb	r2, [r2, #4]
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e046      	b.n	8004f74 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ee6:	1cfb      	adds	r3, r7, #3
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	b25b      	sxtb	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	da0f      	bge.n	8004f10 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ef0:	1cfb      	adds	r3, r7, #3
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	2207      	movs	r2, #7
 8004ef6:	401a      	ands	r2, r3
 8004ef8:	0013      	movs	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	189b      	adds	r3, r3, r2
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	3310      	adds	r3, #16
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	18d3      	adds	r3, r2, r3
 8004f06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	705a      	strb	r2, [r3, #1]
 8004f0e:	e00d      	b.n	8004f2c <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f10:	1cfb      	adds	r3, r7, #3
 8004f12:	781a      	ldrb	r2, [r3, #0]
 8004f14:	0013      	movs	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	189b      	adds	r3, r3, r2
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	3351      	adds	r3, #81	@ 0x51
 8004f1e:	33ff      	adds	r3, #255	@ 0xff
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	18d3      	adds	r3, r2, r3
 8004f24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f32:	1cfb      	adds	r3, r7, #3
 8004f34:	781b      	ldrb	r3, [r3, #0]
 8004f36:	2207      	movs	r2, #7
 8004f38:	4013      	ands	r3, r2
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	23a4      	movs	r3, #164	@ 0xa4
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	5cd3      	ldrb	r3, [r2, r3]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_PCD_EP_SetStall+0x8c>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e011      	b.n	8004f74 <HAL_PCD_EP_SetStall+0xb0>
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	23a4      	movs	r3, #164	@ 0xa4
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	2101      	movs	r1, #1
 8004f58:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	0011      	movs	r1, r2
 8004f62:	0018      	movs	r0, r3
 8004f64:	f006 feba 	bl	800bcdc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	23a4      	movs	r3, #164	@ 0xa4
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	2100      	movs	r1, #0
 8004f70:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	0018      	movs	r0, r3
 8004f76:	46bd      	mov	sp, r7
 8004f78:	b004      	add	sp, #16
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	000a      	movs	r2, r1
 8004f86:	1cfb      	adds	r3, r7, #3
 8004f88:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004f8a:	1cfb      	adds	r3, r7, #3
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	220f      	movs	r2, #15
 8004f90:	4013      	ands	r3, r2
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	7912      	ldrb	r2, [r2, #4]
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d901      	bls.n	8004f9e <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e048      	b.n	8005030 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f9e:	1cfb      	adds	r3, r7, #3
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	b25b      	sxtb	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	da0f      	bge.n	8004fc8 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fa8:	1cfb      	adds	r3, r7, #3
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	2207      	movs	r2, #7
 8004fae:	401a      	ands	r2, r3
 8004fb0:	0013      	movs	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	189b      	adds	r3, r3, r2
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	3310      	adds	r3, #16
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	18d3      	adds	r3, r2, r3
 8004fbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	705a      	strb	r2, [r3, #1]
 8004fc6:	e00f      	b.n	8004fe8 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004fc8:	1cfb      	adds	r3, r7, #3
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2207      	movs	r2, #7
 8004fce:	401a      	ands	r2, r3
 8004fd0:	0013      	movs	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	189b      	adds	r3, r3, r2
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	3351      	adds	r3, #81	@ 0x51
 8004fda:	33ff      	adds	r3, #255	@ 0xff
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	18d3      	adds	r3, r2, r3
 8004fe0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fee:	1cfb      	adds	r3, r7, #3
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2207      	movs	r2, #7
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	23a4      	movs	r3, #164	@ 0xa4
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	5cd3      	ldrb	r3, [r2, r3]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d101      	bne.n	800500c <HAL_PCD_EP_ClrStall+0x90>
 8005008:	2302      	movs	r3, #2
 800500a:	e011      	b.n	8005030 <HAL_PCD_EP_ClrStall+0xb4>
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	23a4      	movs	r3, #164	@ 0xa4
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	2101      	movs	r1, #1
 8005014:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	0011      	movs	r1, r2
 800501e:	0018      	movs	r0, r3
 8005020:	f006 feac 	bl	800bd7c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	23a4      	movs	r3, #164	@ 0xa4
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	2100      	movs	r1, #0
 800502c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	0018      	movs	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	b004      	add	sp, #16
 8005036:	bd80      	pop	{r7, pc}

08005038 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005038:	b5b0      	push	{r4, r5, r7, lr}
 800503a:	b096      	sub	sp, #88	@ 0x58
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005040:	f000 fbea 	bl	8005818 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	2048      	movs	r0, #72	@ 0x48
 800504a:	183b      	adds	r3, r7, r0
 800504c:	2144      	movs	r1, #68	@ 0x44
 800504e:	5a52      	ldrh	r2, [r2, r1]
 8005050:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005052:	183b      	adds	r3, r7, r0
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	244f      	movs	r4, #79	@ 0x4f
 800505a:	193b      	adds	r3, r7, r4
 800505c:	210f      	movs	r1, #15
 800505e:	400a      	ands	r2, r1
 8005060:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8005062:	193b      	adds	r3, r7, r4
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d000      	beq.n	800506c <PCD_EP_ISR_Handler+0x34>
 800506a:	e18d      	b.n	8005388 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800506c:	183b      	adds	r3, r7, r0
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	2210      	movs	r2, #16
 8005072:	4013      	ands	r3, r2
 8005074:	d152      	bne.n	800511c <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	881b      	ldrh	r3, [r3, #0]
 800507c:	b29a      	uxth	r2, r3
 800507e:	200e      	movs	r0, #14
 8005080:	183b      	adds	r3, r7, r0
 8005082:	49ba      	ldr	r1, [pc, #744]	@ (800536c <PCD_EP_ISR_Handler+0x334>)
 8005084:	400a      	ands	r2, r1
 8005086:	801a      	strh	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	183a      	adds	r2, r7, r0
 800508e:	8812      	ldrh	r2, [r2, #0]
 8005090:	49b7      	ldr	r1, [pc, #732]	@ (8005370 <PCD_EP_ISR_Handler+0x338>)
 8005092:	430a      	orrs	r2, r1
 8005094:	b292      	uxth	r2, r2
 8005096:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3310      	adds	r3, #16
 800509c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2250      	movs	r2, #80	@ 0x50
 80050a4:	5a9b      	ldrh	r3, [r3, r2]
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	001a      	movs	r2, r3
 80050aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	18d2      	adds	r2, r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	18d3      	adds	r3, r2, r3
 80050b8:	4aae      	ldr	r2, [pc, #696]	@ (8005374 <PCD_EP_ISR_Handler+0x33c>)
 80050ba:	4694      	mov	ip, r2
 80050bc:	4463      	add	r3, ip
 80050be:	881b      	ldrh	r3, [r3, #0]
 80050c0:	059b      	lsls	r3, r3, #22
 80050c2:	0d9a      	lsrs	r2, r3, #22
 80050c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80050c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ca:	695a      	ldr	r2, [r3, #20]
 80050cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	18d2      	adds	r2, r2, r3
 80050d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2100      	movs	r1, #0
 80050da:	0018      	movs	r0, r3
 80050dc:	f00b fdb2 	bl	8010c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	7b1b      	ldrb	r3, [r3, #12]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <PCD_EP_ISR_Handler+0xb6>
 80050ea:	f000 fb95 	bl	8005818 <PCD_EP_ISR_Handler+0x7e0>
 80050ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <PCD_EP_ISR_Handler+0xc2>
 80050f6:	f000 fb8f 	bl	8005818 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	7b1b      	ldrb	r3, [r3, #12]
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2280      	movs	r2, #128	@ 0x80
 8005102:	4252      	negs	r2, r2
 8005104:	4313      	orrs	r3, r2
 8005106:	b2da      	uxtb	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	0011      	movs	r1, r2
 800510e:	224c      	movs	r2, #76	@ 0x4c
 8005110:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	731a      	strb	r2, [r3, #12]
 8005118:	f000 fb7e 	bl	8005818 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3351      	adds	r3, #81	@ 0x51
 8005120:	33ff      	adds	r3, #255	@ 0xff
 8005122:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	214c      	movs	r1, #76	@ 0x4c
 800512a:	187b      	adds	r3, r7, r1
 800512c:	8812      	ldrh	r2, [r2, #0]
 800512e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005130:	187b      	adds	r3, r7, r1
 8005132:	881a      	ldrh	r2, [r3, #0]
 8005134:	2380      	movs	r3, #128	@ 0x80
 8005136:	011b      	lsls	r3, r3, #4
 8005138:	4013      	ands	r3, r2
 800513a:	d037      	beq.n	80051ac <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2250      	movs	r2, #80	@ 0x50
 8005142:	5a9b      	ldrh	r3, [r3, r2]
 8005144:	b29b      	uxth	r3, r3
 8005146:	001a      	movs	r2, r3
 8005148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	18d2      	adds	r2, r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	18d3      	adds	r3, r2, r3
 8005156:	4a88      	ldr	r2, [pc, #544]	@ (8005378 <PCD_EP_ISR_Handler+0x340>)
 8005158:	4694      	mov	ip, r2
 800515a:	4463      	add	r3, ip
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	059b      	lsls	r3, r3, #22
 8005160:	0d9a      	lsrs	r2, r3, #22
 8005162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005164:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6818      	ldr	r0, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	22a6      	movs	r2, #166	@ 0xa6
 800516e:	0092      	lsls	r2, r2, #2
 8005170:	1899      	adds	r1, r3, r2
 8005172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005174:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005176:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005178:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800517a:	b29b      	uxth	r3, r3
 800517c:	f006 ff32 	bl	800bfe4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	881b      	ldrh	r3, [r3, #0]
 8005186:	b29a      	uxth	r2, r3
 8005188:	2010      	movs	r0, #16
 800518a:	183b      	adds	r3, r7, r0
 800518c:	497b      	ldr	r1, [pc, #492]	@ (800537c <PCD_EP_ISR_Handler+0x344>)
 800518e:	400a      	ands	r2, r1
 8005190:	801a      	strh	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	183a      	adds	r2, r7, r0
 8005198:	8812      	ldrh	r2, [r2, #0]
 800519a:	2180      	movs	r1, #128	@ 0x80
 800519c:	430a      	orrs	r2, r1
 800519e:	b292      	uxth	r2, r2
 80051a0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	0018      	movs	r0, r3
 80051a6:	f00b fd17 	bl	8010bd8 <HAL_PCD_SetupStageCallback>
 80051aa:	e335      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80051ac:	234c      	movs	r3, #76	@ 0x4c
 80051ae:	18fb      	adds	r3, r7, r3
 80051b0:	2200      	movs	r2, #0
 80051b2:	5e9b      	ldrsh	r3, [r3, r2]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	db00      	blt.n	80051ba <PCD_EP_ISR_Handler+0x182>
 80051b8:	e32e      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	881b      	ldrh	r3, [r3, #0]
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	201e      	movs	r0, #30
 80051c4:	183b      	adds	r3, r7, r0
 80051c6:	496d      	ldr	r1, [pc, #436]	@ (800537c <PCD_EP_ISR_Handler+0x344>)
 80051c8:	400a      	ands	r2, r1
 80051ca:	801a      	strh	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	183a      	adds	r2, r7, r0
 80051d2:	8812      	ldrh	r2, [r2, #0]
 80051d4:	2180      	movs	r1, #128	@ 0x80
 80051d6:	430a      	orrs	r2, r1
 80051d8:	b292      	uxth	r2, r2
 80051da:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2250      	movs	r2, #80	@ 0x50
 80051e2:	5a9b      	ldrh	r3, [r3, r2]
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	001a      	movs	r2, r3
 80051e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	18d2      	adds	r2, r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	18d3      	adds	r3, r2, r3
 80051f6:	4a60      	ldr	r2, [pc, #384]	@ (8005378 <PCD_EP_ISR_Handler+0x340>)
 80051f8:	4694      	mov	ip, r2
 80051fa:	4463      	add	r3, ip
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	059b      	lsls	r3, r3, #22
 8005200:	0d9a      	lsrs	r2, r3, #22
 8005202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005204:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d01a      	beq.n	8005244 <PCD_EP_ISR_Handler+0x20c>
 800520e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d016      	beq.n	8005244 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
 800521a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800521c:	6959      	ldr	r1, [r3, #20]
 800521e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005220:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005224:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005226:	b29b      	uxth	r3, r3
 8005228:	f006 fedc 	bl	800bfe4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800522c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800522e:	695a      	ldr	r2, [r3, #20]
 8005230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	18d2      	adds	r2, r2, r3
 8005236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005238:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2100      	movs	r1, #0
 800523e:	0018      	movs	r0, r3
 8005240:	f00b fcdf 	bl	8010c02 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	214c      	movs	r1, #76	@ 0x4c
 800524a:	187b      	adds	r3, r7, r1
 800524c:	8812      	ldrh	r2, [r2, #0]
 800524e:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005250:	187b      	adds	r3, r7, r1
 8005252:	881a      	ldrh	r2, [r3, #0]
 8005254:	2380      	movs	r3, #128	@ 0x80
 8005256:	011b      	lsls	r3, r3, #4
 8005258:	4013      	ands	r3, r2
 800525a:	d000      	beq.n	800525e <PCD_EP_ISR_Handler+0x226>
 800525c:	e2dc      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
 800525e:	187b      	adds	r3, r7, r1
 8005260:	881a      	ldrh	r2, [r3, #0]
 8005262:	23c0      	movs	r3, #192	@ 0xc0
 8005264:	019b      	lsls	r3, r3, #6
 8005266:	401a      	ands	r2, r3
 8005268:	23c0      	movs	r3, #192	@ 0xc0
 800526a:	019b      	lsls	r3, r3, #6
 800526c:	429a      	cmp	r2, r3
 800526e:	d100      	bne.n	8005272 <PCD_EP_ISR_Handler+0x23a>
 8005270:	e2d2      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	61bb      	str	r3, [r7, #24]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2250      	movs	r2, #80	@ 0x50
 800527e:	5a9b      	ldrh	r3, [r3, r2]
 8005280:	b29b      	uxth	r3, r3
 8005282:	001a      	movs	r2, r3
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	189b      	adds	r3, r3, r2
 8005288:	61bb      	str	r3, [r7, #24]
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	4a3a      	ldr	r2, [pc, #232]	@ (8005378 <PCD_EP_ISR_Handler+0x340>)
 800528e:	4694      	mov	ip, r2
 8005290:	4463      	add	r3, ip
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	881b      	ldrh	r3, [r3, #0]
 8005298:	b29b      	uxth	r3, r3
 800529a:	059b      	lsls	r3, r3, #22
 800529c:	0d9b      	lsrs	r3, r3, #22
 800529e:	b29a      	uxth	r2, r3
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	801a      	strh	r2, [r3, #0]
 80052a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d108      	bne.n	80052be <PCD_EP_ISR_Handler+0x286>
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	4a2f      	ldr	r2, [pc, #188]	@ (8005370 <PCD_EP_ISR_Handler+0x338>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	801a      	strh	r2, [r3, #0]
 80052bc:	e035      	b.n	800532a <PCD_EP_ISR_Handler+0x2f2>
 80052be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80052c4:	d817      	bhi.n	80052f6 <PCD_EP_ISR_Handler+0x2be>
 80052c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	085b      	lsrs	r3, r3, #1
 80052cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	2201      	movs	r2, #1
 80052d4:	4013      	ands	r3, r2
 80052d6:	d002      	beq.n	80052de <PCD_EP_ISR_Handler+0x2a6>
 80052d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052da:	3301      	adds	r3, #1
 80052dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	029b      	lsls	r3, r3, #10
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	4313      	orrs	r3, r2
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	801a      	strh	r2, [r3, #0]
 80052f4:	e019      	b.n	800532a <PCD_EP_ISR_Handler+0x2f2>
 80052f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	221f      	movs	r2, #31
 8005304:	4013      	ands	r3, r2
 8005306:	d102      	bne.n	800530e <PCD_EP_ISR_Handler+0x2d6>
 8005308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800530a:	3b01      	subs	r3, #1
 800530c:	647b      	str	r3, [r7, #68]	@ 0x44
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	b29a      	uxth	r2, r3
 8005314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005316:	b29b      	uxth	r3, r3
 8005318:	029b      	lsls	r3, r3, #10
 800531a:	b29b      	uxth	r3, r3
 800531c:	4313      	orrs	r3, r2
 800531e:	b29b      	uxth	r3, r3
 8005320:	4a13      	ldr	r2, [pc, #76]	@ (8005370 <PCD_EP_ISR_Handler+0x338>)
 8005322:	4313      	orrs	r3, r2
 8005324:	b29a      	uxth	r2, r3
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	881b      	ldrh	r3, [r3, #0]
 8005330:	b29a      	uxth	r2, r3
 8005332:	2012      	movs	r0, #18
 8005334:	183b      	adds	r3, r7, r0
 8005336:	4912      	ldr	r1, [pc, #72]	@ (8005380 <PCD_EP_ISR_Handler+0x348>)
 8005338:	400a      	ands	r2, r1
 800533a:	801a      	strh	r2, [r3, #0]
 800533c:	183b      	adds	r3, r7, r0
 800533e:	183a      	adds	r2, r7, r0
 8005340:	8812      	ldrh	r2, [r2, #0]
 8005342:	2180      	movs	r1, #128	@ 0x80
 8005344:	0149      	lsls	r1, r1, #5
 8005346:	404a      	eors	r2, r1
 8005348:	801a      	strh	r2, [r3, #0]
 800534a:	183b      	adds	r3, r7, r0
 800534c:	183a      	adds	r2, r7, r0
 800534e:	8812      	ldrh	r2, [r2, #0]
 8005350:	2180      	movs	r1, #128	@ 0x80
 8005352:	0189      	lsls	r1, r1, #6
 8005354:	404a      	eors	r2, r1
 8005356:	801a      	strh	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	183a      	adds	r2, r7, r0
 800535e:	8812      	ldrh	r2, [r2, #0]
 8005360:	4908      	ldr	r1, [pc, #32]	@ (8005384 <PCD_EP_ISR_Handler+0x34c>)
 8005362:	430a      	orrs	r2, r1
 8005364:	b292      	uxth	r2, r2
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	e256      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	ffff8f0f 	.word	0xffff8f0f
 8005370:	ffff8000 	.word	0xffff8000
 8005374:	00000402 	.word	0x00000402
 8005378:	00000406 	.word	0x00000406
 800537c:	00000f8f 	.word	0x00000f8f
 8005380:	ffffbf8f 	.word	0xffffbf8f
 8005384:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	001a      	movs	r2, r3
 800538e:	204f      	movs	r0, #79	@ 0x4f
 8005390:	183b      	adds	r3, r7, r0
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	18d2      	adds	r2, r2, r3
 8005398:	214c      	movs	r1, #76	@ 0x4c
 800539a:	187b      	adds	r3, r7, r1
 800539c:	8812      	ldrh	r2, [r2, #0]
 800539e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80053a0:	187b      	adds	r3, r7, r1
 80053a2:	2200      	movs	r2, #0
 80053a4:	5e9b      	ldrsh	r3, [r3, r2]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	db00      	blt.n	80053ac <PCD_EP_ISR_Handler+0x374>
 80053aa:	e0fa      	b.n	80055a2 <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	001a      	movs	r2, r3
 80053b2:	183b      	adds	r3, r7, r0
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	18d3      	adds	r3, r2, r3
 80053ba:	881b      	ldrh	r3, [r3, #0]
 80053bc:	b29a      	uxth	r2, r3
 80053be:	244a      	movs	r4, #74	@ 0x4a
 80053c0:	193b      	adds	r3, r7, r4
 80053c2:	49d1      	ldr	r1, [pc, #836]	@ (8005708 <PCD_EP_ISR_Handler+0x6d0>)
 80053c4:	400a      	ands	r2, r1
 80053c6:	801a      	strh	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	001a      	movs	r2, r3
 80053ce:	183b      	adds	r3, r7, r0
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	18d3      	adds	r3, r2, r3
 80053d6:	193a      	adds	r2, r7, r4
 80053d8:	8812      	ldrh	r2, [r2, #0]
 80053da:	2180      	movs	r1, #128	@ 0x80
 80053dc:	430a      	orrs	r2, r1
 80053de:	b292      	uxth	r2, r2
 80053e0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80053e2:	183b      	adds	r3, r7, r0
 80053e4:	781a      	ldrb	r2, [r3, #0]
 80053e6:	0013      	movs	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	189b      	adds	r3, r3, r2
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	3351      	adds	r3, #81	@ 0x51
 80053f0:	33ff      	adds	r3, #255	@ 0xff
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	18d3      	adds	r3, r2, r3
 80053f6:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80053f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053fa:	7b1b      	ldrb	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d125      	bne.n	800544c <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2250      	movs	r2, #80	@ 0x50
 8005406:	5a9b      	ldrh	r3, [r3, r2]
 8005408:	b29b      	uxth	r3, r3
 800540a:	001a      	movs	r2, r3
 800540c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	18d2      	adds	r2, r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	18d3      	adds	r3, r2, r3
 800541a:	4abc      	ldr	r2, [pc, #752]	@ (800570c <PCD_EP_ISR_Handler+0x6d4>)
 800541c:	4694      	mov	ip, r2
 800541e:	4463      	add	r3, ip
 8005420:	881a      	ldrh	r2, [r3, #0]
 8005422:	2450      	movs	r4, #80	@ 0x50
 8005424:	193b      	adds	r3, r7, r4
 8005426:	0592      	lsls	r2, r2, #22
 8005428:	0d92      	lsrs	r2, r2, #22
 800542a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800542c:	193b      	adds	r3, r7, r4
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d100      	bne.n	8005436 <PCD_EP_ISR_Handler+0x3fe>
 8005434:	e08d      	b.n	8005552 <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6818      	ldr	r0, [r3, #0]
 800543a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800543c:	6959      	ldr	r1, [r3, #20]
 800543e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005440:	88da      	ldrh	r2, [r3, #6]
 8005442:	193b      	adds	r3, r7, r4
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	f006 fdcd 	bl	800bfe4 <USB_ReadPMA>
 800544a:	e082      	b.n	8005552 <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800544c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800544e:	78db      	ldrb	r3, [r3, #3]
 8005450:	2b02      	cmp	r3, #2
 8005452:	d10c      	bne.n	800546e <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005454:	2350      	movs	r3, #80	@ 0x50
 8005456:	18fc      	adds	r4, r7, r3
 8005458:	234c      	movs	r3, #76	@ 0x4c
 800545a:	18fb      	adds	r3, r7, r3
 800545c:	881a      	ldrh	r2, [r3, #0]
 800545e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	0018      	movs	r0, r3
 8005464:	f000 f9ec 	bl	8005840 <HAL_PCD_EP_DB_Receive>
 8005468:	0003      	movs	r3, r0
 800546a:	8023      	strh	r3, [r4, #0]
 800546c:	e071      	b.n	8005552 <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	001a      	movs	r2, r3
 8005474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	18d3      	adds	r3, r2, r3
 800547c:	881b      	ldrh	r3, [r3, #0]
 800547e:	b29a      	uxth	r2, r3
 8005480:	2052      	movs	r0, #82	@ 0x52
 8005482:	183b      	adds	r3, r7, r0
 8005484:	49a2      	ldr	r1, [pc, #648]	@ (8005710 <PCD_EP_ISR_Handler+0x6d8>)
 8005486:	400a      	ands	r2, r1
 8005488:	801a      	strh	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	001a      	movs	r2, r3
 8005490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	18d3      	adds	r3, r2, r3
 8005498:	183a      	adds	r2, r7, r0
 800549a:	8812      	ldrh	r2, [r2, #0]
 800549c:	499d      	ldr	r1, [pc, #628]	@ (8005714 <PCD_EP_ISR_Handler+0x6dc>)
 800549e:	430a      	orrs	r2, r1
 80054a0:	b292      	uxth	r2, r2
 80054a2:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	001a      	movs	r2, r3
 80054aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	18d3      	adds	r3, r2, r3
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	001a      	movs	r2, r3
 80054b8:	2380      	movs	r3, #128	@ 0x80
 80054ba:	01db      	lsls	r3, r3, #7
 80054bc:	4013      	ands	r3, r2
 80054be:	d024      	beq.n	800550a <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2250      	movs	r2, #80	@ 0x50
 80054c6:	5a9b      	ldrh	r3, [r3, r2]
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	001a      	movs	r2, r3
 80054cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	18d2      	adds	r2, r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	18d3      	adds	r3, r2, r3
 80054da:	4a8f      	ldr	r2, [pc, #572]	@ (8005718 <PCD_EP_ISR_Handler+0x6e0>)
 80054dc:	4694      	mov	ip, r2
 80054de:	4463      	add	r3, ip
 80054e0:	881a      	ldrh	r2, [r3, #0]
 80054e2:	2450      	movs	r4, #80	@ 0x50
 80054e4:	193b      	adds	r3, r7, r4
 80054e6:	0592      	lsls	r2, r2, #22
 80054e8:	0d92      	lsrs	r2, r2, #22
 80054ea:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80054ec:	193b      	adds	r3, r7, r4
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d02e      	beq.n	8005552 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6818      	ldr	r0, [r3, #0]
 80054f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054fa:	6959      	ldr	r1, [r3, #20]
 80054fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054fe:	891a      	ldrh	r2, [r3, #8]
 8005500:	193b      	adds	r3, r7, r4
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	f006 fd6e 	bl	800bfe4 <USB_ReadPMA>
 8005508:	e023      	b.n	8005552 <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2250      	movs	r2, #80	@ 0x50
 8005510:	5a9b      	ldrh	r3, [r3, r2]
 8005512:	b29b      	uxth	r3, r3
 8005514:	001a      	movs	r2, r3
 8005516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	18d2      	adds	r2, r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	18d3      	adds	r3, r2, r3
 8005524:	4a79      	ldr	r2, [pc, #484]	@ (800570c <PCD_EP_ISR_Handler+0x6d4>)
 8005526:	4694      	mov	ip, r2
 8005528:	4463      	add	r3, ip
 800552a:	881a      	ldrh	r2, [r3, #0]
 800552c:	2450      	movs	r4, #80	@ 0x50
 800552e:	193b      	adds	r3, r7, r4
 8005530:	0592      	lsls	r2, r2, #22
 8005532:	0d92      	lsrs	r2, r2, #22
 8005534:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8005536:	193b      	adds	r3, r7, r4
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d009      	beq.n	8005552 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005544:	6959      	ldr	r1, [r3, #20]
 8005546:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005548:	895a      	ldrh	r2, [r3, #10]
 800554a:	193b      	adds	r3, r7, r4
 800554c:	881b      	ldrh	r3, [r3, #0]
 800554e:	f006 fd49 	bl	800bfe4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005554:	69da      	ldr	r2, [r3, #28]
 8005556:	2150      	movs	r1, #80	@ 0x50
 8005558:	187b      	adds	r3, r7, r1
 800555a:	881b      	ldrh	r3, [r3, #0]
 800555c:	18d2      	adds	r2, r2, r3
 800555e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005560:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005564:	695a      	ldr	r2, [r3, #20]
 8005566:	187b      	adds	r3, r7, r1
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	18d2      	adds	r2, r2, r3
 800556c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800556e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005570:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <PCD_EP_ISR_Handler+0x54c>
 8005578:	187b      	adds	r3, r7, r1
 800557a:	881a      	ldrh	r2, [r3, #0]
 800557c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	429a      	cmp	r2, r3
 8005582:	d207      	bcs.n	8005594 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005586:	781a      	ldrb	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	0011      	movs	r1, r2
 800558c:	0018      	movs	r0, r3
 800558e:	f00b fb38 	bl	8010c02 <HAL_PCD_DataOutStageCallback>
 8005592:	e006      	b.n	80055a2 <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800559a:	0011      	movs	r1, r2
 800559c:	0018      	movs	r0, r3
 800559e:	f005 fa6d 	bl	800aa7c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80055a2:	244c      	movs	r4, #76	@ 0x4c
 80055a4:	193b      	adds	r3, r7, r4
 80055a6:	881b      	ldrh	r3, [r3, #0]
 80055a8:	2280      	movs	r2, #128	@ 0x80
 80055aa:	4013      	ands	r3, r2
 80055ac:	d100      	bne.n	80055b0 <PCD_EP_ISR_Handler+0x578>
 80055ae:	e133      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 80055b0:	204f      	movs	r0, #79	@ 0x4f
 80055b2:	183b      	adds	r3, r7, r0
 80055b4:	781a      	ldrb	r2, [r3, #0]
 80055b6:	0013      	movs	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	189b      	adds	r3, r3, r2
 80055bc:	00db      	lsls	r3, r3, #3
 80055be:	3310      	adds	r3, #16
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	18d3      	adds	r3, r2, r3
 80055c4:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	001a      	movs	r2, r3
 80055cc:	183b      	adds	r3, r7, r0
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	18d3      	adds	r3, r2, r3
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	2542      	movs	r5, #66	@ 0x42
 80055da:	197b      	adds	r3, r7, r5
 80055dc:	494f      	ldr	r1, [pc, #316]	@ (800571c <PCD_EP_ISR_Handler+0x6e4>)
 80055de:	400a      	ands	r2, r1
 80055e0:	801a      	strh	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	001a      	movs	r2, r3
 80055e8:	183b      	adds	r3, r7, r0
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	18d3      	adds	r3, r2, r3
 80055f0:	197a      	adds	r2, r7, r5
 80055f2:	8812      	ldrh	r2, [r2, #0]
 80055f4:	494a      	ldr	r1, [pc, #296]	@ (8005720 <PCD_EP_ISR_Handler+0x6e8>)
 80055f6:	430a      	orrs	r2, r1
 80055f8:	b292      	uxth	r2, r2
 80055fa:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80055fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055fe:	78db      	ldrb	r3, [r3, #3]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d000      	beq.n	8005606 <PCD_EP_ISR_Handler+0x5ce>
 8005604:	e0af      	b.n	8005766 <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8005606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005608:	2200      	movs	r2, #0
 800560a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800560c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800560e:	7b1b      	ldrb	r3, [r3, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d100      	bne.n	8005616 <PCD_EP_ISR_Handler+0x5de>
 8005614:	e09f      	b.n	8005756 <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005616:	193b      	adds	r3, r7, r4
 8005618:	881b      	ldrh	r3, [r3, #0]
 800561a:	2240      	movs	r2, #64	@ 0x40
 800561c:	4013      	ands	r3, r2
 800561e:	d046      	beq.n	80056ae <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d125      	bne.n	8005674 <PCD_EP_ISR_Handler+0x63c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2250      	movs	r2, #80	@ 0x50
 8005634:	5a9b      	ldrh	r3, [r3, r2]
 8005636:	b29b      	uxth	r3, r3
 8005638:	001a      	movs	r2, r3
 800563a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563c:	189b      	adds	r3, r3, r2
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	00da      	lsls	r2, r3, #3
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	18d3      	adds	r3, r2, r3
 800564a:	4a33      	ldr	r2, [pc, #204]	@ (8005718 <PCD_EP_ISR_Handler+0x6e0>)
 800564c:	4694      	mov	ip, r2
 800564e:	4463      	add	r3, ip
 8005650:	623b      	str	r3, [r7, #32]
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	b29b      	uxth	r3, r3
 8005658:	059b      	lsls	r3, r3, #22
 800565a:	0d9b      	lsrs	r3, r3, #22
 800565c:	b29a      	uxth	r2, r3
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	801a      	strh	r2, [r3, #0]
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	b29b      	uxth	r3, r3
 8005668:	4a2d      	ldr	r2, [pc, #180]	@ (8005720 <PCD_EP_ISR_Handler+0x6e8>)
 800566a:	4313      	orrs	r3, r2
 800566c:	b29a      	uxth	r2, r3
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	801a      	strh	r2, [r3, #0]
 8005672:	e070      	b.n	8005756 <PCD_EP_ISR_Handler+0x71e>
 8005674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005676:	785b      	ldrb	r3, [r3, #1]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d16c      	bne.n	8005756 <PCD_EP_ISR_Handler+0x71e>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2250      	movs	r2, #80	@ 0x50
 8005688:	5a9b      	ldrh	r3, [r3, r2]
 800568a:	b29b      	uxth	r3, r3
 800568c:	001a      	movs	r2, r3
 800568e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005690:	189b      	adds	r3, r3, r2
 8005692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	00da      	lsls	r2, r3, #3
 800569a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800569c:	18d3      	adds	r3, r2, r3
 800569e:	4a1e      	ldr	r2, [pc, #120]	@ (8005718 <PCD_EP_ISR_Handler+0x6e0>)
 80056a0:	4694      	mov	ip, r2
 80056a2:	4463      	add	r3, ip
 80056a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a8:	2200      	movs	r2, #0
 80056aa:	801a      	strh	r2, [r3, #0]
 80056ac:	e053      	b.n	8005756 <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056b6:	785b      	ldrb	r3, [r3, #1]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d133      	bne.n	8005724 <PCD_EP_ISR_Handler+0x6ec>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2250      	movs	r2, #80	@ 0x50
 80056c8:	5a9b      	ldrh	r3, [r3, r2]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	001a      	movs	r2, r3
 80056ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056d0:	189b      	adds	r3, r3, r2
 80056d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80056d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	00da      	lsls	r2, r3, #3
 80056da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056dc:	18d3      	adds	r3, r2, r3
 80056de:	4a0b      	ldr	r2, [pc, #44]	@ (800570c <PCD_EP_ISR_Handler+0x6d4>)
 80056e0:	4694      	mov	ip, r2
 80056e2:	4463      	add	r3, ip
 80056e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	059b      	lsls	r3, r3, #22
 80056ee:	0d9b      	lsrs	r3, r3, #22
 80056f0:	b29a      	uxth	r2, r3
 80056f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f4:	801a      	strh	r2, [r3, #0]
 80056f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	4a08      	ldr	r2, [pc, #32]	@ (8005720 <PCD_EP_ISR_Handler+0x6e8>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	b29a      	uxth	r2, r3
 8005702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005704:	801a      	strh	r2, [r3, #0]
 8005706:	e026      	b.n	8005756 <PCD_EP_ISR_Handler+0x71e>
 8005708:	00000f8f 	.word	0x00000f8f
 800570c:	00000406 	.word	0x00000406
 8005710:	ffff8f8f 	.word	0xffff8f8f
 8005714:	ffff80c0 	.word	0xffff80c0
 8005718:	00000402 	.word	0x00000402
 800571c:	ffff8f0f 	.word	0xffff8f0f
 8005720:	ffff8000 	.word	0xffff8000
 8005724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005726:	785b      	ldrb	r3, [r3, #1]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d114      	bne.n	8005756 <PCD_EP_ISR_Handler+0x71e>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2250      	movs	r2, #80	@ 0x50
 8005732:	5a9b      	ldrh	r3, [r3, r2]
 8005734:	b29b      	uxth	r3, r3
 8005736:	001a      	movs	r2, r3
 8005738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800573a:	189b      	adds	r3, r3, r2
 800573c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800573e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	00da      	lsls	r2, r3, #3
 8005744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005746:	18d3      	adds	r3, r2, r3
 8005748:	4a3b      	ldr	r2, [pc, #236]	@ (8005838 <PCD_EP_ISR_Handler+0x800>)
 800574a:	4694      	mov	ip, r2
 800574c:	4463      	add	r3, ip
 800574e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005752:	2200      	movs	r2, #0
 8005754:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005758:	781a      	ldrb	r2, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	0011      	movs	r1, r2
 800575e:	0018      	movs	r0, r3
 8005760:	f00b fa70 	bl	8010c44 <HAL_PCD_DataInStageCallback>
 8005764:	e058      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005766:	234c      	movs	r3, #76	@ 0x4c
 8005768:	18fb      	adds	r3, r7, r3
 800576a:	881a      	ldrh	r2, [r3, #0]
 800576c:	2380      	movs	r3, #128	@ 0x80
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	4013      	ands	r3, r2
 8005772:	d149      	bne.n	8005808 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2250      	movs	r2, #80	@ 0x50
 800577a:	5a9b      	ldrh	r3, [r3, r2]
 800577c:	b29b      	uxth	r3, r3
 800577e:	001a      	movs	r2, r3
 8005780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	18d2      	adds	r2, r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	18d3      	adds	r3, r2, r3
 800578e:	4a2b      	ldr	r2, [pc, #172]	@ (800583c <PCD_EP_ISR_Handler+0x804>)
 8005790:	4694      	mov	ip, r2
 8005792:	4463      	add	r3, ip
 8005794:	881a      	ldrh	r2, [r3, #0]
 8005796:	2140      	movs	r1, #64	@ 0x40
 8005798:	187b      	adds	r3, r7, r1
 800579a:	0592      	lsls	r2, r2, #22
 800579c:	0d92      	lsrs	r2, r2, #22
 800579e:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 80057a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057a2:	699a      	ldr	r2, [r3, #24]
 80057a4:	187b      	adds	r3, r7, r1
 80057a6:	881b      	ldrh	r3, [r3, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d907      	bls.n	80057bc <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 80057ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ae:	699a      	ldr	r2, [r3, #24]
 80057b0:	187b      	adds	r3, r7, r1
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	1ad2      	subs	r2, r2, r3
 80057b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057b8:	619a      	str	r2, [r3, #24]
 80057ba:	e002      	b.n	80057c2 <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 80057bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057be:	2200      	movs	r2, #0
 80057c0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80057c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d107      	bne.n	80057da <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80057ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057cc:	781a      	ldrb	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	0011      	movs	r1, r2
 80057d2:	0018      	movs	r0, r3
 80057d4:	f00b fa36 	bl	8010c44 <HAL_PCD_DataInStageCallback>
 80057d8:	e01e      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80057da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057dc:	695a      	ldr	r2, [r3, #20]
 80057de:	2140      	movs	r1, #64	@ 0x40
 80057e0:	187b      	adds	r3, r7, r1
 80057e2:	881b      	ldrh	r3, [r3, #0]
 80057e4:	18d2      	adds	r2, r2, r3
 80057e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057e8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80057ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ec:	69da      	ldr	r2, [r3, #28]
 80057ee:	187b      	adds	r3, r7, r1
 80057f0:	881b      	ldrh	r3, [r3, #0]
 80057f2:	18d2      	adds	r2, r2, r3
 80057f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057fe:	0011      	movs	r1, r2
 8005800:	0018      	movs	r0, r3
 8005802:	f005 f93b 	bl	800aa7c <USB_EPStartXfer>
 8005806:	e007      	b.n	8005818 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005808:	234c      	movs	r3, #76	@ 0x4c
 800580a:	18fb      	adds	r3, r7, r3
 800580c:	881a      	ldrh	r2, [r3, #0]
 800580e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	0018      	movs	r0, r3
 8005814:	f000 f930 	bl	8005a78 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2244      	movs	r2, #68	@ 0x44
 800581e:	5a9b      	ldrh	r3, [r3, r2]
 8005820:	b29b      	uxth	r3, r3
 8005822:	b21b      	sxth	r3, r3
 8005824:	2b00      	cmp	r3, #0
 8005826:	da01      	bge.n	800582c <PCD_EP_ISR_Handler+0x7f4>
 8005828:	f7ff fc0c 	bl	8005044 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	0018      	movs	r0, r3
 8005830:	46bd      	mov	sp, r7
 8005832:	b016      	add	sp, #88	@ 0x58
 8005834:	bdb0      	pop	{r4, r5, r7, pc}
 8005836:	46c0      	nop			@ (mov r8, r8)
 8005838:	00000406 	.word	0x00000406
 800583c:	00000402 	.word	0x00000402

08005840 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b089      	sub	sp, #36	@ 0x24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	1dbb      	adds	r3, r7, #6
 800584c:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800584e:	1dbb      	adds	r3, r7, #6
 8005850:	881a      	ldrh	r2, [r3, #0]
 8005852:	2380      	movs	r3, #128	@ 0x80
 8005854:	01db      	lsls	r3, r3, #7
 8005856:	4013      	ands	r3, r2
 8005858:	d100      	bne.n	800585c <HAL_PCD_EP_DB_Receive+0x1c>
 800585a:	e07d      	b.n	8005958 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2250      	movs	r2, #80	@ 0x50
 8005862:	5a9b      	ldrh	r3, [r3, r2]
 8005864:	b29b      	uxth	r3, r3
 8005866:	001a      	movs	r2, r3
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	00db      	lsls	r3, r3, #3
 800586e:	18d2      	adds	r2, r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	18d3      	adds	r3, r2, r3
 8005876:	4a7a      	ldr	r2, [pc, #488]	@ (8005a60 <HAL_PCD_EP_DB_Receive+0x220>)
 8005878:	4694      	mov	ip, r2
 800587a:	4463      	add	r3, ip
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	211a      	movs	r1, #26
 8005880:	187b      	adds	r3, r7, r1
 8005882:	0592      	lsls	r2, r2, #22
 8005884:	0d92      	lsrs	r2, r2, #22
 8005886:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	699a      	ldr	r2, [r3, #24]
 800588c:	187b      	adds	r3, r7, r1
 800588e:	881b      	ldrh	r3, [r3, #0]
 8005890:	429a      	cmp	r2, r3
 8005892:	d307      	bcc.n	80058a4 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	699a      	ldr	r2, [r3, #24]
 8005898:	187b      	adds	r3, r7, r1
 800589a:	881b      	ldrh	r3, [r3, #0]
 800589c:	1ad2      	subs	r2, r2, r3
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	619a      	str	r2, [r3, #24]
 80058a2:	e002      	b.n	80058aa <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2200      	movs	r2, #0
 80058a8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d121      	bne.n	80058f6 <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	001a      	movs	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	18d3      	adds	r3, r2, r3
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	2018      	movs	r0, #24
 80058c6:	183b      	adds	r3, r7, r0
 80058c8:	4966      	ldr	r1, [pc, #408]	@ (8005a64 <HAL_PCD_EP_DB_Receive+0x224>)
 80058ca:	400a      	ands	r2, r1
 80058cc:	801a      	strh	r2, [r3, #0]
 80058ce:	183b      	adds	r3, r7, r0
 80058d0:	183a      	adds	r2, r7, r0
 80058d2:	8812      	ldrh	r2, [r2, #0]
 80058d4:	2180      	movs	r1, #128	@ 0x80
 80058d6:	0189      	lsls	r1, r1, #6
 80058d8:	404a      	eors	r2, r1
 80058da:	801a      	strh	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	001a      	movs	r2, r3
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	18d3      	adds	r3, r2, r3
 80058ea:	183a      	adds	r2, r7, r0
 80058ec:	8812      	ldrh	r2, [r2, #0]
 80058ee:	495e      	ldr	r1, [pc, #376]	@ (8005a68 <HAL_PCD_EP_DB_Receive+0x228>)
 80058f0:	430a      	orrs	r2, r1
 80058f2:	b292      	uxth	r2, r2
 80058f4:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80058f6:	1dbb      	adds	r3, r7, #6
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	2240      	movs	r2, #64	@ 0x40
 80058fc:	4013      	ands	r3, r2
 80058fe:	d01a      	beq.n	8005936 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	001a      	movs	r2, r3
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	18d3      	adds	r3, r2, r3
 800590e:	881b      	ldrh	r3, [r3, #0]
 8005910:	b29a      	uxth	r2, r3
 8005912:	2016      	movs	r0, #22
 8005914:	183b      	adds	r3, r7, r0
 8005916:	4955      	ldr	r1, [pc, #340]	@ (8005a6c <HAL_PCD_EP_DB_Receive+0x22c>)
 8005918:	400a      	ands	r2, r1
 800591a:	801a      	strh	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	001a      	movs	r2, r3
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	18d3      	adds	r3, r2, r3
 800592a:	183a      	adds	r2, r7, r0
 800592c:	8812      	ldrh	r2, [r2, #0]
 800592e:	4950      	ldr	r1, [pc, #320]	@ (8005a70 <HAL_PCD_EP_DB_Receive+0x230>)
 8005930:	430a      	orrs	r2, r1
 8005932:	b292      	uxth	r2, r2
 8005934:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005936:	241a      	movs	r4, #26
 8005938:	193b      	adds	r3, r7, r4
 800593a:	881b      	ldrh	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d100      	bne.n	8005942 <HAL_PCD_EP_DB_Receive+0x102>
 8005940:	e086      	b.n	8005a50 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	6959      	ldr	r1, [r3, #20]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	891a      	ldrh	r2, [r3, #8]
 800594e:	193b      	adds	r3, r7, r4
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	f006 fb47 	bl	800bfe4 <USB_ReadPMA>
 8005956:	e07b      	b.n	8005a50 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2250      	movs	r2, #80	@ 0x50
 800595e:	5a9b      	ldrh	r3, [r3, r2]
 8005960:	b29b      	uxth	r3, r3
 8005962:	001a      	movs	r2, r3
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	00db      	lsls	r3, r3, #3
 800596a:	18d2      	adds	r2, r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	18d3      	adds	r3, r2, r3
 8005972:	4a40      	ldr	r2, [pc, #256]	@ (8005a74 <HAL_PCD_EP_DB_Receive+0x234>)
 8005974:	4694      	mov	ip, r2
 8005976:	4463      	add	r3, ip
 8005978:	881a      	ldrh	r2, [r3, #0]
 800597a:	211a      	movs	r1, #26
 800597c:	187b      	adds	r3, r7, r1
 800597e:	0592      	lsls	r2, r2, #22
 8005980:	0d92      	lsrs	r2, r2, #22
 8005982:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	699a      	ldr	r2, [r3, #24]
 8005988:	187b      	adds	r3, r7, r1
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d307      	bcc.n	80059a0 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	699a      	ldr	r2, [r3, #24]
 8005994:	187b      	adds	r3, r7, r1
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	1ad2      	subs	r2, r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	619a      	str	r2, [r3, #24]
 800599e:	e002      	b.n	80059a6 <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2200      	movs	r2, #0
 80059a4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d121      	bne.n	80059f2 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	001a      	movs	r2, r3
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	18d3      	adds	r3, r2, r3
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	b29a      	uxth	r2, r3
 80059c0:	201e      	movs	r0, #30
 80059c2:	183b      	adds	r3, r7, r0
 80059c4:	4927      	ldr	r1, [pc, #156]	@ (8005a64 <HAL_PCD_EP_DB_Receive+0x224>)
 80059c6:	400a      	ands	r2, r1
 80059c8:	801a      	strh	r2, [r3, #0]
 80059ca:	183b      	adds	r3, r7, r0
 80059cc:	183a      	adds	r2, r7, r0
 80059ce:	8812      	ldrh	r2, [r2, #0]
 80059d0:	2180      	movs	r1, #128	@ 0x80
 80059d2:	0189      	lsls	r1, r1, #6
 80059d4:	404a      	eors	r2, r1
 80059d6:	801a      	strh	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	001a      	movs	r2, r3
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	18d3      	adds	r3, r2, r3
 80059e6:	183a      	adds	r2, r7, r0
 80059e8:	8812      	ldrh	r2, [r2, #0]
 80059ea:	491f      	ldr	r1, [pc, #124]	@ (8005a68 <HAL_PCD_EP_DB_Receive+0x228>)
 80059ec:	430a      	orrs	r2, r1
 80059ee:	b292      	uxth	r2, r2
 80059f0:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80059f2:	1dbb      	adds	r3, r7, #6
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	2240      	movs	r2, #64	@ 0x40
 80059f8:	4013      	ands	r3, r2
 80059fa:	d11a      	bne.n	8005a32 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	001a      	movs	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	18d3      	adds	r3, r2, r3
 8005a0a:	881b      	ldrh	r3, [r3, #0]
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	201c      	movs	r0, #28
 8005a10:	183b      	adds	r3, r7, r0
 8005a12:	4916      	ldr	r1, [pc, #88]	@ (8005a6c <HAL_PCD_EP_DB_Receive+0x22c>)
 8005a14:	400a      	ands	r2, r1
 8005a16:	801a      	strh	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	001a      	movs	r2, r3
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	18d3      	adds	r3, r2, r3
 8005a26:	183a      	adds	r2, r7, r0
 8005a28:	8812      	ldrh	r2, [r2, #0]
 8005a2a:	4911      	ldr	r1, [pc, #68]	@ (8005a70 <HAL_PCD_EP_DB_Receive+0x230>)
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	b292      	uxth	r2, r2
 8005a30:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005a32:	241a      	movs	r4, #26
 8005a34:	193b      	adds	r3, r7, r4
 8005a36:	881b      	ldrh	r3, [r3, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d009      	beq.n	8005a50 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6818      	ldr	r0, [r3, #0]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	6959      	ldr	r1, [r3, #20]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	895a      	ldrh	r2, [r3, #10]
 8005a48:	193b      	adds	r3, r7, r4
 8005a4a:	881b      	ldrh	r3, [r3, #0]
 8005a4c:	f006 faca 	bl	800bfe4 <USB_ReadPMA>
    }
  }

  return count;
 8005a50:	231a      	movs	r3, #26
 8005a52:	18fb      	adds	r3, r7, r3
 8005a54:	881b      	ldrh	r3, [r3, #0]
}
 8005a56:	0018      	movs	r0, r3
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	b009      	add	sp, #36	@ 0x24
 8005a5c:	bd90      	pop	{r4, r7, pc}
 8005a5e:	46c0      	nop			@ (mov r8, r8)
 8005a60:	00000402 	.word	0x00000402
 8005a64:	ffffbf8f 	.word	0xffffbf8f
 8005a68:	ffff8080 	.word	0xffff8080
 8005a6c:	ffff8f8f 	.word	0xffff8f8f
 8005a70:	ffff80c0 	.word	0xffff80c0
 8005a74:	00000406 	.word	0x00000406

08005a78 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b0a4      	sub	sp, #144	@ 0x90
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	1dbb      	adds	r3, r7, #6
 8005a84:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005a86:	1dbb      	adds	r3, r7, #6
 8005a88:	881b      	ldrh	r3, [r3, #0]
 8005a8a:	2240      	movs	r2, #64	@ 0x40
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	d100      	bne.n	8005a92 <HAL_PCD_EP_DB_Transmit+0x1a>
 8005a90:	e1e4      	b.n	8005e5c <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2250      	movs	r2, #80	@ 0x50
 8005a98:	5a9b      	ldrh	r3, [r3, r2]
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	001a      	movs	r2, r3
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	18d2      	adds	r2, r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	18d3      	adds	r3, r2, r3
 8005aac:	4ad0      	ldr	r2, [pc, #832]	@ (8005df0 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005aae:	4694      	mov	ip, r2
 8005ab0:	4463      	add	r3, ip
 8005ab2:	881a      	ldrh	r2, [r3, #0]
 8005ab4:	2188      	movs	r1, #136	@ 0x88
 8005ab6:	187b      	adds	r3, r7, r1
 8005ab8:	0592      	lsls	r2, r2, #22
 8005aba:	0d92      	lsrs	r2, r2, #22
 8005abc:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	699a      	ldr	r2, [r3, #24]
 8005ac2:	187b      	adds	r3, r7, r1
 8005ac4:	881b      	ldrh	r3, [r3, #0]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d907      	bls.n	8005ada <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	699a      	ldr	r2, [r3, #24]
 8005ace:	187b      	adds	r3, r7, r1
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	1ad2      	subs	r2, r2, r3
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	619a      	str	r2, [r3, #24]
 8005ad8:	e002      	b.n	8005ae0 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	2200      	movs	r2, #0
 8005ade:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d000      	beq.n	8005aea <HAL_PCD_EP_DB_Transmit+0x72>
 8005ae8:	e0b5      	b.n	8005c56 <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	785b      	ldrb	r3, [r3, #1]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d125      	bne.n	8005b3e <HAL_PCD_EP_DB_Transmit+0xc6>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2250      	movs	r2, #80	@ 0x50
 8005afe:	5a9b      	ldrh	r3, [r3, r2]
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	001a      	movs	r2, r3
 8005b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b06:	189b      	adds	r3, r3, r2
 8005b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	00da      	lsls	r2, r3, #3
 8005b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b12:	18d3      	adds	r3, r2, r3
 8005b14:	4ab6      	ldr	r2, [pc, #728]	@ (8005df0 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005b16:	4694      	mov	ip, r2
 8005b18:	4463      	add	r3, ip
 8005b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1e:	881b      	ldrh	r3, [r3, #0]
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	059b      	lsls	r3, r3, #22
 8005b24:	0d9b      	lsrs	r3, r3, #22
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2a:	801a      	strh	r2, [r3, #0]
 8005b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2e:	881b      	ldrh	r3, [r3, #0]
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	4ab0      	ldr	r2, [pc, #704]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3a:	801a      	strh	r2, [r3, #0]
 8005b3c:	e01b      	b.n	8005b76 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	785b      	ldrb	r3, [r3, #1]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d117      	bne.n	8005b76 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2250      	movs	r2, #80	@ 0x50
 8005b52:	5a9b      	ldrh	r3, [r3, r2]
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	001a      	movs	r2, r3
 8005b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5a:	189b      	adds	r3, r3, r2
 8005b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	00da      	lsls	r2, r3, #3
 8005b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b66:	18d3      	adds	r3, r2, r3
 8005b68:	4aa1      	ldr	r2, [pc, #644]	@ (8005df0 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005b6a:	4694      	mov	ip, r2
 8005b6c:	4463      	add	r3, ip
 8005b6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	2200      	movs	r2, #0
 8005b74:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	785b      	ldrb	r3, [r3, #1]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d125      	bne.n	8005bd0 <HAL_PCD_EP_DB_Transmit+0x158>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	61fb      	str	r3, [r7, #28]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2250      	movs	r2, #80	@ 0x50
 8005b90:	5a9b      	ldrh	r3, [r3, r2]
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	001a      	movs	r2, r3
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	189b      	adds	r3, r3, r2
 8005b9a:	61fb      	str	r3, [r7, #28]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	00da      	lsls	r2, r3, #3
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	18d3      	adds	r3, r2, r3
 8005ba6:	4a94      	ldr	r2, [pc, #592]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005ba8:	4694      	mov	ip, r2
 8005baa:	4463      	add	r3, ip
 8005bac:	61bb      	str	r3, [r7, #24]
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	059b      	lsls	r3, r3, #22
 8005bb6:	0d9b      	lsrs	r3, r3, #22
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	801a      	strh	r2, [r3, #0]
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	881b      	ldrh	r3, [r3, #0]
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	4a8b      	ldr	r2, [pc, #556]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	801a      	strh	r2, [r3, #0]
 8005bce:	e018      	b.n	8005c02 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	785b      	ldrb	r3, [r3, #1]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d114      	bne.n	8005c02 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2250      	movs	r2, #80	@ 0x50
 8005bde:	5a9b      	ldrh	r3, [r3, r2]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	001a      	movs	r2, r3
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	189b      	adds	r3, r3, r2
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	00da      	lsls	r2, r3, #3
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	18d3      	adds	r3, r2, r3
 8005bf4:	4a80      	ldr	r2, [pc, #512]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005bf6:	4694      	mov	ip, r2
 8005bf8:	4463      	add	r3, ip
 8005bfa:	623b      	str	r3, [r7, #32]
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	781a      	ldrb	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	0011      	movs	r1, r2
 8005c0a:	0018      	movs	r0, r3
 8005c0c:	f00b f81a 	bl	8010c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005c10:	1dbb      	adds	r3, r7, #6
 8005c12:	881a      	ldrh	r2, [r3, #0]
 8005c14:	2380      	movs	r3, #128	@ 0x80
 8005c16:	01db      	lsls	r3, r3, #7
 8005c18:	4013      	ands	r3, r2
 8005c1a:	d100      	bne.n	8005c1e <HAL_PCD_EP_DB_Transmit+0x1a6>
 8005c1c:	e308      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	001a      	movs	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	18d3      	adds	r3, r2, r3
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	2016      	movs	r0, #22
 8005c32:	183b      	adds	r3, r7, r0
 8005c34:	4971      	ldr	r1, [pc, #452]	@ (8005dfc <HAL_PCD_EP_DB_Transmit+0x384>)
 8005c36:	400a      	ands	r2, r1
 8005c38:	801a      	strh	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	001a      	movs	r2, r3
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	18d3      	adds	r3, r2, r3
 8005c48:	183a      	adds	r2, r7, r0
 8005c4a:	8812      	ldrh	r2, [r2, #0]
 8005c4c:	496c      	ldr	r1, [pc, #432]	@ (8005e00 <HAL_PCD_EP_DB_Transmit+0x388>)
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	b292      	uxth	r2, r2
 8005c52:	801a      	strh	r2, [r3, #0]
 8005c54:	e2ec      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005c56:	1dbb      	adds	r3, r7, #6
 8005c58:	881a      	ldrh	r2, [r3, #0]
 8005c5a:	2380      	movs	r3, #128	@ 0x80
 8005c5c:	01db      	lsls	r3, r3, #7
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d01a      	beq.n	8005c98 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	001a      	movs	r2, r3
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	18d3      	adds	r3, r2, r3
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	208a      	movs	r0, #138	@ 0x8a
 8005c76:	183b      	adds	r3, r7, r0
 8005c78:	4960      	ldr	r1, [pc, #384]	@ (8005dfc <HAL_PCD_EP_DB_Transmit+0x384>)
 8005c7a:	400a      	ands	r2, r1
 8005c7c:	801a      	strh	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	001a      	movs	r2, r3
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	18d3      	adds	r3, r2, r3
 8005c8c:	183a      	adds	r2, r7, r0
 8005c8e:	8812      	ldrh	r2, [r2, #0]
 8005c90:	495b      	ldr	r1, [pc, #364]	@ (8005e00 <HAL_PCD_EP_DB_Transmit+0x388>)
 8005c92:	430a      	orrs	r2, r1
 8005c94:	b292      	uxth	r2, r2
 8005c96:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	2224      	movs	r2, #36	@ 0x24
 8005c9c:	5c9b      	ldrb	r3, [r3, r2]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d000      	beq.n	8005ca4 <HAL_PCD_EP_DB_Transmit+0x22c>
 8005ca2:	e2c5      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	695a      	ldr	r2, [r3, #20]
 8005ca8:	2188      	movs	r1, #136	@ 0x88
 8005caa:	187b      	adds	r3, r7, r1
 8005cac:	881b      	ldrh	r3, [r3, #0]
 8005cae:	18d2      	adds	r2, r2, r3
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	69da      	ldr	r2, [r3, #28]
 8005cb8:	187b      	adds	r3, r7, r1
 8005cba:	881b      	ldrh	r3, [r3, #0]
 8005cbc:	18d2      	adds	r2, r2, r3
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	6a1a      	ldr	r2, [r3, #32]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d30c      	bcc.n	8005ce8 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	218c      	movs	r1, #140	@ 0x8c
 8005cd4:	187a      	adds	r2, r7, r1
 8005cd6:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	6a1a      	ldr	r2, [r3, #32]
 8005cdc:	187b      	adds	r3, r7, r1
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	1ad2      	subs	r2, r2, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	621a      	str	r2, [r3, #32]
 8005ce6:	e01a      	b.n	8005d1e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	6a1b      	ldr	r3, [r3, #32]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10a      	bne.n	8005d06 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8005cf0:	2388      	movs	r3, #136	@ 0x88
 8005cf2:	18fb      	adds	r3, r7, r3
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	228c      	movs	r2, #140	@ 0x8c
 8005cf8:	18ba      	adds	r2, r7, r2
 8005cfa:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2224      	movs	r2, #36	@ 0x24
 8005d00:	2100      	movs	r1, #0
 8005d02:	5499      	strb	r1, [r3, r2]
 8005d04:	e00b      	b.n	8005d1e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2224      	movs	r2, #36	@ 0x24
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	228c      	movs	r2, #140	@ 0x8c
 8005d14:	18ba      	adds	r2, r7, r2
 8005d16:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	785b      	ldrb	r3, [r3, #1]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d000      	beq.n	8005d28 <HAL_PCD_EP_DB_Transmit+0x2b0>
 8005d26:	e06d      	b.n	8005e04 <HAL_PCD_EP_DB_Transmit+0x38c>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2250      	movs	r2, #80	@ 0x50
 8005d34:	5a9b      	ldrh	r3, [r3, r2]
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	001a      	movs	r2, r3
 8005d3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d3c:	189b      	adds	r3, r3, r2
 8005d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	00da      	lsls	r2, r3, #3
 8005d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d48:	18d3      	adds	r3, r2, r3
 8005d4a:	4a29      	ldr	r2, [pc, #164]	@ (8005df0 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005d4c:	4694      	mov	ip, r2
 8005d4e:	4463      	add	r3, ip
 8005d50:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d54:	881b      	ldrh	r3, [r3, #0]
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	059b      	lsls	r3, r3, #22
 8005d5a:	0d9b      	lsrs	r3, r3, #22
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d60:	801a      	strh	r2, [r3, #0]
 8005d62:	238c      	movs	r3, #140	@ 0x8c
 8005d64:	18fb      	adds	r3, r7, r3
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d108      	bne.n	8005d7e <HAL_PCD_EP_DB_Transmit+0x306>
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6e:	881b      	ldrh	r3, [r3, #0]
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	4a20      	ldr	r2, [pc, #128]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005d74:	4313      	orrs	r3, r2
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7a:	801a      	strh	r2, [r3, #0]
 8005d7c:	e061      	b.n	8005e42 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005d7e:	228c      	movs	r2, #140	@ 0x8c
 8005d80:	18bb      	adds	r3, r7, r2
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d86:	d817      	bhi.n	8005db8 <HAL_PCD_EP_DB_Transmit+0x340>
 8005d88:	18bb      	adds	r3, r7, r2
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	085b      	lsrs	r3, r3, #1
 8005d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d90:	18bb      	adds	r3, r7, r2
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2201      	movs	r2, #1
 8005d96:	4013      	ands	r3, r2
 8005d98:	d002      	beq.n	8005da0 <HAL_PCD_EP_DB_Transmit+0x328>
 8005d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da2:	881b      	ldrh	r3, [r3, #0]
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	029b      	lsls	r3, r3, #10
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	4313      	orrs	r3, r2
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db4:	801a      	strh	r2, [r3, #0]
 8005db6:	e044      	b.n	8005e42 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005db8:	228c      	movs	r2, #140	@ 0x8c
 8005dba:	18bb      	adds	r3, r7, r2
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	095b      	lsrs	r3, r3, #5
 8005dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dc2:	18bb      	adds	r3, r7, r2
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	221f      	movs	r2, #31
 8005dc8:	4013      	ands	r3, r2
 8005dca:	d102      	bne.n	8005dd2 <HAL_PCD_EP_DB_Transmit+0x35a>
 8005dcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	b29a      	uxth	r2, r3
 8005dd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	029b      	lsls	r3, r3, #10
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	4313      	orrs	r3, r2
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	4a03      	ldr	r2, [pc, #12]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dec:	801a      	strh	r2, [r3, #0]
 8005dee:	e028      	b.n	8005e42 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005df0:	00000402 	.word	0x00000402
 8005df4:	ffff8000 	.word	0xffff8000
 8005df8:	00000406 	.word	0x00000406
 8005dfc:	ffff8f8f 	.word	0xffff8f8f
 8005e00:	ffffc080 	.word	0xffffc080
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	785b      	ldrb	r3, [r3, #1]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d11a      	bne.n	8005e42 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2250      	movs	r2, #80	@ 0x50
 8005e18:	5a9b      	ldrh	r3, [r3, r2]
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	001a      	movs	r2, r3
 8005e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e20:	189b      	adds	r3, r3, r2
 8005e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	00da      	lsls	r2, r3, #3
 8005e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e2c:	18d3      	adds	r3, r2, r3
 8005e2e:	4ad9      	ldr	r2, [pc, #868]	@ (8006194 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005e30:	4694      	mov	ip, r2
 8005e32:	4463      	add	r3, ip
 8005e34:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e36:	238c      	movs	r3, #140	@ 0x8c
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e40:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	6959      	ldr	r1, [r3, #20]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	891a      	ldrh	r2, [r3, #8]
 8005e4e:	238c      	movs	r3, #140	@ 0x8c
 8005e50:	18fb      	adds	r3, r7, r3
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	f006 f87b 	bl	800bf50 <USB_WritePMA>
 8005e5a:	e1e9      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2250      	movs	r2, #80	@ 0x50
 8005e62:	5a9b      	ldrh	r3, [r3, r2]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	001a      	movs	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	18d2      	adds	r2, r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	18d3      	adds	r3, r2, r3
 8005e76:	4ac8      	ldr	r2, [pc, #800]	@ (8006198 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005e78:	4694      	mov	ip, r2
 8005e7a:	4463      	add	r3, ip
 8005e7c:	881a      	ldrh	r2, [r3, #0]
 8005e7e:	2188      	movs	r1, #136	@ 0x88
 8005e80:	187b      	adds	r3, r7, r1
 8005e82:	0592      	lsls	r2, r2, #22
 8005e84:	0d92      	lsrs	r2, r2, #22
 8005e86:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	699a      	ldr	r2, [r3, #24]
 8005e8c:	187b      	adds	r3, r7, r1
 8005e8e:	881b      	ldrh	r3, [r3, #0]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d307      	bcc.n	8005ea4 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	699a      	ldr	r2, [r3, #24]
 8005e98:	187b      	adds	r3, r7, r1
 8005e9a:	881b      	ldrh	r3, [r3, #0]
 8005e9c:	1ad2      	subs	r2, r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	619a      	str	r2, [r3, #24]
 8005ea2:	e002      	b.n	8005eaa <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d000      	beq.n	8005eb4 <HAL_PCD_EP_DB_Transmit+0x43c>
 8005eb2:	e0bb      	b.n	800602c <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	785b      	ldrb	r3, [r3, #1]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d125      	bne.n	8005f08 <HAL_PCD_EP_DB_Transmit+0x490>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2250      	movs	r2, #80	@ 0x50
 8005ec8:	5a9b      	ldrh	r3, [r3, r2]
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	001a      	movs	r2, r3
 8005ece:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ed0:	189b      	adds	r3, r3, r2
 8005ed2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	00da      	lsls	r2, r3, #3
 8005eda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005edc:	18d3      	adds	r3, r2, r3
 8005ede:	4aad      	ldr	r2, [pc, #692]	@ (8006194 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005ee0:	4694      	mov	ip, r2
 8005ee2:	4463      	add	r3, ip
 8005ee4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ee6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	059b      	lsls	r3, r3, #22
 8005eee:	0d9b      	lsrs	r3, r3, #22
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ef4:	801a      	strh	r2, [r3, #0]
 8005ef6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	4aa7      	ldr	r2, [pc, #668]	@ (800619c <HAL_PCD_EP_DB_Transmit+0x724>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f04:	801a      	strh	r2, [r3, #0]
 8005f06:	e01b      	b.n	8005f40 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	785b      	ldrb	r3, [r3, #1]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d117      	bne.n	8005f40 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2250      	movs	r2, #80	@ 0x50
 8005f1c:	5a9b      	ldrh	r3, [r3, r2]
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	001a      	movs	r2, r3
 8005f22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f24:	189b      	adds	r3, r3, r2
 8005f26:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	00da      	lsls	r2, r3, #3
 8005f2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f30:	18d3      	adds	r3, r2, r3
 8005f32:	4a98      	ldr	r2, [pc, #608]	@ (8006194 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005f34:	4694      	mov	ip, r2
 8005f36:	4463      	add	r3, ip
 8005f38:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	677b      	str	r3, [r7, #116]	@ 0x74
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	785b      	ldrb	r3, [r3, #1]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d12b      	bne.n	8005fa6 <HAL_PCD_EP_DB_Transmit+0x52e>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2250      	movs	r2, #80	@ 0x50
 8005f5a:	5a9b      	ldrh	r3, [r3, r2]
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	001a      	movs	r2, r3
 8005f60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f62:	189b      	adds	r3, r3, r2
 8005f64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	00da      	lsls	r2, r3, #3
 8005f6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f6e:	18d3      	adds	r3, r2, r3
 8005f70:	4a89      	ldr	r2, [pc, #548]	@ (8006198 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005f72:	4694      	mov	ip, r2
 8005f74:	4463      	add	r3, ip
 8005f76:	2184      	movs	r1, #132	@ 0x84
 8005f78:	187a      	adds	r2, r7, r1
 8005f7a:	6013      	str	r3, [r2, #0]
 8005f7c:	187b      	adds	r3, r7, r1
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	881b      	ldrh	r3, [r3, #0]
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	059b      	lsls	r3, r3, #22
 8005f86:	0d9b      	lsrs	r3, r3, #22
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	187b      	adds	r3, r7, r1
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	801a      	strh	r2, [r3, #0]
 8005f90:	187b      	adds	r3, r7, r1
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	4a80      	ldr	r2, [pc, #512]	@ (800619c <HAL_PCD_EP_DB_Transmit+0x724>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	187b      	adds	r3, r7, r1
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	801a      	strh	r2, [r3, #0]
 8005fa4:	e018      	b.n	8005fd8 <HAL_PCD_EP_DB_Transmit+0x560>
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	785b      	ldrb	r3, [r3, #1]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d114      	bne.n	8005fd8 <HAL_PCD_EP_DB_Transmit+0x560>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2250      	movs	r2, #80	@ 0x50
 8005fb4:	5a9b      	ldrh	r3, [r3, r2]
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	001a      	movs	r2, r3
 8005fba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fbc:	189b      	adds	r3, r3, r2
 8005fbe:	677b      	str	r3, [r7, #116]	@ 0x74
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	00da      	lsls	r2, r3, #3
 8005fc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fc8:	18d3      	adds	r3, r2, r3
 8005fca:	4a73      	ldr	r2, [pc, #460]	@ (8006198 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005fcc:	4694      	mov	ip, r2
 8005fce:	4463      	add	r3, ip
 8005fd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	781a      	ldrb	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	0011      	movs	r1, r2
 8005fe0:	0018      	movs	r0, r3
 8005fe2:	f00a fe2f 	bl	8010c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005fe6:	1dbb      	adds	r3, r7, #6
 8005fe8:	881a      	ldrh	r2, [r3, #0]
 8005fea:	2380      	movs	r3, #128	@ 0x80
 8005fec:	01db      	lsls	r3, r3, #7
 8005fee:	4013      	ands	r3, r2
 8005ff0:	d000      	beq.n	8005ff4 <HAL_PCD_EP_DB_Transmit+0x57c>
 8005ff2:	e11d      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	001a      	movs	r2, r3
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	18d3      	adds	r3, r2, r3
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	b29a      	uxth	r2, r3
 8006006:	2082      	movs	r0, #130	@ 0x82
 8006008:	183b      	adds	r3, r7, r0
 800600a:	4965      	ldr	r1, [pc, #404]	@ (80061a0 <HAL_PCD_EP_DB_Transmit+0x728>)
 800600c:	400a      	ands	r2, r1
 800600e:	801a      	strh	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	001a      	movs	r2, r3
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	18d3      	adds	r3, r2, r3
 800601e:	183a      	adds	r2, r7, r0
 8006020:	8812      	ldrh	r2, [r2, #0]
 8006022:	4960      	ldr	r1, [pc, #384]	@ (80061a4 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8006024:	430a      	orrs	r2, r1
 8006026:	b292      	uxth	r2, r2
 8006028:	801a      	strh	r2, [r3, #0]
 800602a:	e101      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800602c:	1dbb      	adds	r3, r7, #6
 800602e:	881a      	ldrh	r2, [r3, #0]
 8006030:	2380      	movs	r3, #128	@ 0x80
 8006032:	01db      	lsls	r3, r3, #7
 8006034:	4013      	ands	r3, r2
 8006036:	d11a      	bne.n	800606e <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	001a      	movs	r2, r3
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	18d3      	adds	r3, r2, r3
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	b29a      	uxth	r2, r3
 800604a:	204e      	movs	r0, #78	@ 0x4e
 800604c:	183b      	adds	r3, r7, r0
 800604e:	4954      	ldr	r1, [pc, #336]	@ (80061a0 <HAL_PCD_EP_DB_Transmit+0x728>)
 8006050:	400a      	ands	r2, r1
 8006052:	801a      	strh	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	001a      	movs	r2, r3
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	18d3      	adds	r3, r2, r3
 8006062:	183a      	adds	r2, r7, r0
 8006064:	8812      	ldrh	r2, [r2, #0]
 8006066:	494f      	ldr	r1, [pc, #316]	@ (80061a4 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8006068:	430a      	orrs	r2, r1
 800606a:	b292      	uxth	r2, r2
 800606c:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2224      	movs	r2, #36	@ 0x24
 8006072:	5c9b      	ldrb	r3, [r3, r2]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d000      	beq.n	800607a <HAL_PCD_EP_DB_Transmit+0x602>
 8006078:	e0da      	b.n	8006230 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	695a      	ldr	r2, [r3, #20]
 800607e:	2188      	movs	r1, #136	@ 0x88
 8006080:	187b      	adds	r3, r7, r1
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	18d2      	adds	r2, r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	69da      	ldr	r2, [r3, #28]
 800608e:	187b      	adds	r3, r7, r1
 8006090:	881b      	ldrh	r3, [r3, #0]
 8006092:	18d2      	adds	r2, r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	6a1a      	ldr	r2, [r3, #32]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d30c      	bcc.n	80060be <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	218c      	movs	r1, #140	@ 0x8c
 80060aa:	187a      	adds	r2, r7, r1
 80060ac:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	6a1a      	ldr	r2, [r3, #32]
 80060b2:	187b      	adds	r3, r7, r1
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	1ad2      	subs	r2, r2, r3
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	621a      	str	r2, [r3, #32]
 80060bc:	e01a      	b.n	80060f4 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10a      	bne.n	80060dc <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 80060c6:	2388      	movs	r3, #136	@ 0x88
 80060c8:	18fb      	adds	r3, r7, r3
 80060ca:	881b      	ldrh	r3, [r3, #0]
 80060cc:	228c      	movs	r2, #140	@ 0x8c
 80060ce:	18ba      	adds	r2, r7, r2
 80060d0:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	2224      	movs	r2, #36	@ 0x24
 80060d6:	2100      	movs	r1, #0
 80060d8:	5499      	strb	r1, [r3, r2]
 80060da:	e00b      	b.n	80060f4 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	6a1b      	ldr	r3, [r3, #32]
 80060e0:	228c      	movs	r2, #140	@ 0x8c
 80060e2:	18ba      	adds	r2, r7, r2
 80060e4:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2200      	movs	r2, #0
 80060ea:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	2224      	movs	r2, #36	@ 0x24
 80060f0:	2100      	movs	r1, #0
 80060f2:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	785b      	ldrb	r3, [r3, #1]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d000      	beq.n	8006104 <HAL_PCD_EP_DB_Transmit+0x68c>
 8006102:	e06d      	b.n	80061e0 <HAL_PCD_EP_DB_Transmit+0x768>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2250      	movs	r2, #80	@ 0x50
 8006110:	5a9b      	ldrh	r3, [r3, r2]
 8006112:	b29b      	uxth	r3, r3
 8006114:	001a      	movs	r2, r3
 8006116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006118:	189b      	adds	r3, r3, r2
 800611a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	00da      	lsls	r2, r3, #3
 8006122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006124:	18d3      	adds	r3, r2, r3
 8006126:	4a1c      	ldr	r2, [pc, #112]	@ (8006198 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006128:	4694      	mov	ip, r2
 800612a:	4463      	add	r3, ip
 800612c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800612e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	b29b      	uxth	r3, r3
 8006134:	059b      	lsls	r3, r3, #22
 8006136:	0d9b      	lsrs	r3, r3, #22
 8006138:	b29a      	uxth	r2, r3
 800613a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800613c:	801a      	strh	r2, [r3, #0]
 800613e:	238c      	movs	r3, #140	@ 0x8c
 8006140:	18fb      	adds	r3, r7, r3
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d108      	bne.n	800615a <HAL_PCD_EP_DB_Transmit+0x6e2>
 8006148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800614a:	881b      	ldrh	r3, [r3, #0]
 800614c:	b29b      	uxth	r3, r3
 800614e:	4a13      	ldr	r2, [pc, #76]	@ (800619c <HAL_PCD_EP_DB_Transmit+0x724>)
 8006150:	4313      	orrs	r3, r2
 8006152:	b29a      	uxth	r2, r3
 8006154:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006156:	801a      	strh	r2, [r3, #0]
 8006158:	e05e      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800615a:	228c      	movs	r2, #140	@ 0x8c
 800615c:	18bb      	adds	r3, r7, r2
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b3e      	cmp	r3, #62	@ 0x3e
 8006162:	d821      	bhi.n	80061a8 <HAL_PCD_EP_DB_Transmit+0x730>
 8006164:	18bb      	adds	r3, r7, r2
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	085b      	lsrs	r3, r3, #1
 800616a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800616c:	18bb      	adds	r3, r7, r2
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2201      	movs	r2, #1
 8006172:	4013      	ands	r3, r2
 8006174:	d002      	beq.n	800617c <HAL_PCD_EP_DB_Transmit+0x704>
 8006176:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006178:	3301      	adds	r3, #1
 800617a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800617c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800617e:	881b      	ldrh	r3, [r3, #0]
 8006180:	b29a      	uxth	r2, r3
 8006182:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006184:	b29b      	uxth	r3, r3
 8006186:	029b      	lsls	r3, r3, #10
 8006188:	b29b      	uxth	r3, r3
 800618a:	4313      	orrs	r3, r2
 800618c:	b29a      	uxth	r2, r3
 800618e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006190:	801a      	strh	r2, [r3, #0]
 8006192:	e041      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006194:	00000402 	.word	0x00000402
 8006198:	00000406 	.word	0x00000406
 800619c:	ffff8000 	.word	0xffff8000
 80061a0:	ffff8f8f 	.word	0xffff8f8f
 80061a4:	ffffc080 	.word	0xffffc080
 80061a8:	228c      	movs	r2, #140	@ 0x8c
 80061aa:	18bb      	adds	r3, r7, r2
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061b2:	18bb      	adds	r3, r7, r2
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	221f      	movs	r2, #31
 80061b8:	4013      	ands	r3, r2
 80061ba:	d102      	bne.n	80061c2 <HAL_PCD_EP_DB_Transmit+0x74a>
 80061bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061be:	3b01      	subs	r3, #1
 80061c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061c4:	881b      	ldrh	r3, [r3, #0]
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	029b      	lsls	r3, r3, #10
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	4a2c      	ldr	r2, [pc, #176]	@ (8006288 <HAL_PCD_EP_DB_Transmit+0x810>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	b29a      	uxth	r2, r3
 80061da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061dc:	801a      	strh	r2, [r3, #0]
 80061de:	e01b      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	785b      	ldrb	r3, [r3, #1]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d117      	bne.n	8006218 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2250      	movs	r2, #80	@ 0x50
 80061ee:	5a9b      	ldrh	r3, [r3, r2]
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	001a      	movs	r2, r3
 80061f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061f6:	189b      	adds	r3, r3, r2
 80061f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	00da      	lsls	r2, r3, #3
 8006200:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006202:	18d3      	adds	r3, r2, r3
 8006204:	4a21      	ldr	r2, [pc, #132]	@ (800628c <HAL_PCD_EP_DB_Transmit+0x814>)
 8006206:	4694      	mov	ip, r2
 8006208:	4463      	add	r3, ip
 800620a:	653b      	str	r3, [r7, #80]	@ 0x50
 800620c:	238c      	movs	r3, #140	@ 0x8c
 800620e:	18fb      	adds	r3, r7, r3
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	b29a      	uxth	r2, r3
 8006214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006216:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6818      	ldr	r0, [r3, #0]
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	6959      	ldr	r1, [r3, #20]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	895a      	ldrh	r2, [r3, #10]
 8006224:	238c      	movs	r3, #140	@ 0x8c
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	b29b      	uxth	r3, r3
 800622c:	f005 fe90 	bl	800bf50 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	001a      	movs	r2, r3
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	18d3      	adds	r3, r2, r3
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	b29a      	uxth	r2, r3
 8006242:	2014      	movs	r0, #20
 8006244:	183b      	adds	r3, r7, r0
 8006246:	4912      	ldr	r1, [pc, #72]	@ (8006290 <HAL_PCD_EP_DB_Transmit+0x818>)
 8006248:	400a      	ands	r2, r1
 800624a:	801a      	strh	r2, [r3, #0]
 800624c:	183b      	adds	r3, r7, r0
 800624e:	183a      	adds	r2, r7, r0
 8006250:	8812      	ldrh	r2, [r2, #0]
 8006252:	2110      	movs	r1, #16
 8006254:	404a      	eors	r2, r1
 8006256:	801a      	strh	r2, [r3, #0]
 8006258:	183b      	adds	r3, r7, r0
 800625a:	183a      	adds	r2, r7, r0
 800625c:	8812      	ldrh	r2, [r2, #0]
 800625e:	2120      	movs	r1, #32
 8006260:	404a      	eors	r2, r1
 8006262:	801a      	strh	r2, [r3, #0]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	001a      	movs	r2, r3
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	18d3      	adds	r3, r2, r3
 8006272:	183a      	adds	r2, r7, r0
 8006274:	8812      	ldrh	r2, [r2, #0]
 8006276:	4907      	ldr	r1, [pc, #28]	@ (8006294 <HAL_PCD_EP_DB_Transmit+0x81c>)
 8006278:	430a      	orrs	r2, r1
 800627a:	b292      	uxth	r2, r2
 800627c:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	0018      	movs	r0, r3
 8006282:	46bd      	mov	sp, r7
 8006284:	b024      	add	sp, #144	@ 0x90
 8006286:	bd80      	pop	{r7, pc}
 8006288:	ffff8000 	.word	0xffff8000
 800628c:	00000406 	.word	0x00000406
 8006290:	ffff8fbf 	.word	0xffff8fbf
 8006294:	ffff8080 	.word	0xffff8080

08006298 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006298:	b590      	push	{r4, r7, lr}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	0008      	movs	r0, r1
 80062a2:	0011      	movs	r1, r2
 80062a4:	607b      	str	r3, [r7, #4]
 80062a6:	240a      	movs	r4, #10
 80062a8:	193b      	adds	r3, r7, r4
 80062aa:	1c02      	adds	r2, r0, #0
 80062ac:	801a      	strh	r2, [r3, #0]
 80062ae:	2308      	movs	r3, #8
 80062b0:	18fb      	adds	r3, r7, r3
 80062b2:	1c0a      	adds	r2, r1, #0
 80062b4:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80062b6:	0021      	movs	r1, r4
 80062b8:	187b      	adds	r3, r7, r1
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	2280      	movs	r2, #128	@ 0x80
 80062be:	4013      	ands	r3, r2
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00c      	beq.n	80062e0 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062c6:	187b      	adds	r3, r7, r1
 80062c8:	881b      	ldrh	r3, [r3, #0]
 80062ca:	2207      	movs	r2, #7
 80062cc:	401a      	ands	r2, r3
 80062ce:	0013      	movs	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	189b      	adds	r3, r3, r2
 80062d4:	00db      	lsls	r3, r3, #3
 80062d6:	3310      	adds	r3, #16
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	18d3      	adds	r3, r2, r3
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	e00b      	b.n	80062f8 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062e0:	230a      	movs	r3, #10
 80062e2:	18fb      	adds	r3, r7, r3
 80062e4:	881a      	ldrh	r2, [r3, #0]
 80062e6:	0013      	movs	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	189b      	adds	r3, r3, r2
 80062ec:	00db      	lsls	r3, r3, #3
 80062ee:	3351      	adds	r3, #81	@ 0x51
 80062f0:	33ff      	adds	r3, #255	@ 0xff
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	18d3      	adds	r3, r2, r3
 80062f6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80062f8:	2308      	movs	r3, #8
 80062fa:	18fb      	adds	r3, r7, r3
 80062fc:	881b      	ldrh	r3, [r3, #0]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d107      	bne.n	8006312 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	2200      	movs	r2, #0
 8006306:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	b29a      	uxth	r2, r3
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	80da      	strh	r2, [r3, #6]
 8006310:	e00b      	b.n	800632a <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2201      	movs	r2, #1
 8006316:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	b29a      	uxth	r2, r3
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	0c1b      	lsrs	r3, r3, #16
 8006324:	b29a      	uxth	r2, r3
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	0018      	movs	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	b007      	add	sp, #28
 8006332:	bd90      	pop	{r4, r7, pc}

08006334 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	23b4      	movs	r3, #180	@ 0xb4
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	2101      	movs	r1, #1
 800634a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	23b2      	movs	r3, #178	@ 0xb2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	2100      	movs	r1, #0
 8006354:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2254      	movs	r2, #84	@ 0x54
 800635a:	5a9b      	ldrh	r3, [r3, r2]
 800635c:	b29b      	uxth	r3, r3
 800635e:	2201      	movs	r2, #1
 8006360:	4313      	orrs	r3, r2
 8006362:	b299      	uxth	r1, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2254      	movs	r2, #84	@ 0x54
 8006368:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2254      	movs	r2, #84	@ 0x54
 800636e:	5a9b      	ldrh	r3, [r3, r2]
 8006370:	b29b      	uxth	r3, r3
 8006372:	2202      	movs	r2, #2
 8006374:	4313      	orrs	r3, r2
 8006376:	b299      	uxth	r1, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2254      	movs	r2, #84	@ 0x54
 800637c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	0018      	movs	r0, r3
 8006382:	46bd      	mov	sp, r7
 8006384:	b004      	add	sp, #16
 8006386:	bd80      	pop	{r7, pc}

08006388 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	000a      	movs	r2, r1
 8006392:	1cfb      	adds	r3, r7, #3
 8006394:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006396:	46c0      	nop			@ (mov r8, r8)
 8006398:	46bd      	mov	sp, r7
 800639a:	b002      	add	sp, #8
 800639c:	bd80      	pop	{r7, pc}
	...

080063a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d102      	bne.n	80063b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	f000 fb76 	bl	8006aa0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2201      	movs	r2, #1
 80063ba:	4013      	ands	r3, r2
 80063bc:	d100      	bne.n	80063c0 <HAL_RCC_OscConfig+0x20>
 80063be:	e08e      	b.n	80064de <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80063c0:	4bc5      	ldr	r3, [pc, #788]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	220c      	movs	r2, #12
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b04      	cmp	r3, #4
 80063ca:	d00e      	beq.n	80063ea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80063cc:	4bc2      	ldr	r3, [pc, #776]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	220c      	movs	r2, #12
 80063d2:	4013      	ands	r3, r2
 80063d4:	2b08      	cmp	r3, #8
 80063d6:	d117      	bne.n	8006408 <HAL_RCC_OscConfig+0x68>
 80063d8:	4bbf      	ldr	r3, [pc, #764]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	23c0      	movs	r3, #192	@ 0xc0
 80063de:	025b      	lsls	r3, r3, #9
 80063e0:	401a      	ands	r2, r3
 80063e2:	2380      	movs	r3, #128	@ 0x80
 80063e4:	025b      	lsls	r3, r3, #9
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d10e      	bne.n	8006408 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063ea:	4bbb      	ldr	r3, [pc, #748]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	2380      	movs	r3, #128	@ 0x80
 80063f0:	029b      	lsls	r3, r3, #10
 80063f2:	4013      	ands	r3, r2
 80063f4:	d100      	bne.n	80063f8 <HAL_RCC_OscConfig+0x58>
 80063f6:	e071      	b.n	80064dc <HAL_RCC_OscConfig+0x13c>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d000      	beq.n	8006402 <HAL_RCC_OscConfig+0x62>
 8006400:	e06c      	b.n	80064dc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	f000 fb4c 	bl	8006aa0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d107      	bne.n	8006420 <HAL_RCC_OscConfig+0x80>
 8006410:	4bb1      	ldr	r3, [pc, #708]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	4bb0      	ldr	r3, [pc, #704]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006416:	2180      	movs	r1, #128	@ 0x80
 8006418:	0249      	lsls	r1, r1, #9
 800641a:	430a      	orrs	r2, r1
 800641c:	601a      	str	r2, [r3, #0]
 800641e:	e02f      	b.n	8006480 <HAL_RCC_OscConfig+0xe0>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10c      	bne.n	8006442 <HAL_RCC_OscConfig+0xa2>
 8006428:	4bab      	ldr	r3, [pc, #684]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	4baa      	ldr	r3, [pc, #680]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800642e:	49ab      	ldr	r1, [pc, #684]	@ (80066dc <HAL_RCC_OscConfig+0x33c>)
 8006430:	400a      	ands	r2, r1
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	4ba8      	ldr	r3, [pc, #672]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	4ba7      	ldr	r3, [pc, #668]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800643a:	49a9      	ldr	r1, [pc, #676]	@ (80066e0 <HAL_RCC_OscConfig+0x340>)
 800643c:	400a      	ands	r2, r1
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	e01e      	b.n	8006480 <HAL_RCC_OscConfig+0xe0>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	2b05      	cmp	r3, #5
 8006448:	d10e      	bne.n	8006468 <HAL_RCC_OscConfig+0xc8>
 800644a:	4ba3      	ldr	r3, [pc, #652]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	4ba2      	ldr	r3, [pc, #648]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	02c9      	lsls	r1, r1, #11
 8006454:	430a      	orrs	r2, r1
 8006456:	601a      	str	r2, [r3, #0]
 8006458:	4b9f      	ldr	r3, [pc, #636]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	4b9e      	ldr	r3, [pc, #632]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800645e:	2180      	movs	r1, #128	@ 0x80
 8006460:	0249      	lsls	r1, r1, #9
 8006462:	430a      	orrs	r2, r1
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	e00b      	b.n	8006480 <HAL_RCC_OscConfig+0xe0>
 8006468:	4b9b      	ldr	r3, [pc, #620]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	4b9a      	ldr	r3, [pc, #616]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800646e:	499b      	ldr	r1, [pc, #620]	@ (80066dc <HAL_RCC_OscConfig+0x33c>)
 8006470:	400a      	ands	r2, r1
 8006472:	601a      	str	r2, [r3, #0]
 8006474:	4b98      	ldr	r3, [pc, #608]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	4b97      	ldr	r3, [pc, #604]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800647a:	4999      	ldr	r1, [pc, #612]	@ (80066e0 <HAL_RCC_OscConfig+0x340>)
 800647c:	400a      	ands	r2, r1
 800647e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d014      	beq.n	80064b2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006488:	f7fd f9cc 	bl	8003824 <HAL_GetTick>
 800648c:	0003      	movs	r3, r0
 800648e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006490:	e008      	b.n	80064a4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006492:	f7fd f9c7 	bl	8003824 <HAL_GetTick>
 8006496:	0002      	movs	r2, r0
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b64      	cmp	r3, #100	@ 0x64
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e2fd      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064a4:	4b8c      	ldr	r3, [pc, #560]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	2380      	movs	r3, #128	@ 0x80
 80064aa:	029b      	lsls	r3, r3, #10
 80064ac:	4013      	ands	r3, r2
 80064ae:	d0f0      	beq.n	8006492 <HAL_RCC_OscConfig+0xf2>
 80064b0:	e015      	b.n	80064de <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b2:	f7fd f9b7 	bl	8003824 <HAL_GetTick>
 80064b6:	0003      	movs	r3, r0
 80064b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064bc:	f7fd f9b2 	bl	8003824 <HAL_GetTick>
 80064c0:	0002      	movs	r2, r0
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b64      	cmp	r3, #100	@ 0x64
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e2e8      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ce:	4b82      	ldr	r3, [pc, #520]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	2380      	movs	r3, #128	@ 0x80
 80064d4:	029b      	lsls	r3, r3, #10
 80064d6:	4013      	ands	r3, r2
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0x11c>
 80064da:	e000      	b.n	80064de <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064dc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2202      	movs	r2, #2
 80064e4:	4013      	ands	r3, r2
 80064e6:	d100      	bne.n	80064ea <HAL_RCC_OscConfig+0x14a>
 80064e8:	e06c      	b.n	80065c4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80064ea:	4b7b      	ldr	r3, [pc, #492]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	220c      	movs	r2, #12
 80064f0:	4013      	ands	r3, r2
 80064f2:	d00e      	beq.n	8006512 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80064f4:	4b78      	ldr	r3, [pc, #480]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	220c      	movs	r2, #12
 80064fa:	4013      	ands	r3, r2
 80064fc:	2b08      	cmp	r3, #8
 80064fe:	d11f      	bne.n	8006540 <HAL_RCC_OscConfig+0x1a0>
 8006500:	4b75      	ldr	r3, [pc, #468]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	23c0      	movs	r3, #192	@ 0xc0
 8006506:	025b      	lsls	r3, r3, #9
 8006508:	401a      	ands	r2, r3
 800650a:	2380      	movs	r3, #128	@ 0x80
 800650c:	021b      	lsls	r3, r3, #8
 800650e:	429a      	cmp	r2, r3
 8006510:	d116      	bne.n	8006540 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006512:	4b71      	ldr	r3, [pc, #452]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2202      	movs	r2, #2
 8006518:	4013      	ands	r3, r2
 800651a:	d005      	beq.n	8006528 <HAL_RCC_OscConfig+0x188>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d001      	beq.n	8006528 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e2bb      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006528:	4b6b      	ldr	r3, [pc, #428]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	22f8      	movs	r2, #248	@ 0xf8
 800652e:	4393      	bics	r3, r2
 8006530:	0019      	movs	r1, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	00da      	lsls	r2, r3, #3
 8006538:	4b67      	ldr	r3, [pc, #412]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800653a:	430a      	orrs	r2, r1
 800653c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800653e:	e041      	b.n	80065c4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d024      	beq.n	8006592 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006548:	4b63      	ldr	r3, [pc, #396]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	4b62      	ldr	r3, [pc, #392]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800654e:	2101      	movs	r1, #1
 8006550:	430a      	orrs	r2, r1
 8006552:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006554:	f7fd f966 	bl	8003824 <HAL_GetTick>
 8006558:	0003      	movs	r3, r0
 800655a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800655c:	e008      	b.n	8006570 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800655e:	f7fd f961 	bl	8003824 <HAL_GetTick>
 8006562:	0002      	movs	r2, r0
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	2b02      	cmp	r3, #2
 800656a:	d901      	bls.n	8006570 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e297      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006570:	4b59      	ldr	r3, [pc, #356]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2202      	movs	r2, #2
 8006576:	4013      	ands	r3, r2
 8006578:	d0f1      	beq.n	800655e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800657a:	4b57      	ldr	r3, [pc, #348]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	22f8      	movs	r2, #248	@ 0xf8
 8006580:	4393      	bics	r3, r2
 8006582:	0019      	movs	r1, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	00da      	lsls	r2, r3, #3
 800658a:	4b53      	ldr	r3, [pc, #332]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800658c:	430a      	orrs	r2, r1
 800658e:	601a      	str	r2, [r3, #0]
 8006590:	e018      	b.n	80065c4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006592:	4b51      	ldr	r3, [pc, #324]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	4b50      	ldr	r3, [pc, #320]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006598:	2101      	movs	r1, #1
 800659a:	438a      	bics	r2, r1
 800659c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800659e:	f7fd f941 	bl	8003824 <HAL_GetTick>
 80065a2:	0003      	movs	r3, r0
 80065a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065a6:	e008      	b.n	80065ba <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065a8:	f7fd f93c 	bl	8003824 <HAL_GetTick>
 80065ac:	0002      	movs	r2, r0
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e272      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065ba:	4b47      	ldr	r3, [pc, #284]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2202      	movs	r2, #2
 80065c0:	4013      	ands	r3, r2
 80065c2:	d1f1      	bne.n	80065a8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2208      	movs	r2, #8
 80065ca:	4013      	ands	r3, r2
 80065cc:	d036      	beq.n	800663c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d019      	beq.n	800660a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065d6:	4b40      	ldr	r3, [pc, #256]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80065d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065da:	4b3f      	ldr	r3, [pc, #252]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80065dc:	2101      	movs	r1, #1
 80065de:	430a      	orrs	r2, r1
 80065e0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065e2:	f7fd f91f 	bl	8003824 <HAL_GetTick>
 80065e6:	0003      	movs	r3, r0
 80065e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065ea:	e008      	b.n	80065fe <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065ec:	f7fd f91a 	bl	8003824 <HAL_GetTick>
 80065f0:	0002      	movs	r2, r0
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e250      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065fe:	4b36      	ldr	r3, [pc, #216]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006602:	2202      	movs	r2, #2
 8006604:	4013      	ands	r3, r2
 8006606:	d0f1      	beq.n	80065ec <HAL_RCC_OscConfig+0x24c>
 8006608:	e018      	b.n	800663c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800660a:	4b33      	ldr	r3, [pc, #204]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800660c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800660e:	4b32      	ldr	r3, [pc, #200]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006610:	2101      	movs	r1, #1
 8006612:	438a      	bics	r2, r1
 8006614:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006616:	f7fd f905 	bl	8003824 <HAL_GetTick>
 800661a:	0003      	movs	r3, r0
 800661c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800661e:	e008      	b.n	8006632 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006620:	f7fd f900 	bl	8003824 <HAL_GetTick>
 8006624:	0002      	movs	r2, r0
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b02      	cmp	r3, #2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e236      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006632:	4b29      	ldr	r3, [pc, #164]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006636:	2202      	movs	r2, #2
 8006638:	4013      	ands	r3, r2
 800663a:	d1f1      	bne.n	8006620 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2204      	movs	r2, #4
 8006642:	4013      	ands	r3, r2
 8006644:	d100      	bne.n	8006648 <HAL_RCC_OscConfig+0x2a8>
 8006646:	e0b5      	b.n	80067b4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006648:	201f      	movs	r0, #31
 800664a:	183b      	adds	r3, r7, r0
 800664c:	2200      	movs	r2, #0
 800664e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006650:	4b21      	ldr	r3, [pc, #132]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006652:	69da      	ldr	r2, [r3, #28]
 8006654:	2380      	movs	r3, #128	@ 0x80
 8006656:	055b      	lsls	r3, r3, #21
 8006658:	4013      	ands	r3, r2
 800665a:	d110      	bne.n	800667e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800665c:	4b1e      	ldr	r3, [pc, #120]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800665e:	69da      	ldr	r2, [r3, #28]
 8006660:	4b1d      	ldr	r3, [pc, #116]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 8006662:	2180      	movs	r1, #128	@ 0x80
 8006664:	0549      	lsls	r1, r1, #21
 8006666:	430a      	orrs	r2, r1
 8006668:	61da      	str	r2, [r3, #28]
 800666a:	4b1b      	ldr	r3, [pc, #108]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 800666c:	69da      	ldr	r2, [r3, #28]
 800666e:	2380      	movs	r3, #128	@ 0x80
 8006670:	055b      	lsls	r3, r3, #21
 8006672:	4013      	ands	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]
 8006676:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006678:	183b      	adds	r3, r7, r0
 800667a:	2201      	movs	r2, #1
 800667c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800667e:	4b19      	ldr	r3, [pc, #100]	@ (80066e4 <HAL_RCC_OscConfig+0x344>)
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	2380      	movs	r3, #128	@ 0x80
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	4013      	ands	r3, r2
 8006688:	d11a      	bne.n	80066c0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800668a:	4b16      	ldr	r3, [pc, #88]	@ (80066e4 <HAL_RCC_OscConfig+0x344>)
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	4b15      	ldr	r3, [pc, #84]	@ (80066e4 <HAL_RCC_OscConfig+0x344>)
 8006690:	2180      	movs	r1, #128	@ 0x80
 8006692:	0049      	lsls	r1, r1, #1
 8006694:	430a      	orrs	r2, r1
 8006696:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006698:	f7fd f8c4 	bl	8003824 <HAL_GetTick>
 800669c:	0003      	movs	r3, r0
 800669e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066a2:	f7fd f8bf 	bl	8003824 <HAL_GetTick>
 80066a6:	0002      	movs	r2, r0
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b64      	cmp	r3, #100	@ 0x64
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e1f5      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066b4:	4b0b      	ldr	r3, [pc, #44]	@ (80066e4 <HAL_RCC_OscConfig+0x344>)
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	2380      	movs	r3, #128	@ 0x80
 80066ba:	005b      	lsls	r3, r3, #1
 80066bc:	4013      	ands	r3, r2
 80066be:	d0f0      	beq.n	80066a2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d10f      	bne.n	80066e8 <HAL_RCC_OscConfig+0x348>
 80066c8:	4b03      	ldr	r3, [pc, #12]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80066ca:	6a1a      	ldr	r2, [r3, #32]
 80066cc:	4b02      	ldr	r3, [pc, #8]	@ (80066d8 <HAL_RCC_OscConfig+0x338>)
 80066ce:	2101      	movs	r1, #1
 80066d0:	430a      	orrs	r2, r1
 80066d2:	621a      	str	r2, [r3, #32]
 80066d4:	e036      	b.n	8006744 <HAL_RCC_OscConfig+0x3a4>
 80066d6:	46c0      	nop			@ (mov r8, r8)
 80066d8:	40021000 	.word	0x40021000
 80066dc:	fffeffff 	.word	0xfffeffff
 80066e0:	fffbffff 	.word	0xfffbffff
 80066e4:	40007000 	.word	0x40007000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10c      	bne.n	800670a <HAL_RCC_OscConfig+0x36a>
 80066f0:	4bca      	ldr	r3, [pc, #808]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80066f2:	6a1a      	ldr	r2, [r3, #32]
 80066f4:	4bc9      	ldr	r3, [pc, #804]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80066f6:	2101      	movs	r1, #1
 80066f8:	438a      	bics	r2, r1
 80066fa:	621a      	str	r2, [r3, #32]
 80066fc:	4bc7      	ldr	r3, [pc, #796]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80066fe:	6a1a      	ldr	r2, [r3, #32]
 8006700:	4bc6      	ldr	r3, [pc, #792]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006702:	2104      	movs	r1, #4
 8006704:	438a      	bics	r2, r1
 8006706:	621a      	str	r2, [r3, #32]
 8006708:	e01c      	b.n	8006744 <HAL_RCC_OscConfig+0x3a4>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	2b05      	cmp	r3, #5
 8006710:	d10c      	bne.n	800672c <HAL_RCC_OscConfig+0x38c>
 8006712:	4bc2      	ldr	r3, [pc, #776]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006714:	6a1a      	ldr	r2, [r3, #32]
 8006716:	4bc1      	ldr	r3, [pc, #772]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006718:	2104      	movs	r1, #4
 800671a:	430a      	orrs	r2, r1
 800671c:	621a      	str	r2, [r3, #32]
 800671e:	4bbf      	ldr	r3, [pc, #764]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006720:	6a1a      	ldr	r2, [r3, #32]
 8006722:	4bbe      	ldr	r3, [pc, #760]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006724:	2101      	movs	r1, #1
 8006726:	430a      	orrs	r2, r1
 8006728:	621a      	str	r2, [r3, #32]
 800672a:	e00b      	b.n	8006744 <HAL_RCC_OscConfig+0x3a4>
 800672c:	4bbb      	ldr	r3, [pc, #748]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800672e:	6a1a      	ldr	r2, [r3, #32]
 8006730:	4bba      	ldr	r3, [pc, #744]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006732:	2101      	movs	r1, #1
 8006734:	438a      	bics	r2, r1
 8006736:	621a      	str	r2, [r3, #32]
 8006738:	4bb8      	ldr	r3, [pc, #736]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800673a:	6a1a      	ldr	r2, [r3, #32]
 800673c:	4bb7      	ldr	r3, [pc, #732]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800673e:	2104      	movs	r1, #4
 8006740:	438a      	bics	r2, r1
 8006742:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d014      	beq.n	8006776 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800674c:	f7fd f86a 	bl	8003824 <HAL_GetTick>
 8006750:	0003      	movs	r3, r0
 8006752:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006754:	e009      	b.n	800676a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006756:	f7fd f865 	bl	8003824 <HAL_GetTick>
 800675a:	0002      	movs	r2, r0
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	4aaf      	ldr	r2, [pc, #700]	@ (8006a20 <HAL_RCC_OscConfig+0x680>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e19a      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800676a:	4bac      	ldr	r3, [pc, #688]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	2202      	movs	r2, #2
 8006770:	4013      	ands	r3, r2
 8006772:	d0f0      	beq.n	8006756 <HAL_RCC_OscConfig+0x3b6>
 8006774:	e013      	b.n	800679e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006776:	f7fd f855 	bl	8003824 <HAL_GetTick>
 800677a:	0003      	movs	r3, r0
 800677c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800677e:	e009      	b.n	8006794 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006780:	f7fd f850 	bl	8003824 <HAL_GetTick>
 8006784:	0002      	movs	r2, r0
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	4aa5      	ldr	r2, [pc, #660]	@ (8006a20 <HAL_RCC_OscConfig+0x680>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d901      	bls.n	8006794 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e185      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006794:	4ba1      	ldr	r3, [pc, #644]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	2202      	movs	r2, #2
 800679a:	4013      	ands	r3, r2
 800679c:	d1f0      	bne.n	8006780 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800679e:	231f      	movs	r3, #31
 80067a0:	18fb      	adds	r3, r7, r3
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d105      	bne.n	80067b4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067a8:	4b9c      	ldr	r3, [pc, #624]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067aa:	69da      	ldr	r2, [r3, #28]
 80067ac:	4b9b      	ldr	r3, [pc, #620]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067ae:	499d      	ldr	r1, [pc, #628]	@ (8006a24 <HAL_RCC_OscConfig+0x684>)
 80067b0:	400a      	ands	r2, r1
 80067b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2210      	movs	r2, #16
 80067ba:	4013      	ands	r3, r2
 80067bc:	d063      	beq.n	8006886 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d12a      	bne.n	800681c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80067c6:	4b95      	ldr	r3, [pc, #596]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067ca:	4b94      	ldr	r3, [pc, #592]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067cc:	2104      	movs	r1, #4
 80067ce:	430a      	orrs	r2, r1
 80067d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80067d2:	4b92      	ldr	r3, [pc, #584]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067d6:	4b91      	ldr	r3, [pc, #580]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067d8:	2101      	movs	r1, #1
 80067da:	430a      	orrs	r2, r1
 80067dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067de:	f7fd f821 	bl	8003824 <HAL_GetTick>
 80067e2:	0003      	movs	r3, r0
 80067e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80067e6:	e008      	b.n	80067fa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80067e8:	f7fd f81c 	bl	8003824 <HAL_GetTick>
 80067ec:	0002      	movs	r2, r0
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e152      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80067fa:	4b88      	ldr	r3, [pc, #544]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80067fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067fe:	2202      	movs	r2, #2
 8006800:	4013      	ands	r3, r2
 8006802:	d0f1      	beq.n	80067e8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006804:	4b85      	ldr	r3, [pc, #532]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006808:	22f8      	movs	r2, #248	@ 0xf8
 800680a:	4393      	bics	r3, r2
 800680c:	0019      	movs	r1, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	00da      	lsls	r2, r3, #3
 8006814:	4b81      	ldr	r3, [pc, #516]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006816:	430a      	orrs	r2, r1
 8006818:	635a      	str	r2, [r3, #52]	@ 0x34
 800681a:	e034      	b.n	8006886 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	3305      	adds	r3, #5
 8006822:	d111      	bne.n	8006848 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006824:	4b7d      	ldr	r3, [pc, #500]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006826:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006828:	4b7c      	ldr	r3, [pc, #496]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800682a:	2104      	movs	r1, #4
 800682c:	438a      	bics	r2, r1
 800682e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006830:	4b7a      	ldr	r3, [pc, #488]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006834:	22f8      	movs	r2, #248	@ 0xf8
 8006836:	4393      	bics	r3, r2
 8006838:	0019      	movs	r1, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	00da      	lsls	r2, r3, #3
 8006840:	4b76      	ldr	r3, [pc, #472]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006842:	430a      	orrs	r2, r1
 8006844:	635a      	str	r2, [r3, #52]	@ 0x34
 8006846:	e01e      	b.n	8006886 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006848:	4b74      	ldr	r3, [pc, #464]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800684a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800684c:	4b73      	ldr	r3, [pc, #460]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800684e:	2104      	movs	r1, #4
 8006850:	430a      	orrs	r2, r1
 8006852:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006854:	4b71      	ldr	r3, [pc, #452]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006858:	4b70      	ldr	r3, [pc, #448]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800685a:	2101      	movs	r1, #1
 800685c:	438a      	bics	r2, r1
 800685e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006860:	f7fc ffe0 	bl	8003824 <HAL_GetTick>
 8006864:	0003      	movs	r3, r0
 8006866:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006868:	e008      	b.n	800687c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800686a:	f7fc ffdb 	bl	8003824 <HAL_GetTick>
 800686e:	0002      	movs	r2, r0
 8006870:	69bb      	ldr	r3, [r7, #24]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	2b02      	cmp	r3, #2
 8006876:	d901      	bls.n	800687c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e111      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800687c:	4b67      	ldr	r3, [pc, #412]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800687e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006880:	2202      	movs	r2, #2
 8006882:	4013      	ands	r3, r2
 8006884:	d1f1      	bne.n	800686a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2220      	movs	r2, #32
 800688c:	4013      	ands	r3, r2
 800688e:	d05c      	beq.n	800694a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006890:	4b62      	ldr	r3, [pc, #392]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	220c      	movs	r2, #12
 8006896:	4013      	ands	r3, r2
 8006898:	2b0c      	cmp	r3, #12
 800689a:	d00e      	beq.n	80068ba <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800689c:	4b5f      	ldr	r3, [pc, #380]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	220c      	movs	r2, #12
 80068a2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d114      	bne.n	80068d2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80068a8:	4b5c      	ldr	r3, [pc, #368]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	23c0      	movs	r3, #192	@ 0xc0
 80068ae:	025b      	lsls	r3, r3, #9
 80068b0:	401a      	ands	r2, r3
 80068b2:	23c0      	movs	r3, #192	@ 0xc0
 80068b4:	025b      	lsls	r3, r3, #9
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d10b      	bne.n	80068d2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80068ba:	4b58      	ldr	r3, [pc, #352]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80068bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068be:	2380      	movs	r3, #128	@ 0x80
 80068c0:	029b      	lsls	r3, r3, #10
 80068c2:	4013      	ands	r3, r2
 80068c4:	d040      	beq.n	8006948 <HAL_RCC_OscConfig+0x5a8>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d03c      	beq.n	8006948 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e0e6      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d01b      	beq.n	8006912 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80068da:	4b50      	ldr	r3, [pc, #320]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80068dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068de:	4b4f      	ldr	r3, [pc, #316]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80068e0:	2180      	movs	r1, #128	@ 0x80
 80068e2:	0249      	lsls	r1, r1, #9
 80068e4:	430a      	orrs	r2, r1
 80068e6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e8:	f7fc ff9c 	bl	8003824 <HAL_GetTick>
 80068ec:	0003      	movs	r3, r0
 80068ee:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80068f0:	e008      	b.n	8006904 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068f2:	f7fc ff97 	bl	8003824 <HAL_GetTick>
 80068f6:	0002      	movs	r2, r0
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d901      	bls.n	8006904 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e0cd      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006904:	4b45      	ldr	r3, [pc, #276]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006908:	2380      	movs	r3, #128	@ 0x80
 800690a:	029b      	lsls	r3, r3, #10
 800690c:	4013      	ands	r3, r2
 800690e:	d0f0      	beq.n	80068f2 <HAL_RCC_OscConfig+0x552>
 8006910:	e01b      	b.n	800694a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006912:	4b42      	ldr	r3, [pc, #264]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006914:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006916:	4b41      	ldr	r3, [pc, #260]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006918:	4943      	ldr	r1, [pc, #268]	@ (8006a28 <HAL_RCC_OscConfig+0x688>)
 800691a:	400a      	ands	r2, r1
 800691c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800691e:	f7fc ff81 	bl	8003824 <HAL_GetTick>
 8006922:	0003      	movs	r3, r0
 8006924:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006926:	e008      	b.n	800693a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006928:	f7fc ff7c 	bl	8003824 <HAL_GetTick>
 800692c:	0002      	movs	r2, r0
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e0b2      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800693a:	4b38      	ldr	r3, [pc, #224]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800693c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800693e:	2380      	movs	r3, #128	@ 0x80
 8006940:	029b      	lsls	r3, r3, #10
 8006942:	4013      	ands	r3, r2
 8006944:	d1f0      	bne.n	8006928 <HAL_RCC_OscConfig+0x588>
 8006946:	e000      	b.n	800694a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006948:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	d100      	bne.n	8006954 <HAL_RCC_OscConfig+0x5b4>
 8006952:	e0a4      	b.n	8006a9e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006954:	4b31      	ldr	r3, [pc, #196]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	220c      	movs	r2, #12
 800695a:	4013      	ands	r3, r2
 800695c:	2b08      	cmp	r3, #8
 800695e:	d100      	bne.n	8006962 <HAL_RCC_OscConfig+0x5c2>
 8006960:	e078      	b.n	8006a54 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006966:	2b02      	cmp	r3, #2
 8006968:	d14c      	bne.n	8006a04 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800696a:	4b2c      	ldr	r3, [pc, #176]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	4b2b      	ldr	r3, [pc, #172]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006970:	492e      	ldr	r1, [pc, #184]	@ (8006a2c <HAL_RCC_OscConfig+0x68c>)
 8006972:	400a      	ands	r2, r1
 8006974:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006976:	f7fc ff55 	bl	8003824 <HAL_GetTick>
 800697a:	0003      	movs	r3, r0
 800697c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006980:	f7fc ff50 	bl	8003824 <HAL_GetTick>
 8006984:	0002      	movs	r2, r0
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e086      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006992:	4b22      	ldr	r3, [pc, #136]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	2380      	movs	r3, #128	@ 0x80
 8006998:	049b      	lsls	r3, r3, #18
 800699a:	4013      	ands	r3, r2
 800699c:	d1f0      	bne.n	8006980 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800699e:	4b1f      	ldr	r3, [pc, #124]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a2:	220f      	movs	r2, #15
 80069a4:	4393      	bics	r3, r2
 80069a6:	0019      	movs	r1, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069ac:	4b1b      	ldr	r3, [pc, #108]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069ae:	430a      	orrs	r2, r1
 80069b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80069b2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006a30 <HAL_RCC_OscConfig+0x690>)
 80069b8:	4013      	ands	r3, r2
 80069ba:	0019      	movs	r1, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	431a      	orrs	r2, r3
 80069c6:	4b15      	ldr	r3, [pc, #84]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069c8:	430a      	orrs	r2, r1
 80069ca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069cc:	4b13      	ldr	r3, [pc, #76]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	4b12      	ldr	r3, [pc, #72]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069d2:	2180      	movs	r1, #128	@ 0x80
 80069d4:	0449      	lsls	r1, r1, #17
 80069d6:	430a      	orrs	r2, r1
 80069d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069da:	f7fc ff23 	bl	8003824 <HAL_GetTick>
 80069de:	0003      	movs	r3, r0
 80069e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80069e2:	e008      	b.n	80069f6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069e4:	f7fc ff1e 	bl	8003824 <HAL_GetTick>
 80069e8:	0002      	movs	r2, r0
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d901      	bls.n	80069f6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e054      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80069f6:	4b09      	ldr	r3, [pc, #36]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	2380      	movs	r3, #128	@ 0x80
 80069fc:	049b      	lsls	r3, r3, #18
 80069fe:	4013      	ands	r3, r2
 8006a00:	d0f0      	beq.n	80069e4 <HAL_RCC_OscConfig+0x644>
 8006a02:	e04c      	b.n	8006a9e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a04:	4b05      	ldr	r3, [pc, #20]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	4b04      	ldr	r3, [pc, #16]	@ (8006a1c <HAL_RCC_OscConfig+0x67c>)
 8006a0a:	4908      	ldr	r1, [pc, #32]	@ (8006a2c <HAL_RCC_OscConfig+0x68c>)
 8006a0c:	400a      	ands	r2, r1
 8006a0e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a10:	f7fc ff08 	bl	8003824 <HAL_GetTick>
 8006a14:	0003      	movs	r3, r0
 8006a16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a18:	e015      	b.n	8006a46 <HAL_RCC_OscConfig+0x6a6>
 8006a1a:	46c0      	nop			@ (mov r8, r8)
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	00001388 	.word	0x00001388
 8006a24:	efffffff 	.word	0xefffffff
 8006a28:	fffeffff 	.word	0xfffeffff
 8006a2c:	feffffff 	.word	0xfeffffff
 8006a30:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a34:	f7fc fef6 	bl	8003824 <HAL_GetTick>
 8006a38:	0002      	movs	r2, r0
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e02c      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a46:	4b18      	ldr	r3, [pc, #96]	@ (8006aa8 <HAL_RCC_OscConfig+0x708>)
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	2380      	movs	r3, #128	@ 0x80
 8006a4c:	049b      	lsls	r3, r3, #18
 8006a4e:	4013      	ands	r3, r2
 8006a50:	d1f0      	bne.n	8006a34 <HAL_RCC_OscConfig+0x694>
 8006a52:	e024      	b.n	8006a9e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e01f      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006a60:	4b11      	ldr	r3, [pc, #68]	@ (8006aa8 <HAL_RCC_OscConfig+0x708>)
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006a66:	4b10      	ldr	r3, [pc, #64]	@ (8006aa8 <HAL_RCC_OscConfig+0x708>)
 8006a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	23c0      	movs	r3, #192	@ 0xc0
 8006a70:	025b      	lsls	r3, r3, #9
 8006a72:	401a      	ands	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d10e      	bne.n	8006a9a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	220f      	movs	r2, #15
 8006a80:	401a      	ands	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d107      	bne.n	8006a9a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	23f0      	movs	r3, #240	@ 0xf0
 8006a8e:	039b      	lsls	r3, r3, #14
 8006a90:	401a      	ands	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d001      	beq.n	8006a9e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e000      	b.n	8006aa0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	0018      	movs	r0, r3
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	b008      	add	sp, #32
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	40021000 	.word	0x40021000

08006aac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e0bf      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ac0:	4b61      	ldr	r3, [pc, #388]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	683a      	ldr	r2, [r7, #0]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d911      	bls.n	8006af2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ace:	4b5e      	ldr	r3, [pc, #376]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	4393      	bics	r3, r2
 8006ad6:	0019      	movs	r1, r3
 8006ad8:	4b5b      	ldr	r3, [pc, #364]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ae0:	4b59      	ldr	r3, [pc, #356]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	4013      	ands	r3, r2
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d001      	beq.n	8006af2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e0a6      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2202      	movs	r2, #2
 8006af8:	4013      	ands	r3, r2
 8006afa:	d015      	beq.n	8006b28 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2204      	movs	r2, #4
 8006b02:	4013      	ands	r3, r2
 8006b04:	d006      	beq.n	8006b14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006b06:	4b51      	ldr	r3, [pc, #324]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	4b50      	ldr	r3, [pc, #320]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b0c:	21e0      	movs	r1, #224	@ 0xe0
 8006b0e:	00c9      	lsls	r1, r1, #3
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b14:	4b4d      	ldr	r3, [pc, #308]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	22f0      	movs	r2, #240	@ 0xf0
 8006b1a:	4393      	bics	r3, r2
 8006b1c:	0019      	movs	r1, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	689a      	ldr	r2, [r3, #8]
 8006b22:	4b4a      	ldr	r3, [pc, #296]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b24:	430a      	orrs	r2, r1
 8006b26:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	4013      	ands	r3, r2
 8006b30:	d04c      	beq.n	8006bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d107      	bne.n	8006b4a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b3a:	4b44      	ldr	r3, [pc, #272]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	2380      	movs	r3, #128	@ 0x80
 8006b40:	029b      	lsls	r3, r3, #10
 8006b42:	4013      	ands	r3, r2
 8006b44:	d120      	bne.n	8006b88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e07a      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d107      	bne.n	8006b62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b52:	4b3e      	ldr	r3, [pc, #248]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	2380      	movs	r3, #128	@ 0x80
 8006b58:	049b      	lsls	r3, r3, #18
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	d114      	bne.n	8006b88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e06e      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	2b03      	cmp	r3, #3
 8006b68:	d107      	bne.n	8006b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006b6a:	4b38      	ldr	r3, [pc, #224]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b6e:	2380      	movs	r3, #128	@ 0x80
 8006b70:	029b      	lsls	r3, r3, #10
 8006b72:	4013      	ands	r3, r2
 8006b74:	d108      	bne.n	8006b88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e062      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b7a:	4b34      	ldr	r3, [pc, #208]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	4013      	ands	r3, r2
 8006b82:	d101      	bne.n	8006b88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e05b      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b88:	4b30      	ldr	r3, [pc, #192]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	2203      	movs	r2, #3
 8006b8e:	4393      	bics	r3, r2
 8006b90:	0019      	movs	r1, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	4b2d      	ldr	r3, [pc, #180]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b9c:	f7fc fe42 	bl	8003824 <HAL_GetTick>
 8006ba0:	0003      	movs	r3, r0
 8006ba2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ba4:	e009      	b.n	8006bba <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ba6:	f7fc fe3d 	bl	8003824 <HAL_GetTick>
 8006baa:	0002      	movs	r2, r0
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	4a27      	ldr	r2, [pc, #156]	@ (8006c50 <HAL_RCC_ClockConfig+0x1a4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e042      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bba:	4b24      	ldr	r3, [pc, #144]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	220c      	movs	r2, #12
 8006bc0:	401a      	ands	r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d1ec      	bne.n	8006ba6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d211      	bcs.n	8006bfe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bda:	4b1b      	ldr	r3, [pc, #108]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2201      	movs	r2, #1
 8006be0:	4393      	bics	r3, r2
 8006be2:	0019      	movs	r1, r3
 8006be4:	4b18      	ldr	r3, [pc, #96]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	430a      	orrs	r2, r1
 8006bea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bec:	4b16      	ldr	r3, [pc, #88]	@ (8006c48 <HAL_RCC_ClockConfig+0x19c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d001      	beq.n	8006bfe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e020      	b.n	8006c40 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2204      	movs	r2, #4
 8006c04:	4013      	ands	r3, r2
 8006c06:	d009      	beq.n	8006c1c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006c08:	4b10      	ldr	r3, [pc, #64]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	4a11      	ldr	r2, [pc, #68]	@ (8006c54 <HAL_RCC_ClockConfig+0x1a8>)
 8006c0e:	4013      	ands	r3, r2
 8006c10:	0019      	movs	r1, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	4b0d      	ldr	r3, [pc, #52]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006c1c:	f000 f820 	bl	8006c60 <HAL_RCC_GetSysClockFreq>
 8006c20:	0001      	movs	r1, r0
 8006c22:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <HAL_RCC_ClockConfig+0x1a0>)
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	091b      	lsrs	r3, r3, #4
 8006c28:	220f      	movs	r2, #15
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c58 <HAL_RCC_ClockConfig+0x1ac>)
 8006c2e:	5cd3      	ldrb	r3, [r2, r3]
 8006c30:	000a      	movs	r2, r1
 8006c32:	40da      	lsrs	r2, r3
 8006c34:	4b09      	ldr	r3, [pc, #36]	@ (8006c5c <HAL_RCC_ClockConfig+0x1b0>)
 8006c36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006c38:	2003      	movs	r0, #3
 8006c3a:	f7fc fdad 	bl	8003798 <HAL_InitTick>
  
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	0018      	movs	r0, r3
 8006c42:	46bd      	mov	sp, r7
 8006c44:	b004      	add	sp, #16
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40022000 	.word	0x40022000
 8006c4c:	40021000 	.word	0x40021000
 8006c50:	00001388 	.word	0x00001388
 8006c54:	fffff8ff 	.word	0xfffff8ff
 8006c58:	0801525c 	.word	0x0801525c
 8006c5c:	20000018 	.word	0x20000018

08006c60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	60fb      	str	r3, [r7, #12]
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	60bb      	str	r3, [r7, #8]
 8006c6e:	2300      	movs	r3, #0
 8006c70:	617b      	str	r3, [r7, #20]
 8006c72:	2300      	movs	r3, #0
 8006c74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006c76:	2300      	movs	r3, #0
 8006c78:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8006d30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	220c      	movs	r2, #12
 8006c84:	4013      	ands	r3, r2
 8006c86:	2b0c      	cmp	r3, #12
 8006c88:	d046      	beq.n	8006d18 <HAL_RCC_GetSysClockFreq+0xb8>
 8006c8a:	d848      	bhi.n	8006d1e <HAL_RCC_GetSysClockFreq+0xbe>
 8006c8c:	2b04      	cmp	r3, #4
 8006c8e:	d002      	beq.n	8006c96 <HAL_RCC_GetSysClockFreq+0x36>
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d003      	beq.n	8006c9c <HAL_RCC_GetSysClockFreq+0x3c>
 8006c94:	e043      	b.n	8006d1e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006c96:	4b27      	ldr	r3, [pc, #156]	@ (8006d34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006c98:	613b      	str	r3, [r7, #16]
      break;
 8006c9a:	e043      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	0c9b      	lsrs	r3, r3, #18
 8006ca0:	220f      	movs	r2, #15
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	4a24      	ldr	r2, [pc, #144]	@ (8006d38 <HAL_RCC_GetSysClockFreq+0xd8>)
 8006ca6:	5cd3      	ldrb	r3, [r2, r3]
 8006ca8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006caa:	4b21      	ldr	r3, [pc, #132]	@ (8006d30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cae:	220f      	movs	r2, #15
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	4a22      	ldr	r2, [pc, #136]	@ (8006d3c <HAL_RCC_GetSysClockFreq+0xdc>)
 8006cb4:	5cd3      	ldrb	r3, [r2, r3]
 8006cb6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	23c0      	movs	r3, #192	@ 0xc0
 8006cbc:	025b      	lsls	r3, r3, #9
 8006cbe:	401a      	ands	r2, r3
 8006cc0:	2380      	movs	r3, #128	@ 0x80
 8006cc2:	025b      	lsls	r3, r3, #9
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d109      	bne.n	8006cdc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006cc8:	68b9      	ldr	r1, [r7, #8]
 8006cca:	481a      	ldr	r0, [pc, #104]	@ (8006d34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006ccc:	f7f9 fa38 	bl	8000140 <__udivsi3>
 8006cd0:	0003      	movs	r3, r0
 8006cd2:	001a      	movs	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4353      	muls	r3, r2
 8006cd8:	617b      	str	r3, [r7, #20]
 8006cda:	e01a      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	23c0      	movs	r3, #192	@ 0xc0
 8006ce0:	025b      	lsls	r3, r3, #9
 8006ce2:	401a      	ands	r2, r3
 8006ce4:	23c0      	movs	r3, #192	@ 0xc0
 8006ce6:	025b      	lsls	r3, r3, #9
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d109      	bne.n	8006d00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006cec:	68b9      	ldr	r1, [r7, #8]
 8006cee:	4814      	ldr	r0, [pc, #80]	@ (8006d40 <HAL_RCC_GetSysClockFreq+0xe0>)
 8006cf0:	f7f9 fa26 	bl	8000140 <__udivsi3>
 8006cf4:	0003      	movs	r3, r0
 8006cf6:	001a      	movs	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4353      	muls	r3, r2
 8006cfc:	617b      	str	r3, [r7, #20]
 8006cfe:	e008      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006d00:	68b9      	ldr	r1, [r7, #8]
 8006d02:	480c      	ldr	r0, [pc, #48]	@ (8006d34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d04:	f7f9 fa1c 	bl	8000140 <__udivsi3>
 8006d08:	0003      	movs	r3, r0
 8006d0a:	001a      	movs	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4353      	muls	r3, r2
 8006d10:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	613b      	str	r3, [r7, #16]
      break;
 8006d16:	e005      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8006d18:	4b09      	ldr	r3, [pc, #36]	@ (8006d40 <HAL_RCC_GetSysClockFreq+0xe0>)
 8006d1a:	613b      	str	r3, [r7, #16]
      break;
 8006d1c:	e002      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006d1e:	4b05      	ldr	r3, [pc, #20]	@ (8006d34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d20:	613b      	str	r3, [r7, #16]
      break;
 8006d22:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006d24:	693b      	ldr	r3, [r7, #16]
}
 8006d26:	0018      	movs	r0, r3
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	b006      	add	sp, #24
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	46c0      	nop			@ (mov r8, r8)
 8006d30:	40021000 	.word	0x40021000
 8006d34:	007a1200 	.word	0x007a1200
 8006d38:	08015274 	.word	0x08015274
 8006d3c:	08015284 	.word	0x08015284
 8006d40:	02dc6c00 	.word	0x02dc6c00

08006d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d48:	4b02      	ldr	r3, [pc, #8]	@ (8006d54 <HAL_RCC_GetHCLKFreq+0x10>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
}
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	46c0      	nop			@ (mov r8, r8)
 8006d54:	20000018 	.word	0x20000018

08006d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006d5c:	f7ff fff2 	bl	8006d44 <HAL_RCC_GetHCLKFreq>
 8006d60:	0001      	movs	r1, r0
 8006d62:	4b06      	ldr	r3, [pc, #24]	@ (8006d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	0a1b      	lsrs	r3, r3, #8
 8006d68:	2207      	movs	r2, #7
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	4a04      	ldr	r2, [pc, #16]	@ (8006d80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d6e:	5cd3      	ldrb	r3, [r2, r3]
 8006d70:	40d9      	lsrs	r1, r3
 8006d72:	000b      	movs	r3, r1
}    
 8006d74:	0018      	movs	r0, r3
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	46c0      	nop			@ (mov r8, r8)
 8006d7c:	40021000 	.word	0x40021000
 8006d80:	0801526c 	.word	0x0801526c

08006d84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006d90:	2300      	movs	r3, #0
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	2380      	movs	r3, #128	@ 0x80
 8006d9a:	025b      	lsls	r3, r3, #9
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	d100      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006da0:	e08e      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006da2:	2017      	movs	r0, #23
 8006da4:	183b      	adds	r3, r7, r0
 8006da6:	2200      	movs	r2, #0
 8006da8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006daa:	4b6e      	ldr	r3, [pc, #440]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006dac:	69da      	ldr	r2, [r3, #28]
 8006dae:	2380      	movs	r3, #128	@ 0x80
 8006db0:	055b      	lsls	r3, r3, #21
 8006db2:	4013      	ands	r3, r2
 8006db4:	d110      	bne.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006db6:	4b6b      	ldr	r3, [pc, #428]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006db8:	69da      	ldr	r2, [r3, #28]
 8006dba:	4b6a      	ldr	r3, [pc, #424]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006dbc:	2180      	movs	r1, #128	@ 0x80
 8006dbe:	0549      	lsls	r1, r1, #21
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	61da      	str	r2, [r3, #28]
 8006dc4:	4b67      	ldr	r3, [pc, #412]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006dc6:	69da      	ldr	r2, [r3, #28]
 8006dc8:	2380      	movs	r3, #128	@ 0x80
 8006dca:	055b      	lsls	r3, r3, #21
 8006dcc:	4013      	ands	r3, r2
 8006dce:	60bb      	str	r3, [r7, #8]
 8006dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dd2:	183b      	adds	r3, r7, r0
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd8:	4b63      	ldr	r3, [pc, #396]	@ (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	2380      	movs	r3, #128	@ 0x80
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	4013      	ands	r3, r2
 8006de2:	d11a      	bne.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006de4:	4b60      	ldr	r3, [pc, #384]	@ (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	4b5f      	ldr	r3, [pc, #380]	@ (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006dea:	2180      	movs	r1, #128	@ 0x80
 8006dec:	0049      	lsls	r1, r1, #1
 8006dee:	430a      	orrs	r2, r1
 8006df0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006df2:	f7fc fd17 	bl	8003824 <HAL_GetTick>
 8006df6:	0003      	movs	r3, r0
 8006df8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dfa:	e008      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dfc:	f7fc fd12 	bl	8003824 <HAL_GetTick>
 8006e00:	0002      	movs	r2, r0
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	2b64      	cmp	r3, #100	@ 0x64
 8006e08:	d901      	bls.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e0a6      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e0e:	4b56      	ldr	r3, [pc, #344]	@ (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	2380      	movs	r3, #128	@ 0x80
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	4013      	ands	r3, r2
 8006e18:	d0f0      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e1a:	4b52      	ldr	r3, [pc, #328]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e1c:	6a1a      	ldr	r2, [r3, #32]
 8006e1e:	23c0      	movs	r3, #192	@ 0xc0
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4013      	ands	r3, r2
 8006e24:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d034      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	23c0      	movs	r3, #192	@ 0xc0
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4013      	ands	r3, r2
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d02c      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e3c:	4b49      	ldr	r3, [pc, #292]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e3e:	6a1b      	ldr	r3, [r3, #32]
 8006e40:	4a4a      	ldr	r2, [pc, #296]	@ (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006e42:	4013      	ands	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e46:	4b47      	ldr	r3, [pc, #284]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e48:	6a1a      	ldr	r2, [r3, #32]
 8006e4a:	4b46      	ldr	r3, [pc, #280]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e4c:	2180      	movs	r1, #128	@ 0x80
 8006e4e:	0249      	lsls	r1, r1, #9
 8006e50:	430a      	orrs	r2, r1
 8006e52:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e54:	4b43      	ldr	r3, [pc, #268]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e56:	6a1a      	ldr	r2, [r3, #32]
 8006e58:	4b42      	ldr	r3, [pc, #264]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e5a:	4945      	ldr	r1, [pc, #276]	@ (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006e5c:	400a      	ands	r2, r1
 8006e5e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006e60:	4b40      	ldr	r3, [pc, #256]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	d013      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e6e:	f7fc fcd9 	bl	8003824 <HAL_GetTick>
 8006e72:	0003      	movs	r3, r0
 8006e74:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e76:	e009      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e78:	f7fc fcd4 	bl	8003824 <HAL_GetTick>
 8006e7c:	0002      	movs	r2, r0
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	4a3c      	ldr	r2, [pc, #240]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d901      	bls.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e067      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e8c:	4b35      	ldr	r3, [pc, #212]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	2202      	movs	r2, #2
 8006e92:	4013      	ands	r3, r2
 8006e94:	d0f0      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e96:	4b33      	ldr	r3, [pc, #204]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	4a34      	ldr	r2, [pc, #208]	@ (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	0019      	movs	r1, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006eaa:	2317      	movs	r3, #23
 8006eac:	18fb      	adds	r3, r7, r3
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d105      	bne.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eb6:	69da      	ldr	r2, [r3, #28]
 8006eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eba:	492f      	ldr	r1, [pc, #188]	@ (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006ebc:	400a      	ands	r2, r1
 8006ebe:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	d009      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006eca:	4b26      	ldr	r3, [pc, #152]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ece:	2203      	movs	r2, #3
 8006ed0:	4393      	bics	r3, r2
 8006ed2:	0019      	movs	r1, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	4b22      	ldr	r3, [pc, #136]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eda:	430a      	orrs	r2, r1
 8006edc:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	d009      	beq.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eec:	4a23      	ldr	r2, [pc, #140]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	0019      	movs	r1, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68da      	ldr	r2, [r3, #12]
 8006ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ef8:	430a      	orrs	r2, r1
 8006efa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2220      	movs	r2, #32
 8006f02:	4013      	ands	r3, r2
 8006f04:	d009      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f06:	4b17      	ldr	r3, [pc, #92]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0a:	2210      	movs	r2, #16
 8006f0c:	4393      	bics	r3, r2
 8006f0e:	0019      	movs	r1, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f16:	430a      	orrs	r2, r1
 8006f18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	2380      	movs	r3, #128	@ 0x80
 8006f20:	029b      	lsls	r3, r3, #10
 8006f22:	4013      	ands	r3, r2
 8006f24:	d009      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f26:	4b0f      	ldr	r3, [pc, #60]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2a:	2280      	movs	r2, #128	@ 0x80
 8006f2c:	4393      	bics	r3, r2
 8006f2e:	0019      	movs	r1, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	699a      	ldr	r2, [r3, #24]
 8006f34:	4b0b      	ldr	r3, [pc, #44]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f36:	430a      	orrs	r2, r1
 8006f38:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2380      	movs	r3, #128	@ 0x80
 8006f40:	00db      	lsls	r3, r3, #3
 8006f42:	4013      	ands	r3, r2
 8006f44:	d009      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006f46:	4b07      	ldr	r3, [pc, #28]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f4a:	2240      	movs	r2, #64	@ 0x40
 8006f4c:	4393      	bics	r3, r2
 8006f4e:	0019      	movs	r1, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	695a      	ldr	r2, [r3, #20]
 8006f54:	4b03      	ldr	r3, [pc, #12]	@ (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f56:	430a      	orrs	r2, r1
 8006f58:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	0018      	movs	r0, r3
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	b006      	add	sp, #24
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40021000 	.word	0x40021000
 8006f68:	40007000 	.word	0x40007000
 8006f6c:	fffffcff 	.word	0xfffffcff
 8006f70:	fffeffff 	.word	0xfffeffff
 8006f74:	00001388 	.word	0x00001388
 8006f78:	efffffff 	.word	0xefffffff
 8006f7c:	fffcffff 	.word	0xfffcffff

08006f80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e0a8      	b.n	80070e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d109      	bne.n	8006fae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	2382      	movs	r3, #130	@ 0x82
 8006fa0:	005b      	lsls	r3, r3, #1
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d009      	beq.n	8006fba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	61da      	str	r2, [r3, #28]
 8006fac:	e005      	b.n	8006fba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	225d      	movs	r2, #93	@ 0x5d
 8006fc4:	5c9b      	ldrb	r3, [r3, r2]
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d107      	bne.n	8006fdc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	225c      	movs	r2, #92	@ 0x5c
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	0018      	movs	r0, r3
 8006fd8:	f7fb fea8 	bl	8002d2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	225d      	movs	r2, #93	@ 0x5d
 8006fe0:	2102      	movs	r1, #2
 8006fe2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2140      	movs	r1, #64	@ 0x40
 8006ff0:	438a      	bics	r2, r1
 8006ff2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	23e0      	movs	r3, #224	@ 0xe0
 8006ffa:	00db      	lsls	r3, r3, #3
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d902      	bls.n	8007006 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007000:	2300      	movs	r3, #0
 8007002:	60fb      	str	r3, [r7, #12]
 8007004:	e002      	b.n	800700c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007006:	2380      	movs	r3, #128	@ 0x80
 8007008:	015b      	lsls	r3, r3, #5
 800700a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	68da      	ldr	r2, [r3, #12]
 8007010:	23f0      	movs	r3, #240	@ 0xf0
 8007012:	011b      	lsls	r3, r3, #4
 8007014:	429a      	cmp	r2, r3
 8007016:	d008      	beq.n	800702a <HAL_SPI_Init+0xaa>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	68da      	ldr	r2, [r3, #12]
 800701c:	23e0      	movs	r3, #224	@ 0xe0
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	429a      	cmp	r2, r3
 8007022:	d002      	beq.n	800702a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	2382      	movs	r3, #130	@ 0x82
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	401a      	ands	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6899      	ldr	r1, [r3, #8]
 8007038:	2384      	movs	r3, #132	@ 0x84
 800703a:	021b      	lsls	r3, r3, #8
 800703c:	400b      	ands	r3, r1
 800703e:	431a      	orrs	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	2102      	movs	r1, #2
 8007046:	400b      	ands	r3, r1
 8007048:	431a      	orrs	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	2101      	movs	r1, #1
 8007050:	400b      	ands	r3, r1
 8007052:	431a      	orrs	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6999      	ldr	r1, [r3, #24]
 8007058:	2380      	movs	r3, #128	@ 0x80
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	400b      	ands	r3, r1
 800705e:	431a      	orrs	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	69db      	ldr	r3, [r3, #28]
 8007064:	2138      	movs	r1, #56	@ 0x38
 8007066:	400b      	ands	r3, r1
 8007068:	431a      	orrs	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	2180      	movs	r1, #128	@ 0x80
 8007070:	400b      	ands	r3, r1
 8007072:	431a      	orrs	r2, r3
 8007074:	0011      	movs	r1, r2
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800707a:	2380      	movs	r3, #128	@ 0x80
 800707c:	019b      	lsls	r3, r3, #6
 800707e:	401a      	ands	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	430a      	orrs	r2, r1
 8007086:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	0c1b      	lsrs	r3, r3, #16
 800708e:	2204      	movs	r2, #4
 8007090:	401a      	ands	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007096:	2110      	movs	r1, #16
 8007098:	400b      	ands	r3, r1
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a0:	2108      	movs	r1, #8
 80070a2:	400b      	ands	r3, r1
 80070a4:	431a      	orrs	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68d9      	ldr	r1, [r3, #12]
 80070aa:	23f0      	movs	r3, #240	@ 0xf0
 80070ac:	011b      	lsls	r3, r3, #4
 80070ae:	400b      	ands	r3, r1
 80070b0:	431a      	orrs	r2, r3
 80070b2:	0011      	movs	r1, r2
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	2380      	movs	r3, #128	@ 0x80
 80070b8:	015b      	lsls	r3, r3, #5
 80070ba:	401a      	ands	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69da      	ldr	r2, [r3, #28]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4907      	ldr	r1, [pc, #28]	@ (80070ec <HAL_SPI_Init+0x16c>)
 80070d0:	400a      	ands	r2, r1
 80070d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	225d      	movs	r2, #93	@ 0x5d
 80070de:	2101      	movs	r1, #1
 80070e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	0018      	movs	r0, r3
 80070e6:	46bd      	mov	sp, r7
 80070e8:	b004      	add	sp, #16
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	fffff7ff 	.word	0xfffff7ff

080070f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	603b      	str	r3, [r7, #0]
 80070fc:	1dbb      	adds	r3, r7, #6
 80070fe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007100:	231f      	movs	r3, #31
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	2200      	movs	r2, #0
 8007106:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	225c      	movs	r2, #92	@ 0x5c
 800710c:	5c9b      	ldrb	r3, [r3, r2]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d101      	bne.n	8007116 <HAL_SPI_Transmit+0x26>
 8007112:	2302      	movs	r3, #2
 8007114:	e147      	b.n	80073a6 <HAL_SPI_Transmit+0x2b6>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	225c      	movs	r2, #92	@ 0x5c
 800711a:	2101      	movs	r1, #1
 800711c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800711e:	f7fc fb81 	bl	8003824 <HAL_GetTick>
 8007122:	0003      	movs	r3, r0
 8007124:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007126:	2316      	movs	r3, #22
 8007128:	18fb      	adds	r3, r7, r3
 800712a:	1dba      	adds	r2, r7, #6
 800712c:	8812      	ldrh	r2, [r2, #0]
 800712e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	225d      	movs	r2, #93	@ 0x5d
 8007134:	5c9b      	ldrb	r3, [r3, r2]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b01      	cmp	r3, #1
 800713a:	d004      	beq.n	8007146 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800713c:	231f      	movs	r3, #31
 800713e:	18fb      	adds	r3, r7, r3
 8007140:	2202      	movs	r2, #2
 8007142:	701a      	strb	r2, [r3, #0]
    goto error;
 8007144:	e128      	b.n	8007398 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d003      	beq.n	8007154 <HAL_SPI_Transmit+0x64>
 800714c:	1dbb      	adds	r3, r7, #6
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d104      	bne.n	800715e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8007154:	231f      	movs	r3, #31
 8007156:	18fb      	adds	r3, r7, r3
 8007158:	2201      	movs	r2, #1
 800715a:	701a      	strb	r2, [r3, #0]
    goto error;
 800715c:	e11c      	b.n	8007398 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	225d      	movs	r2, #93	@ 0x5d
 8007162:	2103      	movs	r1, #3
 8007164:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	1dba      	adds	r2, r7, #6
 8007176:	8812      	ldrh	r2, [r2, #0]
 8007178:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	1dba      	adds	r2, r7, #6
 800717e:	8812      	ldrh	r2, [r2, #0]
 8007180:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2244      	movs	r2, #68	@ 0x44
 800718c:	2100      	movs	r1, #0
 800718e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2246      	movs	r2, #70	@ 0x46
 8007194:	2100      	movs	r1, #0
 8007196:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689a      	ldr	r2, [r3, #8]
 80071a8:	2380      	movs	r3, #128	@ 0x80
 80071aa:	021b      	lsls	r3, r3, #8
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d110      	bne.n	80071d2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2140      	movs	r1, #64	@ 0x40
 80071bc:	438a      	bics	r2, r1
 80071be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2180      	movs	r1, #128	@ 0x80
 80071cc:	01c9      	lsls	r1, r1, #7
 80071ce:	430a      	orrs	r2, r1
 80071d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2240      	movs	r2, #64	@ 0x40
 80071da:	4013      	ands	r3, r2
 80071dc:	2b40      	cmp	r3, #64	@ 0x40
 80071de:	d007      	beq.n	80071f0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2140      	movs	r1, #64	@ 0x40
 80071ec:	430a      	orrs	r2, r1
 80071ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	68da      	ldr	r2, [r3, #12]
 80071f4:	23e0      	movs	r3, #224	@ 0xe0
 80071f6:	00db      	lsls	r3, r3, #3
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d952      	bls.n	80072a2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d004      	beq.n	800720e <HAL_SPI_Transmit+0x11e>
 8007204:	2316      	movs	r3, #22
 8007206:	18fb      	adds	r3, r7, r3
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d143      	bne.n	8007296 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007212:	881a      	ldrh	r2, [r3, #0]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721e:	1c9a      	adds	r2, r3, #2
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007228:	b29b      	uxth	r3, r3
 800722a:	3b01      	subs	r3, #1
 800722c:	b29a      	uxth	r2, r3
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007232:	e030      	b.n	8007296 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	2202      	movs	r2, #2
 800723c:	4013      	ands	r3, r2
 800723e:	2b02      	cmp	r3, #2
 8007240:	d112      	bne.n	8007268 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	881a      	ldrh	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007252:	1c9a      	adds	r2, r3, #2
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800725c:	b29b      	uxth	r3, r3
 800725e:	3b01      	subs	r3, #1
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007266:	e016      	b.n	8007296 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007268:	f7fc fadc 	bl	8003824 <HAL_GetTick>
 800726c:	0002      	movs	r2, r0
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	429a      	cmp	r2, r3
 8007276:	d802      	bhi.n	800727e <HAL_SPI_Transmit+0x18e>
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	3301      	adds	r3, #1
 800727c:	d102      	bne.n	8007284 <HAL_SPI_Transmit+0x194>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d108      	bne.n	8007296 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8007284:	231f      	movs	r3, #31
 8007286:	18fb      	adds	r3, r7, r3
 8007288:	2203      	movs	r2, #3
 800728a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	225d      	movs	r2, #93	@ 0x5d
 8007290:	2101      	movs	r1, #1
 8007292:	5499      	strb	r1, [r3, r2]
          goto error;
 8007294:	e080      	b.n	8007398 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800729a:	b29b      	uxth	r3, r3
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1c9      	bne.n	8007234 <HAL_SPI_Transmit+0x144>
 80072a0:	e053      	b.n	800734a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d004      	beq.n	80072b4 <HAL_SPI_Transmit+0x1c4>
 80072aa:	2316      	movs	r3, #22
 80072ac:	18fb      	adds	r3, r7, r3
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d145      	bne.n	8007340 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	330c      	adds	r3, #12
 80072be:	7812      	ldrb	r2, [r2, #0]
 80072c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	3b01      	subs	r3, #1
 80072d4:	b29a      	uxth	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80072da:	e031      	b.n	8007340 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	2202      	movs	r2, #2
 80072e4:	4013      	ands	r3, r2
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d113      	bne.n	8007312 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	330c      	adds	r3, #12
 80072f4:	7812      	ldrb	r2, [r2, #0]
 80072f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fc:	1c5a      	adds	r2, r3, #1
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007306:	b29b      	uxth	r3, r3
 8007308:	3b01      	subs	r3, #1
 800730a:	b29a      	uxth	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007310:	e016      	b.n	8007340 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007312:	f7fc fa87 	bl	8003824 <HAL_GetTick>
 8007316:	0002      	movs	r2, r0
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	429a      	cmp	r2, r3
 8007320:	d802      	bhi.n	8007328 <HAL_SPI_Transmit+0x238>
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	d102      	bne.n	800732e <HAL_SPI_Transmit+0x23e>
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d108      	bne.n	8007340 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800732e:	231f      	movs	r3, #31
 8007330:	18fb      	adds	r3, r7, r3
 8007332:	2203      	movs	r2, #3
 8007334:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	225d      	movs	r2, #93	@ 0x5d
 800733a:	2101      	movs	r1, #1
 800733c:	5499      	strb	r1, [r3, r2]
          goto error;
 800733e:	e02b      	b.n	8007398 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007344:	b29b      	uxth	r3, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1c8      	bne.n	80072dc <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800734a:	69ba      	ldr	r2, [r7, #24]
 800734c:	6839      	ldr	r1, [r7, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	0018      	movs	r0, r3
 8007352:	f000 fe9b 	bl	800808c <SPI_EndRxTxTransaction>
 8007356:	1e03      	subs	r3, r0, #0
 8007358:	d002      	beq.n	8007360 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2220      	movs	r2, #32
 800735e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10a      	bne.n	800737e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007368:	2300      	movs	r3, #0
 800736a:	613b      	str	r3, [r7, #16]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	613b      	str	r3, [r7, #16]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	613b      	str	r3, [r7, #16]
 800737c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007382:	2b00      	cmp	r3, #0
 8007384:	d004      	beq.n	8007390 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8007386:	231f      	movs	r3, #31
 8007388:	18fb      	adds	r3, r7, r3
 800738a:	2201      	movs	r2, #1
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e003      	b.n	8007398 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	225d      	movs	r2, #93	@ 0x5d
 8007394:	2101      	movs	r1, #1
 8007396:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	225c      	movs	r2, #92	@ 0x5c
 800739c:	2100      	movs	r1, #0
 800739e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80073a0:	231f      	movs	r3, #31
 80073a2:	18fb      	adds	r3, r7, r3
 80073a4:	781b      	ldrb	r3, [r3, #0]
}
 80073a6:	0018      	movs	r0, r3
 80073a8:	46bd      	mov	sp, r7
 80073aa:	b008      	add	sp, #32
 80073ac:	bd80      	pop	{r7, pc}
	...

080073b0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073b0:	b590      	push	{r4, r7, lr}
 80073b2:	b089      	sub	sp, #36	@ 0x24
 80073b4:	af02      	add	r7, sp, #8
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	1dbb      	adds	r3, r7, #6
 80073be:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80073c0:	2117      	movs	r1, #23
 80073c2:	187b      	adds	r3, r7, r1
 80073c4:	2200      	movs	r2, #0
 80073c6:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	225d      	movs	r2, #93	@ 0x5d
 80073cc:	5c9b      	ldrb	r3, [r3, r2]
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d003      	beq.n	80073dc <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80073d4:	187b      	adds	r3, r7, r1
 80073d6:	2202      	movs	r2, #2
 80073d8:	701a      	strb	r2, [r3, #0]
    goto error;
 80073da:	e12b      	b.n	8007634 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	2382      	movs	r3, #130	@ 0x82
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d113      	bne.n	8007410 <HAL_SPI_Receive+0x60>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10f      	bne.n	8007410 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	225d      	movs	r2, #93	@ 0x5d
 80073f4:	2104      	movs	r1, #4
 80073f6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073f8:	1dbb      	adds	r3, r7, #6
 80073fa:	881c      	ldrh	r4, [r3, #0]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	0023      	movs	r3, r4
 8007408:	f000 f924 	bl	8007654 <HAL_SPI_TransmitReceive>
 800740c:	0003      	movs	r3, r0
 800740e:	e118      	b.n	8007642 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	225c      	movs	r2, #92	@ 0x5c
 8007414:	5c9b      	ldrb	r3, [r3, r2]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <HAL_SPI_Receive+0x6e>
 800741a:	2302      	movs	r3, #2
 800741c:	e111      	b.n	8007642 <HAL_SPI_Receive+0x292>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	225c      	movs	r2, #92	@ 0x5c
 8007422:	2101      	movs	r1, #1
 8007424:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007426:	f7fc f9fd 	bl	8003824 <HAL_GetTick>
 800742a:	0003      	movs	r3, r0
 800742c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d003      	beq.n	800743c <HAL_SPI_Receive+0x8c>
 8007434:	1dbb      	adds	r3, r7, #6
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d104      	bne.n	8007446 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800743c:	2317      	movs	r3, #23
 800743e:	18fb      	adds	r3, r7, r3
 8007440:	2201      	movs	r2, #1
 8007442:	701a      	strb	r2, [r3, #0]
    goto error;
 8007444:	e0f6      	b.n	8007634 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	225d      	movs	r2, #93	@ 0x5d
 800744a:	2104      	movs	r1, #4
 800744c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	1dba      	adds	r2, r7, #6
 800745e:	2144      	movs	r1, #68	@ 0x44
 8007460:	8812      	ldrh	r2, [r2, #0]
 8007462:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	1dba      	adds	r2, r7, #6
 8007468:	2146      	movs	r1, #70	@ 0x46
 800746a:	8812      	ldrh	r2, [r2, #0]
 800746c:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	68da      	ldr	r2, [r3, #12]
 8007490:	23e0      	movs	r3, #224	@ 0xe0
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	429a      	cmp	r2, r3
 8007496:	d908      	bls.n	80074aa <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	496a      	ldr	r1, [pc, #424]	@ (800764c <HAL_SPI_Receive+0x29c>)
 80074a4:	400a      	ands	r2, r1
 80074a6:	605a      	str	r2, [r3, #4]
 80074a8:	e008      	b.n	80074bc <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2180      	movs	r1, #128	@ 0x80
 80074b6:	0149      	lsls	r1, r1, #5
 80074b8:	430a      	orrs	r2, r1
 80074ba:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	689a      	ldr	r2, [r3, #8]
 80074c0:	2380      	movs	r3, #128	@ 0x80
 80074c2:	021b      	lsls	r3, r3, #8
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d10f      	bne.n	80074e8 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2140      	movs	r1, #64	@ 0x40
 80074d4:	438a      	bics	r2, r1
 80074d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	495b      	ldr	r1, [pc, #364]	@ (8007650 <HAL_SPI_Receive+0x2a0>)
 80074e4:	400a      	ands	r2, r1
 80074e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2240      	movs	r2, #64	@ 0x40
 80074f0:	4013      	ands	r3, r2
 80074f2:	2b40      	cmp	r3, #64	@ 0x40
 80074f4:	d007      	beq.n	8007506 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2140      	movs	r1, #64	@ 0x40
 8007502:	430a      	orrs	r2, r1
 8007504:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	68da      	ldr	r2, [r3, #12]
 800750a:	23e0      	movs	r3, #224	@ 0xe0
 800750c:	00db      	lsls	r3, r3, #3
 800750e:	429a      	cmp	r2, r3
 8007510:	d900      	bls.n	8007514 <HAL_SPI_Receive+0x164>
 8007512:	e071      	b.n	80075f8 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007514:	e035      	b.n	8007582 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	2201      	movs	r2, #1
 800751e:	4013      	ands	r3, r2
 8007520:	2b01      	cmp	r3, #1
 8007522:	d117      	bne.n	8007554 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	330c      	adds	r3, #12
 800752a:	001a      	movs	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007530:	7812      	ldrb	r2, [r2, #0]
 8007532:	b2d2      	uxtb	r2, r2
 8007534:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753a:	1c5a      	adds	r2, r3, #1
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2246      	movs	r2, #70	@ 0x46
 8007544:	5a9b      	ldrh	r3, [r3, r2]
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b01      	subs	r3, #1
 800754a:	b299      	uxth	r1, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2246      	movs	r2, #70	@ 0x46
 8007550:	5299      	strh	r1, [r3, r2]
 8007552:	e016      	b.n	8007582 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007554:	f7fc f966 	bl	8003824 <HAL_GetTick>
 8007558:	0002      	movs	r2, r0
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	683a      	ldr	r2, [r7, #0]
 8007560:	429a      	cmp	r2, r3
 8007562:	d802      	bhi.n	800756a <HAL_SPI_Receive+0x1ba>
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	3301      	adds	r3, #1
 8007568:	d102      	bne.n	8007570 <HAL_SPI_Receive+0x1c0>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d108      	bne.n	8007582 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8007570:	2317      	movs	r3, #23
 8007572:	18fb      	adds	r3, r7, r3
 8007574:	2203      	movs	r2, #3
 8007576:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	225d      	movs	r2, #93	@ 0x5d
 800757c:	2101      	movs	r1, #1
 800757e:	5499      	strb	r1, [r3, r2]
          goto error;
 8007580:	e058      	b.n	8007634 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2246      	movs	r2, #70	@ 0x46
 8007586:	5a9b      	ldrh	r3, [r3, r2]
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1c3      	bne.n	8007516 <HAL_SPI_Receive+0x166>
 800758e:	e039      	b.n	8007604 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	2201      	movs	r2, #1
 8007598:	4013      	ands	r3, r2
 800759a:	2b01      	cmp	r3, #1
 800759c:	d115      	bne.n	80075ca <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68da      	ldr	r2, [r3, #12]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a8:	b292      	uxth	r2, r2
 80075aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b0:	1c9a      	adds	r2, r3, #2
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2246      	movs	r2, #70	@ 0x46
 80075ba:	5a9b      	ldrh	r3, [r3, r2]
 80075bc:	b29b      	uxth	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	b299      	uxth	r1, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2246      	movs	r2, #70	@ 0x46
 80075c6:	5299      	strh	r1, [r3, r2]
 80075c8:	e016      	b.n	80075f8 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075ca:	f7fc f92b 	bl	8003824 <HAL_GetTick>
 80075ce:	0002      	movs	r2, r0
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	1ad3      	subs	r3, r2, r3
 80075d4:	683a      	ldr	r2, [r7, #0]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d802      	bhi.n	80075e0 <HAL_SPI_Receive+0x230>
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	3301      	adds	r3, #1
 80075de:	d102      	bne.n	80075e6 <HAL_SPI_Receive+0x236>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d108      	bne.n	80075f8 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80075e6:	2317      	movs	r3, #23
 80075e8:	18fb      	adds	r3, r7, r3
 80075ea:	2203      	movs	r2, #3
 80075ec:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	225d      	movs	r2, #93	@ 0x5d
 80075f2:	2101      	movs	r1, #1
 80075f4:	5499      	strb	r1, [r3, r2]
          goto error;
 80075f6:	e01d      	b.n	8007634 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2246      	movs	r2, #70	@ 0x46
 80075fc:	5a9b      	ldrh	r3, [r3, r2]
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1c5      	bne.n	8007590 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	6839      	ldr	r1, [r7, #0]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	0018      	movs	r0, r3
 800760c:	f000 fce0 	bl	8007fd0 <SPI_EndRxTransaction>
 8007610:	1e03      	subs	r3, r0, #0
 8007612:	d002      	beq.n	800761a <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800761e:	2b00      	cmp	r3, #0
 8007620:	d004      	beq.n	800762c <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8007622:	2317      	movs	r3, #23
 8007624:	18fb      	adds	r3, r7, r3
 8007626:	2201      	movs	r2, #1
 8007628:	701a      	strb	r2, [r3, #0]
 800762a:	e003      	b.n	8007634 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	225d      	movs	r2, #93	@ 0x5d
 8007630:	2101      	movs	r1, #1
 8007632:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	225c      	movs	r2, #92	@ 0x5c
 8007638:	2100      	movs	r1, #0
 800763a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800763c:	2317      	movs	r3, #23
 800763e:	18fb      	adds	r3, r7, r3
 8007640:	781b      	ldrb	r3, [r3, #0]
}
 8007642:	0018      	movs	r0, r3
 8007644:	46bd      	mov	sp, r7
 8007646:	b007      	add	sp, #28
 8007648:	bd90      	pop	{r4, r7, pc}
 800764a:	46c0      	nop			@ (mov r8, r8)
 800764c:	ffffefff 	.word	0xffffefff
 8007650:	ffffbfff 	.word	0xffffbfff

08007654 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08a      	sub	sp, #40	@ 0x28
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
 8007660:	001a      	movs	r2, r3
 8007662:	1cbb      	adds	r3, r7, #2
 8007664:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007666:	2301      	movs	r3, #1
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800766a:	2323      	movs	r3, #35	@ 0x23
 800766c:	18fb      	adds	r3, r7, r3
 800766e:	2200      	movs	r2, #0
 8007670:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	225c      	movs	r2, #92	@ 0x5c
 8007676:	5c9b      	ldrb	r3, [r3, r2]
 8007678:	2b01      	cmp	r3, #1
 800767a:	d101      	bne.n	8007680 <HAL_SPI_TransmitReceive+0x2c>
 800767c:	2302      	movs	r3, #2
 800767e:	e1c4      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x3b6>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	225c      	movs	r2, #92	@ 0x5c
 8007684:	2101      	movs	r1, #1
 8007686:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007688:	f7fc f8cc 	bl	8003824 <HAL_GetTick>
 800768c:	0003      	movs	r3, r0
 800768e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007690:	201b      	movs	r0, #27
 8007692:	183b      	adds	r3, r7, r0
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	215d      	movs	r1, #93	@ 0x5d
 8007698:	5c52      	ldrb	r2, [r2, r1]
 800769a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80076a2:	2312      	movs	r3, #18
 80076a4:	18fb      	adds	r3, r7, r3
 80076a6:	1cba      	adds	r2, r7, #2
 80076a8:	8812      	ldrh	r2, [r2, #0]
 80076aa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80076ac:	183b      	adds	r3, r7, r0
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d011      	beq.n	80076d8 <HAL_SPI_TransmitReceive+0x84>
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	2382      	movs	r3, #130	@ 0x82
 80076b8:	005b      	lsls	r3, r3, #1
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d107      	bne.n	80076ce <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d103      	bne.n	80076ce <HAL_SPI_TransmitReceive+0x7a>
 80076c6:	183b      	adds	r3, r7, r0
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	2b04      	cmp	r3, #4
 80076cc:	d004      	beq.n	80076d8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80076ce:	2323      	movs	r3, #35	@ 0x23
 80076d0:	18fb      	adds	r3, r7, r3
 80076d2:	2202      	movs	r2, #2
 80076d4:	701a      	strb	r2, [r3, #0]
    goto error;
 80076d6:	e191      	b.n	80079fc <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d006      	beq.n	80076ec <HAL_SPI_TransmitReceive+0x98>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <HAL_SPI_TransmitReceive+0x98>
 80076e4:	1cbb      	adds	r3, r7, #2
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d104      	bne.n	80076f6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80076ec:	2323      	movs	r3, #35	@ 0x23
 80076ee:	18fb      	adds	r3, r7, r3
 80076f0:	2201      	movs	r2, #1
 80076f2:	701a      	strb	r2, [r3, #0]
    goto error;
 80076f4:	e182      	b.n	80079fc <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	225d      	movs	r2, #93	@ 0x5d
 80076fa:	5c9b      	ldrb	r3, [r3, r2]
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b04      	cmp	r3, #4
 8007700:	d003      	beq.n	800770a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	225d      	movs	r2, #93	@ 0x5d
 8007706:	2105      	movs	r1, #5
 8007708:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	1cba      	adds	r2, r7, #2
 800771a:	2146      	movs	r1, #70	@ 0x46
 800771c:	8812      	ldrh	r2, [r2, #0]
 800771e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	1cba      	adds	r2, r7, #2
 8007724:	2144      	movs	r1, #68	@ 0x44
 8007726:	8812      	ldrh	r2, [r2, #0]
 8007728:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	1cba      	adds	r2, r7, #2
 8007734:	8812      	ldrh	r2, [r2, #0]
 8007736:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	1cba      	adds	r2, r7, #2
 800773c:	8812      	ldrh	r2, [r2, #0]
 800773e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	23e0      	movs	r3, #224	@ 0xe0
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	429a      	cmp	r2, r3
 8007756:	d908      	bls.n	800776a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	49ac      	ldr	r1, [pc, #688]	@ (8007a14 <HAL_SPI_TransmitReceive+0x3c0>)
 8007764:	400a      	ands	r2, r1
 8007766:	605a      	str	r2, [r3, #4]
 8007768:	e008      	b.n	800777c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685a      	ldr	r2, [r3, #4]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2180      	movs	r1, #128	@ 0x80
 8007776:	0149      	lsls	r1, r1, #5
 8007778:	430a      	orrs	r2, r1
 800777a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2240      	movs	r2, #64	@ 0x40
 8007784:	4013      	ands	r3, r2
 8007786:	2b40      	cmp	r3, #64	@ 0x40
 8007788:	d007      	beq.n	800779a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2140      	movs	r1, #64	@ 0x40
 8007796:	430a      	orrs	r2, r1
 8007798:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	68da      	ldr	r2, [r3, #12]
 800779e:	23e0      	movs	r3, #224	@ 0xe0
 80077a0:	00db      	lsls	r3, r3, #3
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d800      	bhi.n	80077a8 <HAL_SPI_TransmitReceive+0x154>
 80077a6:	e083      	b.n	80078b0 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d005      	beq.n	80077bc <HAL_SPI_TransmitReceive+0x168>
 80077b0:	2312      	movs	r3, #18
 80077b2:	18fb      	adds	r3, r7, r3
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d000      	beq.n	80077bc <HAL_SPI_TransmitReceive+0x168>
 80077ba:	e06d      	b.n	8007898 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c0:	881a      	ldrh	r2, [r3, #0]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077cc:	1c9a      	adds	r2, r3, #2
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	3b01      	subs	r3, #1
 80077da:	b29a      	uxth	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077e0:	e05a      	b.n	8007898 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	2202      	movs	r2, #2
 80077ea:	4013      	ands	r3, r2
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d11b      	bne.n	8007828 <HAL_SPI_TransmitReceive+0x1d4>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d016      	beq.n	8007828 <HAL_SPI_TransmitReceive+0x1d4>
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d113      	bne.n	8007828 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007804:	881a      	ldrh	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007810:	1c9a      	adds	r2, r3, #2
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800781a:	b29b      	uxth	r3, r3
 800781c:	3b01      	subs	r3, #1
 800781e:	b29a      	uxth	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007824:	2300      	movs	r3, #0
 8007826:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	2201      	movs	r2, #1
 8007830:	4013      	ands	r3, r2
 8007832:	2b01      	cmp	r3, #1
 8007834:	d11c      	bne.n	8007870 <HAL_SPI_TransmitReceive+0x21c>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2246      	movs	r2, #70	@ 0x46
 800783a:	5a9b      	ldrh	r3, [r3, r2]
 800783c:	b29b      	uxth	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d016      	beq.n	8007870 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68da      	ldr	r2, [r3, #12]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784c:	b292      	uxth	r2, r2
 800784e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007854:	1c9a      	adds	r2, r3, #2
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2246      	movs	r2, #70	@ 0x46
 800785e:	5a9b      	ldrh	r3, [r3, r2]
 8007860:	b29b      	uxth	r3, r3
 8007862:	3b01      	subs	r3, #1
 8007864:	b299      	uxth	r1, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2246      	movs	r2, #70	@ 0x46
 800786a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800786c:	2301      	movs	r3, #1
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007870:	f7fb ffd8 	bl	8003824 <HAL_GetTick>
 8007874:	0002      	movs	r2, r0
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800787c:	429a      	cmp	r2, r3
 800787e:	d80b      	bhi.n	8007898 <HAL_SPI_TransmitReceive+0x244>
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	3301      	adds	r3, #1
 8007884:	d008      	beq.n	8007898 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8007886:	2323      	movs	r3, #35	@ 0x23
 8007888:	18fb      	adds	r3, r7, r3
 800788a:	2203      	movs	r2, #3
 800788c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	225d      	movs	r2, #93	@ 0x5d
 8007892:	2101      	movs	r1, #1
 8007894:	5499      	strb	r1, [r3, r2]
        goto error;
 8007896:	e0b1      	b.n	80079fc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d19f      	bne.n	80077e2 <HAL_SPI_TransmitReceive+0x18e>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2246      	movs	r2, #70	@ 0x46
 80078a6:	5a9b      	ldrh	r3, [r3, r2]
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d199      	bne.n	80077e2 <HAL_SPI_TransmitReceive+0x18e>
 80078ae:	e089      	b.n	80079c4 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_SPI_TransmitReceive+0x270>
 80078b8:	2312      	movs	r3, #18
 80078ba:	18fb      	adds	r3, r7, r3
 80078bc:	881b      	ldrh	r3, [r3, #0]
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d000      	beq.n	80078c4 <HAL_SPI_TransmitReceive+0x270>
 80078c2:	e074      	b.n	80079ae <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	330c      	adds	r3, #12
 80078ce:	7812      	ldrb	r2, [r2, #0]
 80078d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078ea:	e060      	b.n	80079ae <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	2202      	movs	r2, #2
 80078f4:	4013      	ands	r3, r2
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d11c      	bne.n	8007934 <HAL_SPI_TransmitReceive+0x2e0>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078fe:	b29b      	uxth	r3, r3
 8007900:	2b00      	cmp	r3, #0
 8007902:	d017      	beq.n	8007934 <HAL_SPI_TransmitReceive+0x2e0>
 8007904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007906:	2b01      	cmp	r3, #1
 8007908:	d114      	bne.n	8007934 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	330c      	adds	r3, #12
 8007914:	7812      	ldrb	r2, [r2, #0]
 8007916:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791c:	1c5a      	adds	r2, r3, #1
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007926:	b29b      	uxth	r3, r3
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007930:	2300      	movs	r3, #0
 8007932:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	2201      	movs	r2, #1
 800793c:	4013      	ands	r3, r2
 800793e:	2b01      	cmp	r3, #1
 8007940:	d11e      	bne.n	8007980 <HAL_SPI_TransmitReceive+0x32c>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2246      	movs	r2, #70	@ 0x46
 8007946:	5a9b      	ldrh	r3, [r3, r2]
 8007948:	b29b      	uxth	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d018      	beq.n	8007980 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	330c      	adds	r3, #12
 8007954:	001a      	movs	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800795a:	7812      	ldrb	r2, [r2, #0]
 800795c:	b2d2      	uxtb	r2, r2
 800795e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2246      	movs	r2, #70	@ 0x46
 800796e:	5a9b      	ldrh	r3, [r3, r2]
 8007970:	b29b      	uxth	r3, r3
 8007972:	3b01      	subs	r3, #1
 8007974:	b299      	uxth	r1, r3
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2246      	movs	r2, #70	@ 0x46
 800797a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800797c:	2301      	movs	r3, #1
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007980:	f7fb ff50 	bl	8003824 <HAL_GetTick>
 8007984:	0002      	movs	r2, r0
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800798c:	429a      	cmp	r2, r3
 800798e:	d802      	bhi.n	8007996 <HAL_SPI_TransmitReceive+0x342>
 8007990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007992:	3301      	adds	r3, #1
 8007994:	d102      	bne.n	800799c <HAL_SPI_TransmitReceive+0x348>
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	2b00      	cmp	r3, #0
 800799a:	d108      	bne.n	80079ae <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 800799c:	2323      	movs	r3, #35	@ 0x23
 800799e:	18fb      	adds	r3, r7, r3
 80079a0:	2203      	movs	r2, #3
 80079a2:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	225d      	movs	r2, #93	@ 0x5d
 80079a8:	2101      	movs	r1, #1
 80079aa:	5499      	strb	r1, [r3, r2]
        goto error;
 80079ac:	e026      	b.n	80079fc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d199      	bne.n	80078ec <HAL_SPI_TransmitReceive+0x298>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2246      	movs	r2, #70	@ 0x46
 80079bc:	5a9b      	ldrh	r3, [r3, r2]
 80079be:	b29b      	uxth	r3, r3
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d193      	bne.n	80078ec <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079c4:	69fa      	ldr	r2, [r7, #28]
 80079c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	0018      	movs	r0, r3
 80079cc:	f000 fb5e 	bl	800808c <SPI_EndRxTxTransaction>
 80079d0:	1e03      	subs	r3, r0, #0
 80079d2:	d006      	beq.n	80079e2 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 80079d4:	2323      	movs	r3, #35	@ 0x23
 80079d6:	18fb      	adds	r3, r7, r3
 80079d8:	2201      	movs	r2, #1
 80079da:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d004      	beq.n	80079f4 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80079ea:	2323      	movs	r3, #35	@ 0x23
 80079ec:	18fb      	adds	r3, r7, r3
 80079ee:	2201      	movs	r2, #1
 80079f0:	701a      	strb	r2, [r3, #0]
 80079f2:	e003      	b.n	80079fc <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	225d      	movs	r2, #93	@ 0x5d
 80079f8:	2101      	movs	r1, #1
 80079fa:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	225c      	movs	r2, #92	@ 0x5c
 8007a00:	2100      	movs	r1, #0
 8007a02:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007a04:	2323      	movs	r3, #35	@ 0x23
 8007a06:	18fb      	adds	r3, r7, r3
 8007a08:	781b      	ldrb	r3, [r3, #0]
}
 8007a0a:	0018      	movs	r0, r3
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	b00a      	add	sp, #40	@ 0x28
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	46c0      	nop			@ (mov r8, r8)
 8007a14:	ffffefff 	.word	0xffffefff

08007a18 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	1dbb      	adds	r3, r7, #6
 8007a24:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a26:	2317      	movs	r3, #23
 8007a28:	18fb      	adds	r3, r7, r3
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	225c      	movs	r2, #92	@ 0x5c
 8007a32:	5c9b      	ldrb	r3, [r3, r2]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d101      	bne.n	8007a3c <HAL_SPI_Transmit_DMA+0x24>
 8007a38:	2302      	movs	r3, #2
 8007a3a:	e0e3      	b.n	8007c04 <HAL_SPI_Transmit_DMA+0x1ec>
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	225c      	movs	r2, #92	@ 0x5c
 8007a40:	2101      	movs	r1, #1
 8007a42:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	225d      	movs	r2, #93	@ 0x5d
 8007a48:	5c9b      	ldrb	r3, [r3, r2]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d004      	beq.n	8007a5a <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8007a50:	2317      	movs	r3, #23
 8007a52:	18fb      	adds	r3, r7, r3
 8007a54:	2202      	movs	r2, #2
 8007a56:	701a      	strb	r2, [r3, #0]
    goto error;
 8007a58:	e0cd      	b.n	8007bf6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d003      	beq.n	8007a68 <HAL_SPI_Transmit_DMA+0x50>
 8007a60:	1dbb      	adds	r3, r7, #6
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d104      	bne.n	8007a72 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 8007a68:	2317      	movs	r3, #23
 8007a6a:	18fb      	adds	r3, r7, r3
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	701a      	strb	r2, [r3, #0]
    goto error;
 8007a70:	e0c1      	b.n	8007bf6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	225d      	movs	r2, #93	@ 0x5d
 8007a76:	2103      	movs	r1, #3
 8007a78:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	1dba      	adds	r2, r7, #6
 8007a8a:	8812      	ldrh	r2, [r2, #0]
 8007a8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	1dba      	adds	r2, r7, #6
 8007a92:	8812      	ldrh	r2, [r2, #0]
 8007a94:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2244      	movs	r2, #68	@ 0x44
 8007aac:	2100      	movs	r1, #0
 8007aae:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2246      	movs	r2, #70	@ 0x46
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	689a      	ldr	r2, [r3, #8]
 8007abc:	2380      	movs	r3, #128	@ 0x80
 8007abe:	021b      	lsls	r3, r3, #8
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d110      	bne.n	8007ae6 <HAL_SPI_Transmit_DMA+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2140      	movs	r1, #64	@ 0x40
 8007ad0:	438a      	bics	r2, r1
 8007ad2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2180      	movs	r1, #128	@ 0x80
 8007ae0:	01c9      	lsls	r1, r1, #7
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aea:	4a48      	ldr	r2, [pc, #288]	@ (8007c0c <HAL_SPI_Transmit_DMA+0x1f4>)
 8007aec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007af2:	4a47      	ldr	r2, [pc, #284]	@ (8007c10 <HAL_SPI_Transmit_DMA+0x1f8>)
 8007af4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afa:	4a46      	ldr	r2, [pc, #280]	@ (8007c14 <HAL_SPI_Transmit_DMA+0x1fc>)
 8007afc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b02:	2200      	movs	r2, #0
 8007b04:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4941      	ldr	r1, [pc, #260]	@ (8007c18 <HAL_SPI_Transmit_DMA+0x200>)
 8007b12:	400a      	ands	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	68da      	ldr	r2, [r3, #12]
 8007b1a:	23e0      	movs	r3, #224	@ 0xe0
 8007b1c:	00db      	lsls	r3, r3, #3
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d82f      	bhi.n	8007b82 <HAL_SPI_Transmit_DMA+0x16a>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b26:	695a      	ldr	r2, [r3, #20]
 8007b28:	2380      	movs	r3, #128	@ 0x80
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d128      	bne.n	8007b82 <HAL_SPI_Transmit_DMA+0x16a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	001a      	movs	r2, r3
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	d10f      	bne.n	8007b5e <HAL_SPI_Transmit_DMA+0x146>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4933      	ldr	r1, [pc, #204]	@ (8007c18 <HAL_SPI_Transmit_DMA+0x200>)
 8007b4a:	400a      	ands	r2, r1
 8007b4c:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	085b      	lsrs	r3, r3, #1
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007b5c:	e011      	b.n	8007b82 <HAL_SPI_Transmit_DMA+0x16a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2180      	movs	r1, #128	@ 0x80
 8007b6a:	01c9      	lsls	r1, r1, #7
 8007b6c:	430a      	orrs	r2, r1
 8007b6e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	085b      	lsrs	r3, r3, #1
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b8a:	0019      	movs	r1, r3
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	330c      	adds	r3, #12
 8007b92:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b98:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007b9a:	f7fc fa17 	bl	8003fcc <HAL_DMA_Start_IT>
 8007b9e:	1e03      	subs	r3, r0, #0
 8007ba0:	d00a      	beq.n	8007bb8 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ba6:	2210      	movs	r2, #16
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8007bae:	2317      	movs	r3, #23
 8007bb0:	18fb      	adds	r3, r7, r3
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	701a      	strb	r2, [r3, #0]

    goto error;
 8007bb6:	e01e      	b.n	8007bf6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2240      	movs	r2, #64	@ 0x40
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	2b40      	cmp	r3, #64	@ 0x40
 8007bc4:	d007      	beq.n	8007bd6 <HAL_SPI_Transmit_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2140      	movs	r1, #64	@ 0x40
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2120      	movs	r1, #32
 8007be2:	430a      	orrs	r2, r1
 8007be4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2102      	movs	r1, #2
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	225c      	movs	r2, #92	@ 0x5c
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007bfe:	2317      	movs	r3, #23
 8007c00:	18fb      	adds	r3, r7, r3
 8007c02:	781b      	ldrb	r3, [r3, #0]
}
 8007c04:	0018      	movs	r0, r3
 8007c06:	46bd      	mov	sp, r7
 8007c08:	b006      	add	sp, #24
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	08007d11 	.word	0x08007d11
 8007c10:	08007c65 	.word	0x08007c65
 8007c14:	08007d2f 	.word	0x08007d2f
 8007c18:	ffffbfff 	.word	0xffffbfff

08007c1c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007c24:	46c0      	nop			@ (mov r8, r8)
 8007c26:	46bd      	mov	sp, r7
 8007c28:	b002      	add	sp, #8
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007c34:	46c0      	nop			@ (mov r8, r8)
 8007c36:	46bd      	mov	sp, r7
 8007c38:	b002      	add	sp, #8
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007c44:	46c0      	nop			@ (mov r8, r8)
 8007c46:	46bd      	mov	sp, r7
 8007c48:	b002      	add	sp, #8
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	225d      	movs	r2, #93	@ 0x5d
 8007c58:	5c9b      	ldrb	r3, [r3, r2]
 8007c5a:	b2db      	uxtb	r3, r3
}
 8007c5c:	0018      	movs	r0, r3
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	b002      	add	sp, #8
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c70:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c72:	f7fb fdd7 	bl	8003824 <HAL_GetTick>
 8007c76:	0003      	movs	r3, r0
 8007c78:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2220      	movs	r2, #32
 8007c82:	4013      	ands	r3, r2
 8007c84:	2b20      	cmp	r3, #32
 8007c86:	d03c      	beq.n	8007d02 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2120      	movs	r1, #32
 8007c94:	438a      	bics	r2, r1
 8007c96:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2102      	movs	r1, #2
 8007ca4:	438a      	bics	r2, r1
 8007ca6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2164      	movs	r1, #100	@ 0x64
 8007cae:	0018      	movs	r0, r3
 8007cb0:	f000 f9ec 	bl	800808c <SPI_EndRxTxTransaction>
 8007cb4:	1e03      	subs	r3, r0, #0
 8007cb6:	d005      	beq.n	8007cc4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	431a      	orrs	r2, r3
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10a      	bne.n	8007ce2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ccc:	2300      	movs	r3, #0
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	60fb      	str	r3, [r7, #12]
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	60fb      	str	r3, [r7, #12]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	225d      	movs	r2, #93	@ 0x5d
 8007cec:	2101      	movs	r1, #1
 8007cee:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d004      	beq.n	8007d02 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	0018      	movs	r0, r3
 8007cfc:	f7ff ff9e 	bl	8007c3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007d00:	e003      	b.n	8007d0a <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	0018      	movs	r0, r3
 8007d06:	f7ff ff89 	bl	8007c1c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	b006      	add	sp, #24
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b084      	sub	sp, #16
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	0018      	movs	r0, r3
 8007d22:	f7ff ff83 	bl	8007c2c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d26:	46c0      	nop			@ (mov r8, r8)
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	b004      	add	sp, #16
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b084      	sub	sp, #16
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2103      	movs	r1, #3
 8007d48:	438a      	bics	r2, r1
 8007d4a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d50:	2210      	movs	r2, #16
 8007d52:	431a      	orrs	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	225d      	movs	r2, #93	@ 0x5d
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	0018      	movs	r0, r3
 8007d64:	f7ff ff6a 	bl	8007c3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d68:	46c0      	nop			@ (mov r8, r8)
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	b004      	add	sp, #16
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b088      	sub	sp, #32
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	603b      	str	r3, [r7, #0]
 8007d7c:	1dfb      	adds	r3, r7, #7
 8007d7e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d80:	f7fb fd50 	bl	8003824 <HAL_GetTick>
 8007d84:	0002      	movs	r2, r0
 8007d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d88:	1a9b      	subs	r3, r3, r2
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	18d3      	adds	r3, r2, r3
 8007d8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d90:	f7fb fd48 	bl	8003824 <HAL_GetTick>
 8007d94:	0003      	movs	r3, r0
 8007d96:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d98:	4b3a      	ldr	r3, [pc, #232]	@ (8007e84 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	015b      	lsls	r3, r3, #5
 8007d9e:	0d1b      	lsrs	r3, r3, #20
 8007da0:	69fa      	ldr	r2, [r7, #28]
 8007da2:	4353      	muls	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007da6:	e058      	b.n	8007e5a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	3301      	adds	r3, #1
 8007dac:	d055      	beq.n	8007e5a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dae:	f7fb fd39 	bl	8003824 <HAL_GetTick>
 8007db2:	0002      	movs	r2, r0
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	1ad3      	subs	r3, r2, r3
 8007db8:	69fa      	ldr	r2, [r7, #28]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d902      	bls.n	8007dc4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8007dbe:	69fb      	ldr	r3, [r7, #28]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d142      	bne.n	8007e4a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	21e0      	movs	r1, #224	@ 0xe0
 8007dd0:	438a      	bics	r2, r1
 8007dd2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	2382      	movs	r3, #130	@ 0x82
 8007dda:	005b      	lsls	r3, r3, #1
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d113      	bne.n	8007e08 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	689a      	ldr	r2, [r3, #8]
 8007de4:	2380      	movs	r3, #128	@ 0x80
 8007de6:	021b      	lsls	r3, r3, #8
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d005      	beq.n	8007df8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	689a      	ldr	r2, [r3, #8]
 8007df0:	2380      	movs	r3, #128	@ 0x80
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d107      	bne.n	8007e08 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2140      	movs	r1, #64	@ 0x40
 8007e04:	438a      	bics	r2, r1
 8007e06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e0c:	2380      	movs	r3, #128	@ 0x80
 8007e0e:	019b      	lsls	r3, r3, #6
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d110      	bne.n	8007e36 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	491a      	ldr	r1, [pc, #104]	@ (8007e88 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007e20:	400a      	ands	r2, r1
 8007e22:	601a      	str	r2, [r3, #0]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2180      	movs	r1, #128	@ 0x80
 8007e30:	0189      	lsls	r1, r1, #6
 8007e32:	430a      	orrs	r2, r1
 8007e34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	225d      	movs	r2, #93	@ 0x5d
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	225c      	movs	r2, #92	@ 0x5c
 8007e42:	2100      	movs	r1, #0
 8007e44:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e017      	b.n	8007e7a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	3b01      	subs	r3, #1
 8007e58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	4013      	ands	r3, r2
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	425a      	negs	r2, r3
 8007e6a:	4153      	adcs	r3, r2
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	001a      	movs	r2, r3
 8007e70:	1dfb      	adds	r3, r7, #7
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d197      	bne.n	8007da8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	b008      	add	sp, #32
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	46c0      	nop			@ (mov r8, r8)
 8007e84:	20000018 	.word	0x20000018
 8007e88:	ffffdfff 	.word	0xffffdfff

08007e8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b08a      	sub	sp, #40	@ 0x28
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	60f8      	str	r0, [r7, #12]
 8007e94:	60b9      	str	r1, [r7, #8]
 8007e96:	607a      	str	r2, [r7, #4]
 8007e98:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007e9a:	2317      	movs	r3, #23
 8007e9c:	18fb      	adds	r3, r7, r3
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007ea2:	f7fb fcbf 	bl	8003824 <HAL_GetTick>
 8007ea6:	0002      	movs	r2, r0
 8007ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eaa:	1a9b      	subs	r3, r3, r2
 8007eac:	683a      	ldr	r2, [r7, #0]
 8007eae:	18d3      	adds	r3, r2, r3
 8007eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007eb2:	f7fb fcb7 	bl	8003824 <HAL_GetTick>
 8007eb6:	0003      	movs	r3, r0
 8007eb8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	330c      	adds	r3, #12
 8007ec0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007ec2:	4b41      	ldr	r3, [pc, #260]	@ (8007fc8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	0013      	movs	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	189b      	adds	r3, r3, r2
 8007ecc:	00da      	lsls	r2, r3, #3
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	0d1b      	lsrs	r3, r3, #20
 8007ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed4:	4353      	muls	r3, r2
 8007ed6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007ed8:	e068      	b.n	8007fac <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	23c0      	movs	r3, #192	@ 0xc0
 8007ede:	00db      	lsls	r3, r3, #3
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d10a      	bne.n	8007efa <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d107      	bne.n	8007efa <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	b2da      	uxtb	r2, r3
 8007ef0:	2117      	movs	r1, #23
 8007ef2:	187b      	adds	r3, r7, r1
 8007ef4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007ef6:	187b      	adds	r3, r7, r1
 8007ef8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	3301      	adds	r3, #1
 8007efe:	d055      	beq.n	8007fac <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f00:	f7fb fc90 	bl	8003824 <HAL_GetTick>
 8007f04:	0002      	movs	r2, r0
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d902      	bls.n	8007f16 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8007f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d142      	bne.n	8007f9c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685a      	ldr	r2, [r3, #4]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	21e0      	movs	r1, #224	@ 0xe0
 8007f22:	438a      	bics	r2, r1
 8007f24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	685a      	ldr	r2, [r3, #4]
 8007f2a:	2382      	movs	r3, #130	@ 0x82
 8007f2c:	005b      	lsls	r3, r3, #1
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d113      	bne.n	8007f5a <SPI_WaitFifoStateUntilTimeout+0xce>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	689a      	ldr	r2, [r3, #8]
 8007f36:	2380      	movs	r3, #128	@ 0x80
 8007f38:	021b      	lsls	r3, r3, #8
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d005      	beq.n	8007f4a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	689a      	ldr	r2, [r3, #8]
 8007f42:	2380      	movs	r3, #128	@ 0x80
 8007f44:	00db      	lsls	r3, r3, #3
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d107      	bne.n	8007f5a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2140      	movs	r1, #64	@ 0x40
 8007f56:	438a      	bics	r2, r1
 8007f58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f5e:	2380      	movs	r3, #128	@ 0x80
 8007f60:	019b      	lsls	r3, r3, #6
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d110      	bne.n	8007f88 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4916      	ldr	r1, [pc, #88]	@ (8007fcc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007f72:	400a      	ands	r2, r1
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2180      	movs	r1, #128	@ 0x80
 8007f82:	0189      	lsls	r1, r1, #6
 8007f84:	430a      	orrs	r2, r1
 8007f86:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	225d      	movs	r2, #93	@ 0x5d
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	225c      	movs	r2, #92	@ 0x5c
 8007f94:	2100      	movs	r1, #0
 8007f96:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e010      	b.n	8007fbe <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007fa6:	69bb      	ldr	r3, [r7, #24]
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d18e      	bne.n	8007eda <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	b00a      	add	sp, #40	@ 0x28
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	46c0      	nop			@ (mov r8, r8)
 8007fc8:	20000018 	.word	0x20000018
 8007fcc:	ffffdfff 	.word	0xffffdfff

08007fd0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b086      	sub	sp, #24
 8007fd4:	af02      	add	r7, sp, #8
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	685a      	ldr	r2, [r3, #4]
 8007fe0:	2382      	movs	r3, #130	@ 0x82
 8007fe2:	005b      	lsls	r3, r3, #1
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d113      	bne.n	8008010 <SPI_EndRxTransaction+0x40>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	689a      	ldr	r2, [r3, #8]
 8007fec:	2380      	movs	r3, #128	@ 0x80
 8007fee:	021b      	lsls	r3, r3, #8
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d005      	beq.n	8008000 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	689a      	ldr	r2, [r3, #8]
 8007ff8:	2380      	movs	r3, #128	@ 0x80
 8007ffa:	00db      	lsls	r3, r3, #3
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d107      	bne.n	8008010 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2140      	movs	r1, #64	@ 0x40
 800800c:	438a      	bics	r2, r1
 800800e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	0013      	movs	r3, r2
 800801a:	2200      	movs	r2, #0
 800801c:	2180      	movs	r1, #128	@ 0x80
 800801e:	f7ff fea7 	bl	8007d70 <SPI_WaitFlagStateUntilTimeout>
 8008022:	1e03      	subs	r3, r0, #0
 8008024:	d007      	beq.n	8008036 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800802a:	2220      	movs	r2, #32
 800802c:	431a      	orrs	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e026      	b.n	8008084 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	2382      	movs	r3, #130	@ 0x82
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	429a      	cmp	r2, r3
 8008040:	d11f      	bne.n	8008082 <SPI_EndRxTransaction+0xb2>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	689a      	ldr	r2, [r3, #8]
 8008046:	2380      	movs	r3, #128	@ 0x80
 8008048:	021b      	lsls	r3, r3, #8
 800804a:	429a      	cmp	r2, r3
 800804c:	d005      	beq.n	800805a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	2380      	movs	r3, #128	@ 0x80
 8008054:	00db      	lsls	r3, r3, #3
 8008056:	429a      	cmp	r2, r3
 8008058:	d113      	bne.n	8008082 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800805a:	68ba      	ldr	r2, [r7, #8]
 800805c:	23c0      	movs	r3, #192	@ 0xc0
 800805e:	00d9      	lsls	r1, r3, #3
 8008060:	68f8      	ldr	r0, [r7, #12]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	0013      	movs	r3, r2
 8008068:	2200      	movs	r2, #0
 800806a:	f7ff ff0f 	bl	8007e8c <SPI_WaitFifoStateUntilTimeout>
 800806e:	1e03      	subs	r3, r0, #0
 8008070:	d007      	beq.n	8008082 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008076:	2220      	movs	r2, #32
 8008078:	431a      	orrs	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e000      	b.n	8008084 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	0018      	movs	r0, r3
 8008086:	46bd      	mov	sp, r7
 8008088:	b004      	add	sp, #16
 800808a:	bd80      	pop	{r7, pc}

0800808c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	23c0      	movs	r3, #192	@ 0xc0
 800809c:	0159      	lsls	r1, r3, #5
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	0013      	movs	r3, r2
 80080a6:	2200      	movs	r2, #0
 80080a8:	f7ff fef0 	bl	8007e8c <SPI_WaitFifoStateUntilTimeout>
 80080ac:	1e03      	subs	r3, r0, #0
 80080ae:	d007      	beq.n	80080c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b4:	2220      	movs	r2, #32
 80080b6:	431a      	orrs	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80080bc:	2303      	movs	r3, #3
 80080be:	e027      	b.n	8008110 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	9300      	str	r3, [sp, #0]
 80080c8:	0013      	movs	r3, r2
 80080ca:	2200      	movs	r2, #0
 80080cc:	2180      	movs	r1, #128	@ 0x80
 80080ce:	f7ff fe4f 	bl	8007d70 <SPI_WaitFlagStateUntilTimeout>
 80080d2:	1e03      	subs	r3, r0, #0
 80080d4:	d007      	beq.n	80080e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080da:	2220      	movs	r2, #32
 80080dc:	431a      	orrs	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e014      	b.n	8008110 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80080e6:	68ba      	ldr	r2, [r7, #8]
 80080e8:	23c0      	movs	r3, #192	@ 0xc0
 80080ea:	00d9      	lsls	r1, r3, #3
 80080ec:	68f8      	ldr	r0, [r7, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	0013      	movs	r3, r2
 80080f4:	2200      	movs	r2, #0
 80080f6:	f7ff fec9 	bl	8007e8c <SPI_WaitFifoStateUntilTimeout>
 80080fa:	1e03      	subs	r3, r0, #0
 80080fc:	d007      	beq.n	800810e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008102:	2220      	movs	r2, #32
 8008104:	431a      	orrs	r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800810a:	2303      	movs	r3, #3
 800810c:	e000      	b.n	8008110 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	0018      	movs	r0, r3
 8008112:	46bd      	mov	sp, r7
 8008114:	b004      	add	sp, #16
 8008116:	bd80      	pop	{r7, pc}

08008118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e042      	b.n	80081b0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	223d      	movs	r2, #61	@ 0x3d
 800812e:	5c9b      	ldrb	r3, [r3, r2]
 8008130:	b2db      	uxtb	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d107      	bne.n	8008146 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	223c      	movs	r2, #60	@ 0x3c
 800813a:	2100      	movs	r1, #0
 800813c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	0018      	movs	r0, r3
 8008142:	f7fa febf 	bl	8002ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	223d      	movs	r2, #61	@ 0x3d
 800814a:	2102      	movs	r1, #2
 800814c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	3304      	adds	r3, #4
 8008156:	0019      	movs	r1, r3
 8008158:	0010      	movs	r0, r2
 800815a:	f000 fa17 	bl	800858c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2246      	movs	r2, #70	@ 0x46
 8008162:	2101      	movs	r1, #1
 8008164:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	223e      	movs	r2, #62	@ 0x3e
 800816a:	2101      	movs	r1, #1
 800816c:	5499      	strb	r1, [r3, r2]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	223f      	movs	r2, #63	@ 0x3f
 8008172:	2101      	movs	r1, #1
 8008174:	5499      	strb	r1, [r3, r2]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2240      	movs	r2, #64	@ 0x40
 800817a:	2101      	movs	r1, #1
 800817c:	5499      	strb	r1, [r3, r2]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2241      	movs	r2, #65	@ 0x41
 8008182:	2101      	movs	r1, #1
 8008184:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2242      	movs	r2, #66	@ 0x42
 800818a:	2101      	movs	r1, #1
 800818c:	5499      	strb	r1, [r3, r2]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2243      	movs	r2, #67	@ 0x43
 8008192:	2101      	movs	r1, #1
 8008194:	5499      	strb	r1, [r3, r2]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2244      	movs	r2, #68	@ 0x44
 800819a:	2101      	movs	r1, #1
 800819c:	5499      	strb	r1, [r3, r2]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2245      	movs	r2, #69	@ 0x45
 80081a2:	2101      	movs	r1, #1
 80081a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	223d      	movs	r2, #61	@ 0x3d
 80081aa:	2101      	movs	r1, #1
 80081ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	0018      	movs	r0, r3
 80081b2:	46bd      	mov	sp, r7
 80081b4:	b002      	add	sp, #8
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2202      	movs	r2, #2
 80081d4:	4013      	ands	r3, r2
 80081d6:	d021      	beq.n	800821c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2202      	movs	r2, #2
 80081dc:	4013      	ands	r3, r2
 80081de:	d01d      	beq.n	800821c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2203      	movs	r2, #3
 80081e6:	4252      	negs	r2, r2
 80081e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	2203      	movs	r2, #3
 80081f8:	4013      	ands	r3, r2
 80081fa:	d004      	beq.n	8008206 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	0018      	movs	r0, r3
 8008200:	f000 f9ac 	bl	800855c <HAL_TIM_IC_CaptureCallback>
 8008204:	e007      	b.n	8008216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	0018      	movs	r0, r3
 800820a:	f000 f99f 	bl	800854c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	0018      	movs	r0, r3
 8008212:	f000 f9ab 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2204      	movs	r2, #4
 8008220:	4013      	ands	r3, r2
 8008222:	d022      	beq.n	800826a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2204      	movs	r2, #4
 8008228:	4013      	ands	r3, r2
 800822a:	d01e      	beq.n	800826a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2205      	movs	r2, #5
 8008232:	4252      	negs	r2, r2
 8008234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2202      	movs	r2, #2
 800823a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	699a      	ldr	r2, [r3, #24]
 8008242:	23c0      	movs	r3, #192	@ 0xc0
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4013      	ands	r3, r2
 8008248:	d004      	beq.n	8008254 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	0018      	movs	r0, r3
 800824e:	f000 f985 	bl	800855c <HAL_TIM_IC_CaptureCallback>
 8008252:	e007      	b.n	8008264 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	0018      	movs	r0, r3
 8008258:	f000 f978 	bl	800854c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	0018      	movs	r0, r3
 8008260:	f000 f984 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	2208      	movs	r2, #8
 800826e:	4013      	ands	r3, r2
 8008270:	d021      	beq.n	80082b6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2208      	movs	r2, #8
 8008276:	4013      	ands	r3, r2
 8008278:	d01d      	beq.n	80082b6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2209      	movs	r2, #9
 8008280:	4252      	negs	r2, r2
 8008282:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2204      	movs	r2, #4
 8008288:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69db      	ldr	r3, [r3, #28]
 8008290:	2203      	movs	r2, #3
 8008292:	4013      	ands	r3, r2
 8008294:	d004      	beq.n	80082a0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	0018      	movs	r0, r3
 800829a:	f000 f95f 	bl	800855c <HAL_TIM_IC_CaptureCallback>
 800829e:	e007      	b.n	80082b0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	0018      	movs	r0, r3
 80082a4:	f000 f952 	bl	800854c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	0018      	movs	r0, r3
 80082ac:	f000 f95e 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2210      	movs	r2, #16
 80082ba:	4013      	ands	r3, r2
 80082bc:	d022      	beq.n	8008304 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2210      	movs	r2, #16
 80082c2:	4013      	ands	r3, r2
 80082c4:	d01e      	beq.n	8008304 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2211      	movs	r2, #17
 80082cc:	4252      	negs	r2, r2
 80082ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2208      	movs	r2, #8
 80082d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	69da      	ldr	r2, [r3, #28]
 80082dc:	23c0      	movs	r3, #192	@ 0xc0
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4013      	ands	r3, r2
 80082e2:	d004      	beq.n	80082ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	0018      	movs	r0, r3
 80082e8:	f000 f938 	bl	800855c <HAL_TIM_IC_CaptureCallback>
 80082ec:	e007      	b.n	80082fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	0018      	movs	r0, r3
 80082f2:	f000 f92b 	bl	800854c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	0018      	movs	r0, r3
 80082fa:	f000 f937 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	2201      	movs	r2, #1
 8008308:	4013      	ands	r3, r2
 800830a:	d00c      	beq.n	8008326 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2201      	movs	r2, #1
 8008310:	4013      	ands	r3, r2
 8008312:	d008      	beq.n	8008326 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2202      	movs	r2, #2
 800831a:	4252      	negs	r2, r2
 800831c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	0018      	movs	r0, r3
 8008322:	f000 f90b 	bl	800853c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	2280      	movs	r2, #128	@ 0x80
 800832a:	4013      	ands	r3, r2
 800832c:	d00c      	beq.n	8008348 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2280      	movs	r2, #128	@ 0x80
 8008332:	4013      	ands	r3, r2
 8008334:	d008      	beq.n	8008348 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2281      	movs	r2, #129	@ 0x81
 800833c:	4252      	negs	r2, r2
 800833e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	0018      	movs	r0, r3
 8008344:	f000 fab0 	bl	80088a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	2240      	movs	r2, #64	@ 0x40
 800834c:	4013      	ands	r3, r2
 800834e:	d00c      	beq.n	800836a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2240      	movs	r2, #64	@ 0x40
 8008354:	4013      	ands	r3, r2
 8008356:	d008      	beq.n	800836a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2241      	movs	r2, #65	@ 0x41
 800835e:	4252      	negs	r2, r2
 8008360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	0018      	movs	r0, r3
 8008366:	f000 f909 	bl	800857c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	2220      	movs	r2, #32
 800836e:	4013      	ands	r3, r2
 8008370:	d00c      	beq.n	800838c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2220      	movs	r2, #32
 8008376:	4013      	ands	r3, r2
 8008378:	d008      	beq.n	800838c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2221      	movs	r2, #33	@ 0x21
 8008380:	4252      	negs	r2, r2
 8008382:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	0018      	movs	r0, r3
 8008388:	f000 fa86 	bl	8008898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800838c:	46c0      	nop			@ (mov r8, r8)
 800838e:	46bd      	mov	sp, r7
 8008390:	b004      	add	sp, #16
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800839e:	230f      	movs	r3, #15
 80083a0:	18fb      	adds	r3, r7, r3
 80083a2:	2200      	movs	r2, #0
 80083a4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	223c      	movs	r2, #60	@ 0x3c
 80083aa:	5c9b      	ldrb	r3, [r3, r2]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_TIM_ConfigClockSource+0x20>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e0bc      	b.n	800852e <HAL_TIM_ConfigClockSource+0x19a>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	223c      	movs	r2, #60	@ 0x3c
 80083b8:	2101      	movs	r1, #1
 80083ba:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	223d      	movs	r2, #61	@ 0x3d
 80083c0:	2102      	movs	r1, #2
 80083c2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2277      	movs	r2, #119	@ 0x77
 80083d0:	4393      	bics	r3, r2
 80083d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	4a58      	ldr	r2, [pc, #352]	@ (8008538 <HAL_TIM_ConfigClockSource+0x1a4>)
 80083d8:	4013      	ands	r3, r2
 80083da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2280      	movs	r2, #128	@ 0x80
 80083ea:	0192      	lsls	r2, r2, #6
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d040      	beq.n	8008472 <HAL_TIM_ConfigClockSource+0xde>
 80083f0:	2280      	movs	r2, #128	@ 0x80
 80083f2:	0192      	lsls	r2, r2, #6
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d900      	bls.n	80083fa <HAL_TIM_ConfigClockSource+0x66>
 80083f8:	e088      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 80083fa:	2280      	movs	r2, #128	@ 0x80
 80083fc:	0152      	lsls	r2, r2, #5
 80083fe:	4293      	cmp	r3, r2
 8008400:	d100      	bne.n	8008404 <HAL_TIM_ConfigClockSource+0x70>
 8008402:	e088      	b.n	8008516 <HAL_TIM_ConfigClockSource+0x182>
 8008404:	2280      	movs	r2, #128	@ 0x80
 8008406:	0152      	lsls	r2, r2, #5
 8008408:	4293      	cmp	r3, r2
 800840a:	d900      	bls.n	800840e <HAL_TIM_ConfigClockSource+0x7a>
 800840c:	e07e      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 800840e:	2b70      	cmp	r3, #112	@ 0x70
 8008410:	d018      	beq.n	8008444 <HAL_TIM_ConfigClockSource+0xb0>
 8008412:	d900      	bls.n	8008416 <HAL_TIM_ConfigClockSource+0x82>
 8008414:	e07a      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 8008416:	2b60      	cmp	r3, #96	@ 0x60
 8008418:	d04f      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x126>
 800841a:	d900      	bls.n	800841e <HAL_TIM_ConfigClockSource+0x8a>
 800841c:	e076      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 800841e:	2b50      	cmp	r3, #80	@ 0x50
 8008420:	d03b      	beq.n	800849a <HAL_TIM_ConfigClockSource+0x106>
 8008422:	d900      	bls.n	8008426 <HAL_TIM_ConfigClockSource+0x92>
 8008424:	e072      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 8008426:	2b40      	cmp	r3, #64	@ 0x40
 8008428:	d057      	beq.n	80084da <HAL_TIM_ConfigClockSource+0x146>
 800842a:	d900      	bls.n	800842e <HAL_TIM_ConfigClockSource+0x9a>
 800842c:	e06e      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 800842e:	2b30      	cmp	r3, #48	@ 0x30
 8008430:	d063      	beq.n	80084fa <HAL_TIM_ConfigClockSource+0x166>
 8008432:	d86b      	bhi.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 8008434:	2b20      	cmp	r3, #32
 8008436:	d060      	beq.n	80084fa <HAL_TIM_ConfigClockSource+0x166>
 8008438:	d868      	bhi.n	800850c <HAL_TIM_ConfigClockSource+0x178>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d05d      	beq.n	80084fa <HAL_TIM_ConfigClockSource+0x166>
 800843e:	2b10      	cmp	r3, #16
 8008440:	d05b      	beq.n	80084fa <HAL_TIM_ConfigClockSource+0x166>
 8008442:	e063      	b.n	800850c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008454:	f000 f9a2 	bl	800879c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	2277      	movs	r2, #119	@ 0x77
 8008464:	4313      	orrs	r3, r2
 8008466:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68ba      	ldr	r2, [r7, #8]
 800846e:	609a      	str	r2, [r3, #8]
      break;
 8008470:	e052      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008482:	f000 f98b 	bl	800879c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2180      	movs	r1, #128	@ 0x80
 8008492:	01c9      	lsls	r1, r1, #7
 8008494:	430a      	orrs	r2, r1
 8008496:	609a      	str	r2, [r3, #8]
      break;
 8008498:	e03e      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084a6:	001a      	movs	r2, r3
 80084a8:	f000 f8fe 	bl	80086a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2150      	movs	r1, #80	@ 0x50
 80084b2:	0018      	movs	r0, r3
 80084b4:	f000 f958 	bl	8008768 <TIM_ITRx_SetConfig>
      break;
 80084b8:	e02e      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084c6:	001a      	movs	r2, r3
 80084c8:	f000 f91c 	bl	8008704 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2160      	movs	r1, #96	@ 0x60
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 f948 	bl	8008768 <TIM_ITRx_SetConfig>
      break;
 80084d8:	e01e      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084e6:	001a      	movs	r2, r3
 80084e8:	f000 f8de 	bl	80086a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2140      	movs	r1, #64	@ 0x40
 80084f2:	0018      	movs	r0, r3
 80084f4:	f000 f938 	bl	8008768 <TIM_ITRx_SetConfig>
      break;
 80084f8:	e00e      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	0019      	movs	r1, r3
 8008504:	0010      	movs	r0, r2
 8008506:	f000 f92f 	bl	8008768 <TIM_ITRx_SetConfig>
      break;
 800850a:	e005      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800850c:	230f      	movs	r3, #15
 800850e:	18fb      	adds	r3, r7, r3
 8008510:	2201      	movs	r2, #1
 8008512:	701a      	strb	r2, [r3, #0]
      break;
 8008514:	e000      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8008516:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	223d      	movs	r2, #61	@ 0x3d
 800851c:	2101      	movs	r1, #1
 800851e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	223c      	movs	r2, #60	@ 0x3c
 8008524:	2100      	movs	r1, #0
 8008526:	5499      	strb	r1, [r3, r2]

  return status;
 8008528:	230f      	movs	r3, #15
 800852a:	18fb      	adds	r3, r7, r3
 800852c:	781b      	ldrb	r3, [r3, #0]
}
 800852e:	0018      	movs	r0, r3
 8008530:	46bd      	mov	sp, r7
 8008532:	b004      	add	sp, #16
 8008534:	bd80      	pop	{r7, pc}
 8008536:	46c0      	nop			@ (mov r8, r8)
 8008538:	ffff00ff 	.word	0xffff00ff

0800853c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008544:	46c0      	nop			@ (mov r8, r8)
 8008546:	46bd      	mov	sp, r7
 8008548:	b002      	add	sp, #8
 800854a:	bd80      	pop	{r7, pc}

0800854c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008554:	46c0      	nop			@ (mov r8, r8)
 8008556:	46bd      	mov	sp, r7
 8008558:	b002      	add	sp, #8
 800855a:	bd80      	pop	{r7, pc}

0800855c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008564:	46c0      	nop			@ (mov r8, r8)
 8008566:	46bd      	mov	sp, r7
 8008568:	b002      	add	sp, #8
 800856a:	bd80      	pop	{r7, pc}

0800856c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008574:	46c0      	nop			@ (mov r8, r8)
 8008576:	46bd      	mov	sp, r7
 8008578:	b002      	add	sp, #8
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008584:	46c0      	nop			@ (mov r8, r8)
 8008586:	46bd      	mov	sp, r7
 8008588:	b002      	add	sp, #8
 800858a:	bd80      	pop	{r7, pc}

0800858c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a3b      	ldr	r2, [pc, #236]	@ (800868c <TIM_Base_SetConfig+0x100>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d008      	beq.n	80085b6 <TIM_Base_SetConfig+0x2a>
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	2380      	movs	r3, #128	@ 0x80
 80085a8:	05db      	lsls	r3, r3, #23
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d003      	beq.n	80085b6 <TIM_Base_SetConfig+0x2a>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a37      	ldr	r2, [pc, #220]	@ (8008690 <TIM_Base_SetConfig+0x104>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d108      	bne.n	80085c8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2270      	movs	r2, #112	@ 0x70
 80085ba:	4393      	bics	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	4a30      	ldr	r2, [pc, #192]	@ (800868c <TIM_Base_SetConfig+0x100>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d018      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	2380      	movs	r3, #128	@ 0x80
 80085d4:	05db      	lsls	r3, r3, #23
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d013      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a2c      	ldr	r2, [pc, #176]	@ (8008690 <TIM_Base_SetConfig+0x104>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d00f      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a2b      	ldr	r2, [pc, #172]	@ (8008694 <TIM_Base_SetConfig+0x108>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d00b      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a2a      	ldr	r2, [pc, #168]	@ (8008698 <TIM_Base_SetConfig+0x10c>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d007      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a29      	ldr	r2, [pc, #164]	@ (800869c <TIM_Base_SetConfig+0x110>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d003      	beq.n	8008602 <TIM_Base_SetConfig+0x76>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a28      	ldr	r2, [pc, #160]	@ (80086a0 <TIM_Base_SetConfig+0x114>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d108      	bne.n	8008614 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	4a27      	ldr	r2, [pc, #156]	@ (80086a4 <TIM_Base_SetConfig+0x118>)
 8008606:	4013      	ands	r3, r2
 8008608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2280      	movs	r2, #128	@ 0x80
 8008618:	4393      	bics	r3, r2
 800861a:	001a      	movs	r2, r3
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	695b      	ldr	r3, [r3, #20]
 8008620:	4313      	orrs	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a13      	ldr	r2, [pc, #76]	@ (800868c <TIM_Base_SetConfig+0x100>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d00b      	beq.n	800865a <TIM_Base_SetConfig+0xce>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a14      	ldr	r2, [pc, #80]	@ (8008698 <TIM_Base_SetConfig+0x10c>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d007      	beq.n	800865a <TIM_Base_SetConfig+0xce>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a13      	ldr	r2, [pc, #76]	@ (800869c <TIM_Base_SetConfig+0x110>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d003      	beq.n	800865a <TIM_Base_SetConfig+0xce>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a12      	ldr	r2, [pc, #72]	@ (80086a0 <TIM_Base_SetConfig+0x114>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d103      	bne.n	8008662 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	691a      	ldr	r2, [r3, #16]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	2201      	movs	r2, #1
 800866e:	4013      	ands	r3, r2
 8008670:	2b01      	cmp	r3, #1
 8008672:	d106      	bne.n	8008682 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	2201      	movs	r2, #1
 800867a:	4393      	bics	r3, r2
 800867c:	001a      	movs	r2, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	611a      	str	r2, [r3, #16]
  }
}
 8008682:	46c0      	nop			@ (mov r8, r8)
 8008684:	46bd      	mov	sp, r7
 8008686:	b004      	add	sp, #16
 8008688:	bd80      	pop	{r7, pc}
 800868a:	46c0      	nop			@ (mov r8, r8)
 800868c:	40012c00 	.word	0x40012c00
 8008690:	40000400 	.word	0x40000400
 8008694:	40002000 	.word	0x40002000
 8008698:	40014000 	.word	0x40014000
 800869c:	40014400 	.word	0x40014400
 80086a0:	40014800 	.word	0x40014800
 80086a4:	fffffcff 	.word	0xfffffcff

080086a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b086      	sub	sp, #24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6a1b      	ldr	r3, [r3, #32]
 80086b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	2201      	movs	r2, #1
 80086c0:	4393      	bics	r3, r2
 80086c2:	001a      	movs	r2, r3
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	22f0      	movs	r2, #240	@ 0xf0
 80086d2:	4393      	bics	r3, r2
 80086d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	011b      	lsls	r3, r3, #4
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	4313      	orrs	r3, r2
 80086de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	220a      	movs	r2, #10
 80086e4:	4393      	bics	r3, r2
 80086e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	621a      	str	r2, [r3, #32]
}
 80086fc:	46c0      	nop			@ (mov r8, r8)
 80086fe:	46bd      	mov	sp, r7
 8008700:	b006      	add	sp, #24
 8008702:	bd80      	pop	{r7, pc}

08008704 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b086      	sub	sp, #24
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6a1b      	ldr	r3, [r3, #32]
 8008714:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	2210      	movs	r2, #16
 800871c:	4393      	bics	r3, r2
 800871e:	001a      	movs	r2, r3
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	699b      	ldr	r3, [r3, #24]
 8008728:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	4a0d      	ldr	r2, [pc, #52]	@ (8008764 <TIM_TI2_ConfigInputStage+0x60>)
 800872e:	4013      	ands	r3, r2
 8008730:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	031b      	lsls	r3, r3, #12
 8008736:	693a      	ldr	r2, [r7, #16]
 8008738:	4313      	orrs	r3, r2
 800873a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	22a0      	movs	r2, #160	@ 0xa0
 8008740:	4393      	bics	r3, r2
 8008742:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	4313      	orrs	r3, r2
 800874c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	621a      	str	r2, [r3, #32]
}
 800875a:	46c0      	nop			@ (mov r8, r8)
 800875c:	46bd      	mov	sp, r7
 800875e:	b006      	add	sp, #24
 8008760:	bd80      	pop	{r7, pc}
 8008762:	46c0      	nop			@ (mov r8, r8)
 8008764:	ffff0fff 	.word	0xffff0fff

08008768 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2270      	movs	r2, #112	@ 0x70
 800877c:	4393      	bics	r3, r2
 800877e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008780:	683a      	ldr	r2, [r7, #0]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	4313      	orrs	r3, r2
 8008786:	2207      	movs	r2, #7
 8008788:	4313      	orrs	r3, r2
 800878a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	609a      	str	r2, [r3, #8]
}
 8008792:	46c0      	nop			@ (mov r8, r8)
 8008794:	46bd      	mov	sp, r7
 8008796:	b004      	add	sp, #16
 8008798:	bd80      	pop	{r7, pc}
	...

0800879c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b086      	sub	sp, #24
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	607a      	str	r2, [r7, #4]
 80087a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	4a09      	ldr	r2, [pc, #36]	@ (80087d8 <TIM_ETR_SetConfig+0x3c>)
 80087b4:	4013      	ands	r3, r2
 80087b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	021a      	lsls	r2, r3, #8
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	431a      	orrs	r2, r3
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	609a      	str	r2, [r3, #8]
}
 80087d0:	46c0      	nop			@ (mov r8, r8)
 80087d2:	46bd      	mov	sp, r7
 80087d4:	b006      	add	sp, #24
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	ffff00ff 	.word	0xffff00ff

080087dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	223c      	movs	r2, #60	@ 0x3c
 80087ea:	5c9b      	ldrb	r3, [r3, r2]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d101      	bne.n	80087f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087f0:	2302      	movs	r3, #2
 80087f2:	e047      	b.n	8008884 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	223c      	movs	r2, #60	@ 0x3c
 80087f8:	2101      	movs	r1, #1
 80087fa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	223d      	movs	r2, #61	@ 0x3d
 8008800:	2102      	movs	r1, #2
 8008802:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2270      	movs	r2, #112	@ 0x70
 8008818:	4393      	bics	r3, r2
 800881a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	4313      	orrs	r3, r2
 8008824:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a16      	ldr	r2, [pc, #88]	@ (800888c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d00f      	beq.n	8008858 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	2380      	movs	r3, #128	@ 0x80
 800883e:	05db      	lsls	r3, r3, #23
 8008840:	429a      	cmp	r2, r3
 8008842:	d009      	beq.n	8008858 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a11      	ldr	r2, [pc, #68]	@ (8008890 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d004      	beq.n	8008858 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a10      	ldr	r2, [pc, #64]	@ (8008894 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d10c      	bne.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2280      	movs	r2, #128	@ 0x80
 800885c:	4393      	bics	r3, r2
 800885e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	68ba      	ldr	r2, [r7, #8]
 8008866:	4313      	orrs	r3, r2
 8008868:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68ba      	ldr	r2, [r7, #8]
 8008870:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	223d      	movs	r2, #61	@ 0x3d
 8008876:	2101      	movs	r1, #1
 8008878:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	223c      	movs	r2, #60	@ 0x3c
 800887e:	2100      	movs	r1, #0
 8008880:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008882:	2300      	movs	r3, #0
}
 8008884:	0018      	movs	r0, r3
 8008886:	46bd      	mov	sp, r7
 8008888:	b004      	add	sp, #16
 800888a:	bd80      	pop	{r7, pc}
 800888c:	40012c00 	.word	0x40012c00
 8008890:	40000400 	.word	0x40000400
 8008894:	40014000 	.word	0x40014000

08008898 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088a0:	46c0      	nop			@ (mov r8, r8)
 80088a2:	46bd      	mov	sp, r7
 80088a4:	b002      	add	sp, #8
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80088b0:	46c0      	nop			@ (mov r8, r8)
 80088b2:	46bd      	mov	sp, r7
 80088b4:	b002      	add	sp, #8
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088c6:	2301      	movs	r3, #1
 80088c8:	e053      	b.n	8008972 <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d116      	bne.n	8008900 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2278      	movs	r2, #120	@ 0x78
 80088d6:	2100      	movs	r1, #0
 80088d8:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	0018      	movs	r0, r3
 80088de:	f000 fbeb 	bl	80090b8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	22b0      	movs	r2, #176	@ 0xb0
 80088e6:	589b      	ldr	r3, [r3, r2]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d103      	bne.n	80088f4 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	21b0      	movs	r1, #176	@ 0xb0
 80088f0:	4a22      	ldr	r2, [pc, #136]	@ (800897c <HAL_UART_Init+0xc4>)
 80088f2:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	22b0      	movs	r2, #176	@ 0xb0
 80088f8:	589b      	ldr	r3, [r3, r2]
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	0010      	movs	r0, r2
 80088fe:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2224      	movs	r2, #36	@ 0x24
 8008904:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2101      	movs	r1, #1
 8008912:	438a      	bics	r2, r1
 8008914:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891a:	2b00      	cmp	r3, #0
 800891c:	d003      	beq.n	8008926 <HAL_UART_Init+0x6e>
  {
    UART_AdvFeatureConfig(huart);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	0018      	movs	r0, r3
 8008922:	f000 fd95 	bl	8009450 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	0018      	movs	r0, r3
 800892a:	f000 fc09 	bl	8009140 <UART_SetConfig>
 800892e:	0003      	movs	r3, r0
 8008930:	2b01      	cmp	r3, #1
 8008932:	d101      	bne.n	8008938 <HAL_UART_Init+0x80>
  {
    return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e01c      	b.n	8008972 <HAL_UART_Init+0xba>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	490f      	ldr	r1, [pc, #60]	@ (8008980 <HAL_UART_Init+0xc8>)
 8008944:	400a      	ands	r2, r1
 8008946:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	689a      	ldr	r2, [r3, #8]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	212a      	movs	r1, #42	@ 0x2a
 8008954:	438a      	bics	r2, r1
 8008956:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2101      	movs	r1, #1
 8008964:	430a      	orrs	r2, r1
 8008966:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	0018      	movs	r0, r3
 800896c:	f000 fe24 	bl	80095b8 <UART_CheckIdleState>
 8008970:	0003      	movs	r3, r0
}
 8008972:	0018      	movs	r0, r3
 8008974:	46bd      	mov	sp, r7
 8008976:	b002      	add	sp, #8
 8008978:	bd80      	pop	{r7, pc}
 800897a:	46c0      	nop			@ (mov r8, r8)
 800897c:	08002f11 	.word	0x08002f11
 8008980:	ffffb7ff 	.word	0xffffb7ff

08008984 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b088      	sub	sp, #32
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	1dbb      	adds	r3, r7, #6
 8008990:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008996:	2b20      	cmp	r3, #32
 8008998:	d15b      	bne.n	8008a52 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d003      	beq.n	80089a8 <HAL_UART_Transmit_IT+0x24>
 80089a0:	1dbb      	adds	r3, r7, #6
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d101      	bne.n	80089ac <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e053      	b.n	8008a54 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	689a      	ldr	r2, [r3, #8]
 80089b0:	2380      	movs	r3, #128	@ 0x80
 80089b2:	015b      	lsls	r3, r3, #5
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d109      	bne.n	80089cc <HAL_UART_Transmit_IT+0x48>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d105      	bne.n	80089cc <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	2201      	movs	r2, #1
 80089c4:	4013      	ands	r3, r2
 80089c6:	d001      	beq.n	80089cc <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e043      	b.n	8008a54 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	1dba      	adds	r2, r7, #6
 80089d6:	2150      	movs	r1, #80	@ 0x50
 80089d8:	8812      	ldrh	r2, [r2, #0]
 80089da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	1dba      	adds	r2, r7, #6
 80089e0:	2152      	movs	r1, #82	@ 0x52
 80089e2:	8812      	ldrh	r2, [r2, #0]
 80089e4:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2284      	movs	r2, #132	@ 0x84
 80089f0:	2100      	movs	r1, #0
 80089f2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2221      	movs	r2, #33	@ 0x21
 80089f8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	689a      	ldr	r2, [r3, #8]
 80089fe:	2380      	movs	r3, #128	@ 0x80
 8008a00:	015b      	lsls	r3, r3, #5
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d107      	bne.n	8008a16 <HAL_UART_Transmit_IT+0x92>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	691b      	ldr	r3, [r3, #16]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d103      	bne.n	8008a16 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	4a12      	ldr	r2, [pc, #72]	@ (8008a5c <HAL_UART_Transmit_IT+0xd8>)
 8008a12:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008a14:	e002      	b.n	8008a1c <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	4a11      	ldr	r2, [pc, #68]	@ (8008a60 <HAL_UART_Transmit_IT+0xdc>)
 8008a1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a20:	613b      	str	r3, [r7, #16]
  return(result);
 8008a22:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008a24:	61fb      	str	r3, [r7, #28]
 8008a26:	2301      	movs	r3, #1
 8008a28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	f383 8810 	msr	PRIMASK, r3
}
 8008a30:	46c0      	nop			@ (mov r8, r8)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2180      	movs	r1, #128	@ 0x80
 8008a3e:	430a      	orrs	r2, r1
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	f383 8810 	msr	PRIMASK, r3
}
 8008a4c:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	e000      	b.n	8008a54 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8008a52:	2302      	movs	r3, #2
  }
}
 8008a54:	0018      	movs	r0, r3
 8008a56:	46bd      	mov	sp, r7
 8008a58:	b008      	add	sp, #32
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	08009d1d 	.word	0x08009d1d
 8008a60:	08009c6b 	.word	0x08009c6b

08008a64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a64:	b590      	push	{r4, r7, lr}
 8008a66:	b0ab      	sub	sp, #172	@ 0xac
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	69db      	ldr	r3, [r3, #28]
 8008a72:	22a4      	movs	r2, #164	@ 0xa4
 8008a74:	18b9      	adds	r1, r7, r2
 8008a76:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	20a0      	movs	r0, #160	@ 0xa0
 8008a80:	1839      	adds	r1, r7, r0
 8008a82:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	219c      	movs	r1, #156	@ 0x9c
 8008a8c:	1879      	adds	r1, r7, r1
 8008a8e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a90:	0011      	movs	r1, r2
 8008a92:	18bb      	adds	r3, r7, r2
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a9c      	ldr	r2, [pc, #624]	@ (8008d08 <HAL_UART_IRQHandler+0x2a4>)
 8008a98:	4013      	ands	r3, r2
 8008a9a:	2298      	movs	r2, #152	@ 0x98
 8008a9c:	18bc      	adds	r4, r7, r2
 8008a9e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008aa0:	18bb      	adds	r3, r7, r2
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d114      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008aa8:	187b      	adds	r3, r7, r1
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2220      	movs	r2, #32
 8008aae:	4013      	ands	r3, r2
 8008ab0:	d00f      	beq.n	8008ad2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008ab2:	183b      	adds	r3, r7, r0
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2220      	movs	r2, #32
 8008ab8:	4013      	ands	r3, r2
 8008aba:	d00a      	beq.n	8008ad2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d100      	bne.n	8008ac6 <HAL_UART_IRQHandler+0x62>
 8008ac4:	e2a8      	b.n	8009018 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	0010      	movs	r0, r2
 8008ace:	4798      	blx	r3
      }
      return;
 8008ad0:	e2a2      	b.n	8009018 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008ad2:	2398      	movs	r3, #152	@ 0x98
 8008ad4:	18fb      	adds	r3, r7, r3
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d100      	bne.n	8008ade <HAL_UART_IRQHandler+0x7a>
 8008adc:	e11a      	b.n	8008d14 <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008ade:	239c      	movs	r3, #156	@ 0x9c
 8008ae0:	18fb      	adds	r3, r7, r3
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	d106      	bne.n	8008af8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008aea:	23a0      	movs	r3, #160	@ 0xa0
 8008aec:	18fb      	adds	r3, r7, r3
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a86      	ldr	r2, [pc, #536]	@ (8008d0c <HAL_UART_IRQHandler+0x2a8>)
 8008af2:	4013      	ands	r3, r2
 8008af4:	d100      	bne.n	8008af8 <HAL_UART_IRQHandler+0x94>
 8008af6:	e10d      	b.n	8008d14 <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008af8:	23a4      	movs	r3, #164	@ 0xa4
 8008afa:	18fb      	adds	r3, r7, r3
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	2201      	movs	r2, #1
 8008b00:	4013      	ands	r3, r2
 8008b02:	d012      	beq.n	8008b2a <HAL_UART_IRQHandler+0xc6>
 8008b04:	23a0      	movs	r3, #160	@ 0xa0
 8008b06:	18fb      	adds	r3, r7, r3
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	2380      	movs	r3, #128	@ 0x80
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	4013      	ands	r3, r2
 8008b10:	d00b      	beq.n	8008b2a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2201      	movs	r2, #1
 8008b18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2284      	movs	r2, #132	@ 0x84
 8008b1e:	589b      	ldr	r3, [r3, r2]
 8008b20:	2201      	movs	r2, #1
 8008b22:	431a      	orrs	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2184      	movs	r1, #132	@ 0x84
 8008b28:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b2a:	23a4      	movs	r3, #164	@ 0xa4
 8008b2c:	18fb      	adds	r3, r7, r3
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2202      	movs	r2, #2
 8008b32:	4013      	ands	r3, r2
 8008b34:	d011      	beq.n	8008b5a <HAL_UART_IRQHandler+0xf6>
 8008b36:	239c      	movs	r3, #156	@ 0x9c
 8008b38:	18fb      	adds	r3, r7, r3
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	4013      	ands	r3, r2
 8008b40:	d00b      	beq.n	8008b5a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2202      	movs	r2, #2
 8008b48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2284      	movs	r2, #132	@ 0x84
 8008b4e:	589b      	ldr	r3, [r3, r2]
 8008b50:	2204      	movs	r2, #4
 8008b52:	431a      	orrs	r2, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2184      	movs	r1, #132	@ 0x84
 8008b58:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b5a:	23a4      	movs	r3, #164	@ 0xa4
 8008b5c:	18fb      	adds	r3, r7, r3
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2204      	movs	r2, #4
 8008b62:	4013      	ands	r3, r2
 8008b64:	d011      	beq.n	8008b8a <HAL_UART_IRQHandler+0x126>
 8008b66:	239c      	movs	r3, #156	@ 0x9c
 8008b68:	18fb      	adds	r3, r7, r3
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	4013      	ands	r3, r2
 8008b70:	d00b      	beq.n	8008b8a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2204      	movs	r2, #4
 8008b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2284      	movs	r2, #132	@ 0x84
 8008b7e:	589b      	ldr	r3, [r3, r2]
 8008b80:	2202      	movs	r2, #2
 8008b82:	431a      	orrs	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2184      	movs	r1, #132	@ 0x84
 8008b88:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b8a:	23a4      	movs	r3, #164	@ 0xa4
 8008b8c:	18fb      	adds	r3, r7, r3
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2208      	movs	r2, #8
 8008b92:	4013      	ands	r3, r2
 8008b94:	d017      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b96:	23a0      	movs	r3, #160	@ 0xa0
 8008b98:	18fb      	adds	r3, r7, r3
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2220      	movs	r2, #32
 8008b9e:	4013      	ands	r3, r2
 8008ba0:	d105      	bne.n	8008bae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008ba2:	239c      	movs	r3, #156	@ 0x9c
 8008ba4:	18fb      	adds	r3, r7, r3
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008bac:	d00b      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2208      	movs	r2, #8
 8008bb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2284      	movs	r2, #132	@ 0x84
 8008bba:	589b      	ldr	r3, [r3, r2]
 8008bbc:	2208      	movs	r2, #8
 8008bbe:	431a      	orrs	r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2184      	movs	r1, #132	@ 0x84
 8008bc4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008bc6:	23a4      	movs	r3, #164	@ 0xa4
 8008bc8:	18fb      	adds	r3, r7, r3
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	2380      	movs	r3, #128	@ 0x80
 8008bce:	011b      	lsls	r3, r3, #4
 8008bd0:	4013      	ands	r3, r2
 8008bd2:	d013      	beq.n	8008bfc <HAL_UART_IRQHandler+0x198>
 8008bd4:	23a0      	movs	r3, #160	@ 0xa0
 8008bd6:	18fb      	adds	r3, r7, r3
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	2380      	movs	r3, #128	@ 0x80
 8008bdc:	04db      	lsls	r3, r3, #19
 8008bde:	4013      	ands	r3, r2
 8008be0:	d00c      	beq.n	8008bfc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2280      	movs	r2, #128	@ 0x80
 8008be8:	0112      	lsls	r2, r2, #4
 8008bea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2284      	movs	r2, #132	@ 0x84
 8008bf0:	589b      	ldr	r3, [r3, r2]
 8008bf2:	2220      	movs	r2, #32
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2184      	movs	r1, #132	@ 0x84
 8008bfa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2284      	movs	r2, #132	@ 0x84
 8008c00:	589b      	ldr	r3, [r3, r2]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d100      	bne.n	8008c08 <HAL_UART_IRQHandler+0x1a4>
 8008c06:	e209      	b.n	800901c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008c08:	23a4      	movs	r3, #164	@ 0xa4
 8008c0a:	18fb      	adds	r3, r7, r3
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2220      	movs	r2, #32
 8008c10:	4013      	ands	r3, r2
 8008c12:	d00e      	beq.n	8008c32 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008c14:	23a0      	movs	r3, #160	@ 0xa0
 8008c16:	18fb      	adds	r3, r7, r3
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	2220      	movs	r2, #32
 8008c1c:	4013      	ands	r3, r2
 8008c1e:	d008      	beq.n	8008c32 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d004      	beq.n	8008c32 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	0010      	movs	r0, r2
 8008c30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2284      	movs	r2, #132	@ 0x84
 8008c36:	589b      	ldr	r3, [r3, r2]
 8008c38:	2194      	movs	r1, #148	@ 0x94
 8008c3a:	187a      	adds	r2, r7, r1
 8008c3c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	2240      	movs	r2, #64	@ 0x40
 8008c46:	4013      	ands	r3, r2
 8008c48:	2b40      	cmp	r3, #64	@ 0x40
 8008c4a:	d004      	beq.n	8008c56 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c4c:	187b      	adds	r3, r7, r1
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2228      	movs	r2, #40	@ 0x28
 8008c52:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c54:	d04b      	beq.n	8008cee <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	0018      	movs	r0, r3
 8008c5a:	f000 fe89 	bl	8009970 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2240      	movs	r2, #64	@ 0x40
 8008c66:	4013      	ands	r3, r2
 8008c68:	2b40      	cmp	r3, #64	@ 0x40
 8008c6a:	d139      	bne.n	8008ce0 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c6c:	f3ef 8310 	mrs	r3, PRIMASK
 8008c70:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008c72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c74:	2090      	movs	r0, #144	@ 0x90
 8008c76:	183a      	adds	r2, r7, r0
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c80:	f383 8810 	msr	PRIMASK, r3
}
 8008c84:	46c0      	nop			@ (mov r8, r8)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	689a      	ldr	r2, [r3, #8]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2140      	movs	r1, #64	@ 0x40
 8008c92:	438a      	bics	r2, r1
 8008c94:	609a      	str	r2, [r3, #8]
 8008c96:	183b      	adds	r3, r7, r0
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c9e:	f383 8810 	msr	PRIMASK, r3
}
 8008ca2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d012      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb0:	4a17      	ldr	r2, [pc, #92]	@ (8008d10 <HAL_UART_IRQHandler+0x2ac>)
 8008cb2:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb8:	0018      	movs	r0, r3
 8008cba:	f7fb fa25 	bl	8004108 <HAL_DMA_Abort_IT>
 8008cbe:	1e03      	subs	r3, r0, #0
 8008cc0:	d020      	beq.n	8008d04 <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ccc:	0018      	movs	r0, r3
 8008cce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd0:	e018      	b.n	8008d04 <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2298      	movs	r2, #152	@ 0x98
 8008cd6:	589b      	ldr	r3, [r3, r2]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	0010      	movs	r0, r2
 8008cdc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cde:	e011      	b.n	8008d04 <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2298      	movs	r2, #152	@ 0x98
 8008ce4:	589b      	ldr	r3, [r3, r2]
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	0010      	movs	r0, r2
 8008cea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cec:	e00a      	b.n	8008d04 <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2298      	movs	r2, #152	@ 0x98
 8008cf2:	589b      	ldr	r3, [r3, r2]
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	0010      	movs	r0, r2
 8008cf8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2284      	movs	r2, #132	@ 0x84
 8008cfe:	2100      	movs	r1, #0
 8008d00:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008d02:	e18b      	b.n	800901c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d04:	46c0      	nop			@ (mov r8, r8)
    return;
 8008d06:	e189      	b.n	800901c <HAL_UART_IRQHandler+0x5b8>
 8008d08:	0000080f 	.word	0x0000080f
 8008d0c:	04000120 	.word	0x04000120
 8008d10:	08009c39 	.word	0x08009c39

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d000      	beq.n	8008d1e <HAL_UART_IRQHandler+0x2ba>
 8008d1c:	e13b      	b.n	8008f96 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008d1e:	23a4      	movs	r3, #164	@ 0xa4
 8008d20:	18fb      	adds	r3, r7, r3
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2210      	movs	r2, #16
 8008d26:	4013      	ands	r3, r2
 8008d28:	d100      	bne.n	8008d2c <HAL_UART_IRQHandler+0x2c8>
 8008d2a:	e134      	b.n	8008f96 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008d2c:	23a0      	movs	r3, #160	@ 0xa0
 8008d2e:	18fb      	adds	r3, r7, r3
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2210      	movs	r2, #16
 8008d34:	4013      	ands	r3, r2
 8008d36:	d100      	bne.n	8008d3a <HAL_UART_IRQHandler+0x2d6>
 8008d38:	e12d      	b.n	8008f96 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2210      	movs	r2, #16
 8008d40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	2240      	movs	r2, #64	@ 0x40
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	2b40      	cmp	r3, #64	@ 0x40
 8008d4e:	d000      	beq.n	8008d52 <HAL_UART_IRQHandler+0x2ee>
 8008d50:	e0a0      	b.n	8008e94 <HAL_UART_IRQHandler+0x430>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	217e      	movs	r1, #126	@ 0x7e
 8008d5c:	187b      	adds	r3, r7, r1
 8008d5e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008d60:	187b      	adds	r3, r7, r1
 8008d62:	881b      	ldrh	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d100      	bne.n	8008d6a <HAL_UART_IRQHandler+0x306>
 8008d68:	e15a      	b.n	8009020 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2258      	movs	r2, #88	@ 0x58
 8008d6e:	5a9b      	ldrh	r3, [r3, r2]
 8008d70:	187a      	adds	r2, r7, r1
 8008d72:	8812      	ldrh	r2, [r2, #0]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d300      	bcc.n	8008d7a <HAL_UART_IRQHandler+0x316>
 8008d78:	e152      	b.n	8009020 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	187a      	adds	r2, r7, r1
 8008d7e:	215a      	movs	r1, #90	@ 0x5a
 8008d80:	8812      	ldrh	r2, [r2, #0]
 8008d82:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	2b20      	cmp	r3, #32
 8008d8c:	d06f      	beq.n	8008e6e <HAL_UART_IRQHandler+0x40a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8008d92:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8008d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d98:	2301      	movs	r3, #1
 8008d9a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d9e:	f383 8810 	msr	PRIMASK, r3
}
 8008da2:	46c0      	nop			@ (mov r8, r8)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	49a0      	ldr	r1, [pc, #640]	@ (8009030 <HAL_UART_IRQHandler+0x5cc>)
 8008db0:	400a      	ands	r2, r1
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008db6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dba:	f383 8810 	msr	PRIMASK, r3
}
 8008dbe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8008dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8008dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dc8:	677b      	str	r3, [r7, #116]	@ 0x74
 8008dca:	2301      	movs	r3, #1
 8008dcc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dd0:	f383 8810 	msr	PRIMASK, r3
}
 8008dd4:	46c0      	nop			@ (mov r8, r8)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2101      	movs	r1, #1
 8008de2:	438a      	bics	r2, r1
 8008de4:	609a      	str	r2, [r3, #8]
 8008de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008de8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dec:	f383 8810 	msr	PRIMASK, r3
}
 8008df0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008df2:	f3ef 8310 	mrs	r3, PRIMASK
 8008df6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dfa:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e02:	f383 8810 	msr	PRIMASK, r3
}
 8008e06:	46c0      	nop			@ (mov r8, r8)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	689a      	ldr	r2, [r3, #8]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2140      	movs	r1, #64	@ 0x40
 8008e14:	438a      	bics	r2, r1
 8008e16:	609a      	str	r2, [r3, #8]
 8008e18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e1a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e1e:	f383 8810 	msr	PRIMASK, r3
}
 8008e22:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2280      	movs	r2, #128	@ 0x80
 8008e28:	2120      	movs	r1, #32
 8008e2a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e32:	f3ef 8310 	mrs	r3, PRIMASK
 8008e36:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e42:	f383 8810 	msr	PRIMASK, r3
}
 8008e46:	46c0      	nop			@ (mov r8, r8)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2110      	movs	r1, #16
 8008e54:	438a      	bics	r2, r1
 8008e56:	601a      	str	r2, [r3, #0]
 8008e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e5e:	f383 8810 	msr	PRIMASK, r3
}
 8008e62:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e68:	0018      	movs	r0, r3
 8008e6a:	f7fb f915 	bl	8004098 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2202      	movs	r2, #2
 8008e72:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	22ac      	movs	r2, #172	@ 0xac
 8008e78:	589b      	ldr	r3, [r3, r2]
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	2158      	movs	r1, #88	@ 0x58
 8008e7e:	5a51      	ldrh	r1, [r2, r1]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	205a      	movs	r0, #90	@ 0x5a
 8008e84:	5a12      	ldrh	r2, [r2, r0]
 8008e86:	b292      	uxth	r2, r2
 8008e88:	1a8a      	subs	r2, r1, r2
 8008e8a:	b291      	uxth	r1, r2
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	0010      	movs	r0, r2
 8008e90:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008e92:	e0c5      	b.n	8009020 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2258      	movs	r2, #88	@ 0x58
 8008e98:	5a99      	ldrh	r1, [r3, r2]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	225a      	movs	r2, #90	@ 0x5a
 8008e9e:	5a9b      	ldrh	r3, [r3, r2]
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	208e      	movs	r0, #142	@ 0x8e
 8008ea4:	183b      	adds	r3, r7, r0
 8008ea6:	1a8a      	subs	r2, r1, r2
 8008ea8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	225a      	movs	r2, #90	@ 0x5a
 8008eae:	5a9b      	ldrh	r3, [r3, r2]
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d100      	bne.n	8008eb8 <HAL_UART_IRQHandler+0x454>
 8008eb6:	e0b5      	b.n	8009024 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8008eb8:	183b      	adds	r3, r7, r0
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d100      	bne.n	8008ec2 <HAL_UART_IRQHandler+0x45e>
 8008ec0:	e0b0      	b.n	8009024 <HAL_UART_IRQHandler+0x5c0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ec2:	f3ef 8310 	mrs	r3, PRIMASK
 8008ec6:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008eca:	2488      	movs	r4, #136	@ 0x88
 8008ecc:	193a      	adds	r2, r7, r4
 8008ece:	6013      	str	r3, [r2, #0]
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	f383 8810 	msr	PRIMASK, r3
}
 8008eda:	46c0      	nop			@ (mov r8, r8)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4953      	ldr	r1, [pc, #332]	@ (8009034 <HAL_UART_IRQHandler+0x5d0>)
 8008ee8:	400a      	ands	r2, r1
 8008eea:	601a      	str	r2, [r3, #0]
 8008eec:	193b      	adds	r3, r7, r4
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	f383 8810 	msr	PRIMASK, r3
}
 8008ef8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008efa:	f3ef 8310 	mrs	r3, PRIMASK
 8008efe:	61bb      	str	r3, [r7, #24]
  return(result);
 8008f00:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f02:	2484      	movs	r4, #132	@ 0x84
 8008f04:	193a      	adds	r2, r7, r4
 8008f06:	6013      	str	r3, [r2, #0]
 8008f08:	2301      	movs	r3, #1
 8008f0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f0c:	69fb      	ldr	r3, [r7, #28]
 8008f0e:	f383 8810 	msr	PRIMASK, r3
}
 8008f12:	46c0      	nop			@ (mov r8, r8)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689a      	ldr	r2, [r3, #8]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2101      	movs	r1, #1
 8008f20:	438a      	bics	r2, r1
 8008f22:	609a      	str	r2, [r3, #8]
 8008f24:	193b      	adds	r3, r7, r4
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f2a:	6a3b      	ldr	r3, [r7, #32]
 8008f2c:	f383 8810 	msr	PRIMASK, r3
}
 8008f30:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2280      	movs	r2, #128	@ 0x80
 8008f36:	2120      	movs	r1, #32
 8008f38:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f46:	f3ef 8310 	mrs	r3, PRIMASK
 8008f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f4e:	2480      	movs	r4, #128	@ 0x80
 8008f50:	193a      	adds	r2, r7, r4
 8008f52:	6013      	str	r3, [r2, #0]
 8008f54:	2301      	movs	r3, #1
 8008f56:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5a:	f383 8810 	msr	PRIMASK, r3
}
 8008f5e:	46c0      	nop			@ (mov r8, r8)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2110      	movs	r1, #16
 8008f6c:	438a      	bics	r2, r1
 8008f6e:	601a      	str	r2, [r3, #0]
 8008f70:	193b      	adds	r3, r7, r4
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f78:	f383 8810 	msr	PRIMASK, r3
}
 8008f7c:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2202      	movs	r2, #2
 8008f82:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	22ac      	movs	r2, #172	@ 0xac
 8008f88:	589b      	ldr	r3, [r3, r2]
 8008f8a:	183a      	adds	r2, r7, r0
 8008f8c:	8811      	ldrh	r1, [r2, #0]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	0010      	movs	r0, r2
 8008f92:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f94:	e046      	b.n	8009024 <HAL_UART_IRQHandler+0x5c0>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f96:	23a4      	movs	r3, #164	@ 0xa4
 8008f98:	18fb      	adds	r3, r7, r3
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	2380      	movs	r3, #128	@ 0x80
 8008f9e:	035b      	lsls	r3, r3, #13
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	d012      	beq.n	8008fca <HAL_UART_IRQHandler+0x566>
 8008fa4:	239c      	movs	r3, #156	@ 0x9c
 8008fa6:	18fb      	adds	r3, r7, r3
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	2380      	movs	r3, #128	@ 0x80
 8008fac:	03db      	lsls	r3, r3, #15
 8008fae:	4013      	ands	r3, r2
 8008fb0:	d00b      	beq.n	8008fca <HAL_UART_IRQHandler+0x566>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2280      	movs	r2, #128	@ 0x80
 8008fb8:	0352      	lsls	r2, r2, #13
 8008fba:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	22a8      	movs	r2, #168	@ 0xa8
 8008fc0:	589b      	ldr	r3, [r3, r2]
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	0010      	movs	r0, r2
 8008fc6:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fc8:	e02f      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008fca:	23a4      	movs	r3, #164	@ 0xa4
 8008fcc:	18fb      	adds	r3, r7, r3
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2280      	movs	r2, #128	@ 0x80
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	d00f      	beq.n	8008ff6 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008fd6:	23a0      	movs	r3, #160	@ 0xa0
 8008fd8:	18fb      	adds	r3, r7, r3
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2280      	movs	r2, #128	@ 0x80
 8008fde:	4013      	ands	r3, r2
 8008fe0:	d009      	beq.n	8008ff6 <HAL_UART_IRQHandler+0x592>
  {
    if (huart->TxISR != NULL)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d01e      	beq.n	8009028 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	0010      	movs	r0, r2
 8008ff2:	4798      	blx	r3
    }
    return;
 8008ff4:	e018      	b.n	8009028 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ff6:	23a4      	movs	r3, #164	@ 0xa4
 8008ff8:	18fb      	adds	r3, r7, r3
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2240      	movs	r2, #64	@ 0x40
 8008ffe:	4013      	ands	r3, r2
 8009000:	d013      	beq.n	800902a <HAL_UART_IRQHandler+0x5c6>
 8009002:	23a0      	movs	r3, #160	@ 0xa0
 8009004:	18fb      	adds	r3, r7, r3
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2240      	movs	r2, #64	@ 0x40
 800900a:	4013      	ands	r3, r2
 800900c:	d00d      	beq.n	800902a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	0018      	movs	r0, r3
 8009012:	f000 fee1 	bl	8009dd8 <UART_EndTransmit_IT>
    return;
 8009016:	e008      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009018:	46c0      	nop			@ (mov r8, r8)
 800901a:	e006      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
    return;
 800901c:	46c0      	nop			@ (mov r8, r8)
 800901e:	e004      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009020:	46c0      	nop			@ (mov r8, r8)
 8009022:	e002      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009024:	46c0      	nop			@ (mov r8, r8)
 8009026:	e000      	b.n	800902a <HAL_UART_IRQHandler+0x5c6>
    return;
 8009028:	46c0      	nop			@ (mov r8, r8)
  }

}
 800902a:	46bd      	mov	sp, r7
 800902c:	b02b      	add	sp, #172	@ 0xac
 800902e:	bd90      	pop	{r4, r7, pc}
 8009030:	fffffeff 	.word	0xfffffeff
 8009034:	fffffedf 	.word	0xfffffedf

08009038 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b082      	sub	sp, #8
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009040:	46c0      	nop			@ (mov r8, r8)
 8009042:	46bd      	mov	sp, r7
 8009044:	b002      	add	sp, #8
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009050:	46c0      	nop			@ (mov r8, r8)
 8009052:	46bd      	mov	sp, r7
 8009054:	b002      	add	sp, #8
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009060:	46c0      	nop			@ (mov r8, r8)
 8009062:	46bd      	mov	sp, r7
 8009064:	b002      	add	sp, #8
 8009066:	bd80      	pop	{r7, pc}

08009068 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009070:	46c0      	nop			@ (mov r8, r8)
 8009072:	46bd      	mov	sp, r7
 8009074:	b002      	add	sp, #8
 8009076:	bd80      	pop	{r7, pc}

08009078 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b082      	sub	sp, #8
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009080:	46c0      	nop			@ (mov r8, r8)
 8009082:	46bd      	mov	sp, r7
 8009084:	b002      	add	sp, #8
 8009086:	bd80      	pop	{r7, pc}

08009088 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009090:	46c0      	nop			@ (mov r8, r8)
 8009092:	46bd      	mov	sp, r7
 8009094:	b002      	add	sp, #8
 8009096:	bd80      	pop	{r7, pc}

08009098 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80090a0:	46c0      	nop			@ (mov r8, r8)
 80090a2:	46bd      	mov	sp, r7
 80090a4:	b002      	add	sp, #8
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80090b0:	46c0      	nop			@ (mov r8, r8)
 80090b2:	46bd      	mov	sp, r7
 80090b4:	b002      	add	sp, #8
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2188      	movs	r1, #136	@ 0x88
 80090c4:	4a14      	ldr	r2, [pc, #80]	@ (8009118 <UART_InitCallbacksToDefault+0x60>)
 80090c6:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	218c      	movs	r1, #140	@ 0x8c
 80090cc:	4a13      	ldr	r2, [pc, #76]	@ (800911c <UART_InitCallbacksToDefault+0x64>)
 80090ce:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2190      	movs	r1, #144	@ 0x90
 80090d4:	4a12      	ldr	r2, [pc, #72]	@ (8009120 <UART_InitCallbacksToDefault+0x68>)
 80090d6:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2194      	movs	r1, #148	@ 0x94
 80090dc:	4a11      	ldr	r2, [pc, #68]	@ (8009124 <UART_InitCallbacksToDefault+0x6c>)
 80090de:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2198      	movs	r1, #152	@ 0x98
 80090e4:	4a10      	ldr	r2, [pc, #64]	@ (8009128 <UART_InitCallbacksToDefault+0x70>)
 80090e6:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	219c      	movs	r1, #156	@ 0x9c
 80090ec:	4a0f      	ldr	r2, [pc, #60]	@ (800912c <UART_InitCallbacksToDefault+0x74>)
 80090ee:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	21a0      	movs	r1, #160	@ 0xa0
 80090f4:	4a0e      	ldr	r2, [pc, #56]	@ (8009130 <UART_InitCallbacksToDefault+0x78>)
 80090f6:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	21a4      	movs	r1, #164	@ 0xa4
 80090fc:	4a0d      	ldr	r2, [pc, #52]	@ (8009134 <UART_InitCallbacksToDefault+0x7c>)
 80090fe:	505a      	str	r2, [r3, r1]
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	21a8      	movs	r1, #168	@ 0xa8
 8009104:	4a0c      	ldr	r2, [pc, #48]	@ (8009138 <UART_InitCallbacksToDefault+0x80>)
 8009106:	505a      	str	r2, [r3, r1]
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	21ac      	movs	r1, #172	@ 0xac
 800910c:	4a0b      	ldr	r2, [pc, #44]	@ (800913c <UART_InitCallbacksToDefault+0x84>)
 800910e:	505a      	str	r2, [r3, r1]

}
 8009110:	46c0      	nop			@ (mov r8, r8)
 8009112:	46bd      	mov	sp, r7
 8009114:	b002      	add	sp, #8
 8009116:	bd80      	pop	{r7, pc}
 8009118:	08009049 	.word	0x08009049
 800911c:	08009039 	.word	0x08009039
 8009120:	08009069 	.word	0x08009069
 8009124:	08009059 	.word	0x08009059
 8009128:	08009079 	.word	0x08009079
 800912c:	08009089 	.word	0x08009089
 8009130:	08009099 	.word	0x08009099
 8009134:	080090a9 	.word	0x080090a9
 8009138:	08009e33 	.word	0x08009e33
 800913c:	08002b65 	.word	0x08002b65

08009140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b088      	sub	sp, #32
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009148:	231e      	movs	r3, #30
 800914a:	18fb      	adds	r3, r7, r3
 800914c:	2200      	movs	r2, #0
 800914e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	689a      	ldr	r2, [r3, #8]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	431a      	orrs	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	695b      	ldr	r3, [r3, #20]
 800915e:	431a      	orrs	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	69db      	ldr	r3, [r3, #28]
 8009164:	4313      	orrs	r3, r2
 8009166:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4aaf      	ldr	r2, [pc, #700]	@ (800942c <UART_SetConfig+0x2ec>)
 8009170:	4013      	ands	r3, r2
 8009172:	0019      	movs	r1, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	430a      	orrs	r2, r1
 800917c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	4aaa      	ldr	r2, [pc, #680]	@ (8009430 <UART_SetConfig+0x2f0>)
 8009186:	4013      	ands	r3, r2
 8009188:	0019      	movs	r1, r3
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	68da      	ldr	r2, [r3, #12]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	430a      	orrs	r2, r1
 8009194:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	699b      	ldr	r3, [r3, #24]
 800919a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6a1b      	ldr	r3, [r3, #32]
 80091a0:	697a      	ldr	r2, [r7, #20]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	4aa1      	ldr	r2, [pc, #644]	@ (8009434 <UART_SetConfig+0x2f4>)
 80091ae:	4013      	ands	r3, r2
 80091b0:	0019      	movs	r1, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	430a      	orrs	r2, r1
 80091ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a9d      	ldr	r2, [pc, #628]	@ (8009438 <UART_SetConfig+0x2f8>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d127      	bne.n	8009216 <UART_SetConfig+0xd6>
 80091c6:	4b9d      	ldr	r3, [pc, #628]	@ (800943c <UART_SetConfig+0x2fc>)
 80091c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091ca:	2203      	movs	r2, #3
 80091cc:	4013      	ands	r3, r2
 80091ce:	2b03      	cmp	r3, #3
 80091d0:	d00d      	beq.n	80091ee <UART_SetConfig+0xae>
 80091d2:	d81b      	bhi.n	800920c <UART_SetConfig+0xcc>
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d014      	beq.n	8009202 <UART_SetConfig+0xc2>
 80091d8:	d818      	bhi.n	800920c <UART_SetConfig+0xcc>
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d002      	beq.n	80091e4 <UART_SetConfig+0xa4>
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d00a      	beq.n	80091f8 <UART_SetConfig+0xb8>
 80091e2:	e013      	b.n	800920c <UART_SetConfig+0xcc>
 80091e4:	231f      	movs	r3, #31
 80091e6:	18fb      	adds	r3, r7, r3
 80091e8:	2200      	movs	r2, #0
 80091ea:	701a      	strb	r2, [r3, #0]
 80091ec:	e065      	b.n	80092ba <UART_SetConfig+0x17a>
 80091ee:	231f      	movs	r3, #31
 80091f0:	18fb      	adds	r3, r7, r3
 80091f2:	2202      	movs	r2, #2
 80091f4:	701a      	strb	r2, [r3, #0]
 80091f6:	e060      	b.n	80092ba <UART_SetConfig+0x17a>
 80091f8:	231f      	movs	r3, #31
 80091fa:	18fb      	adds	r3, r7, r3
 80091fc:	2204      	movs	r2, #4
 80091fe:	701a      	strb	r2, [r3, #0]
 8009200:	e05b      	b.n	80092ba <UART_SetConfig+0x17a>
 8009202:	231f      	movs	r3, #31
 8009204:	18fb      	adds	r3, r7, r3
 8009206:	2208      	movs	r2, #8
 8009208:	701a      	strb	r2, [r3, #0]
 800920a:	e056      	b.n	80092ba <UART_SetConfig+0x17a>
 800920c:	231f      	movs	r3, #31
 800920e:	18fb      	adds	r3, r7, r3
 8009210:	2210      	movs	r2, #16
 8009212:	701a      	strb	r2, [r3, #0]
 8009214:	e051      	b.n	80092ba <UART_SetConfig+0x17a>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4a89      	ldr	r2, [pc, #548]	@ (8009440 <UART_SetConfig+0x300>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d134      	bne.n	800928a <UART_SetConfig+0x14a>
 8009220:	4b86      	ldr	r3, [pc, #536]	@ (800943c <UART_SetConfig+0x2fc>)
 8009222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009224:	23c0      	movs	r3, #192	@ 0xc0
 8009226:	029b      	lsls	r3, r3, #10
 8009228:	4013      	ands	r3, r2
 800922a:	22c0      	movs	r2, #192	@ 0xc0
 800922c:	0292      	lsls	r2, r2, #10
 800922e:	4293      	cmp	r3, r2
 8009230:	d017      	beq.n	8009262 <UART_SetConfig+0x122>
 8009232:	22c0      	movs	r2, #192	@ 0xc0
 8009234:	0292      	lsls	r2, r2, #10
 8009236:	4293      	cmp	r3, r2
 8009238:	d822      	bhi.n	8009280 <UART_SetConfig+0x140>
 800923a:	2280      	movs	r2, #128	@ 0x80
 800923c:	0292      	lsls	r2, r2, #10
 800923e:	4293      	cmp	r3, r2
 8009240:	d019      	beq.n	8009276 <UART_SetConfig+0x136>
 8009242:	2280      	movs	r2, #128	@ 0x80
 8009244:	0292      	lsls	r2, r2, #10
 8009246:	4293      	cmp	r3, r2
 8009248:	d81a      	bhi.n	8009280 <UART_SetConfig+0x140>
 800924a:	2b00      	cmp	r3, #0
 800924c:	d004      	beq.n	8009258 <UART_SetConfig+0x118>
 800924e:	2280      	movs	r2, #128	@ 0x80
 8009250:	0252      	lsls	r2, r2, #9
 8009252:	4293      	cmp	r3, r2
 8009254:	d00a      	beq.n	800926c <UART_SetConfig+0x12c>
 8009256:	e013      	b.n	8009280 <UART_SetConfig+0x140>
 8009258:	231f      	movs	r3, #31
 800925a:	18fb      	adds	r3, r7, r3
 800925c:	2200      	movs	r2, #0
 800925e:	701a      	strb	r2, [r3, #0]
 8009260:	e02b      	b.n	80092ba <UART_SetConfig+0x17a>
 8009262:	231f      	movs	r3, #31
 8009264:	18fb      	adds	r3, r7, r3
 8009266:	2202      	movs	r2, #2
 8009268:	701a      	strb	r2, [r3, #0]
 800926a:	e026      	b.n	80092ba <UART_SetConfig+0x17a>
 800926c:	231f      	movs	r3, #31
 800926e:	18fb      	adds	r3, r7, r3
 8009270:	2204      	movs	r2, #4
 8009272:	701a      	strb	r2, [r3, #0]
 8009274:	e021      	b.n	80092ba <UART_SetConfig+0x17a>
 8009276:	231f      	movs	r3, #31
 8009278:	18fb      	adds	r3, r7, r3
 800927a:	2208      	movs	r2, #8
 800927c:	701a      	strb	r2, [r3, #0]
 800927e:	e01c      	b.n	80092ba <UART_SetConfig+0x17a>
 8009280:	231f      	movs	r3, #31
 8009282:	18fb      	adds	r3, r7, r3
 8009284:	2210      	movs	r2, #16
 8009286:	701a      	strb	r2, [r3, #0]
 8009288:	e017      	b.n	80092ba <UART_SetConfig+0x17a>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a6d      	ldr	r2, [pc, #436]	@ (8009444 <UART_SetConfig+0x304>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d104      	bne.n	800929e <UART_SetConfig+0x15e>
 8009294:	231f      	movs	r3, #31
 8009296:	18fb      	adds	r3, r7, r3
 8009298:	2200      	movs	r2, #0
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e00d      	b.n	80092ba <UART_SetConfig+0x17a>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a69      	ldr	r2, [pc, #420]	@ (8009448 <UART_SetConfig+0x308>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d104      	bne.n	80092b2 <UART_SetConfig+0x172>
 80092a8:	231f      	movs	r3, #31
 80092aa:	18fb      	adds	r3, r7, r3
 80092ac:	2200      	movs	r2, #0
 80092ae:	701a      	strb	r2, [r3, #0]
 80092b0:	e003      	b.n	80092ba <UART_SetConfig+0x17a>
 80092b2:	231f      	movs	r3, #31
 80092b4:	18fb      	adds	r3, r7, r3
 80092b6:	2210      	movs	r2, #16
 80092b8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	69da      	ldr	r2, [r3, #28]
 80092be:	2380      	movs	r3, #128	@ 0x80
 80092c0:	021b      	lsls	r3, r3, #8
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d15c      	bne.n	8009380 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80092c6:	231f      	movs	r3, #31
 80092c8:	18fb      	adds	r3, r7, r3
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	2b08      	cmp	r3, #8
 80092ce:	d015      	beq.n	80092fc <UART_SetConfig+0x1bc>
 80092d0:	dc18      	bgt.n	8009304 <UART_SetConfig+0x1c4>
 80092d2:	2b04      	cmp	r3, #4
 80092d4:	d00d      	beq.n	80092f2 <UART_SetConfig+0x1b2>
 80092d6:	dc15      	bgt.n	8009304 <UART_SetConfig+0x1c4>
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d002      	beq.n	80092e2 <UART_SetConfig+0x1a2>
 80092dc:	2b02      	cmp	r3, #2
 80092de:	d005      	beq.n	80092ec <UART_SetConfig+0x1ac>
 80092e0:	e010      	b.n	8009304 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092e2:	f7fd fd39 	bl	8006d58 <HAL_RCC_GetPCLK1Freq>
 80092e6:	0003      	movs	r3, r0
 80092e8:	61bb      	str	r3, [r7, #24]
        break;
 80092ea:	e012      	b.n	8009312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092ec:	4b57      	ldr	r3, [pc, #348]	@ (800944c <UART_SetConfig+0x30c>)
 80092ee:	61bb      	str	r3, [r7, #24]
        break;
 80092f0:	e00f      	b.n	8009312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092f2:	f7fd fcb5 	bl	8006c60 <HAL_RCC_GetSysClockFreq>
 80092f6:	0003      	movs	r3, r0
 80092f8:	61bb      	str	r3, [r7, #24]
        break;
 80092fa:	e00a      	b.n	8009312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092fc:	2380      	movs	r3, #128	@ 0x80
 80092fe:	021b      	lsls	r3, r3, #8
 8009300:	61bb      	str	r3, [r7, #24]
        break;
 8009302:	e006      	b.n	8009312 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8009304:	2300      	movs	r3, #0
 8009306:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009308:	231e      	movs	r3, #30
 800930a:	18fb      	adds	r3, r7, r3
 800930c:	2201      	movs	r2, #1
 800930e:	701a      	strb	r2, [r3, #0]
        break;
 8009310:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d100      	bne.n	800931a <UART_SetConfig+0x1da>
 8009318:	e07a      	b.n	8009410 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	005a      	lsls	r2, r3, #1
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	085b      	lsrs	r3, r3, #1
 8009324:	18d2      	adds	r2, r2, r3
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	0019      	movs	r1, r3
 800932c:	0010      	movs	r0, r2
 800932e:	f7f6 ff07 	bl	8000140 <__udivsi3>
 8009332:	0003      	movs	r3, r0
 8009334:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	2b0f      	cmp	r3, #15
 800933a:	d91c      	bls.n	8009376 <UART_SetConfig+0x236>
 800933c:	693a      	ldr	r2, [r7, #16]
 800933e:	2380      	movs	r3, #128	@ 0x80
 8009340:	025b      	lsls	r3, r3, #9
 8009342:	429a      	cmp	r2, r3
 8009344:	d217      	bcs.n	8009376 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	b29a      	uxth	r2, r3
 800934a:	200e      	movs	r0, #14
 800934c:	183b      	adds	r3, r7, r0
 800934e:	210f      	movs	r1, #15
 8009350:	438a      	bics	r2, r1
 8009352:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	085b      	lsrs	r3, r3, #1
 8009358:	b29b      	uxth	r3, r3
 800935a:	2207      	movs	r2, #7
 800935c:	4013      	ands	r3, r2
 800935e:	b299      	uxth	r1, r3
 8009360:	183b      	adds	r3, r7, r0
 8009362:	183a      	adds	r2, r7, r0
 8009364:	8812      	ldrh	r2, [r2, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	183a      	adds	r2, r7, r0
 8009370:	8812      	ldrh	r2, [r2, #0]
 8009372:	60da      	str	r2, [r3, #12]
 8009374:	e04c      	b.n	8009410 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8009376:	231e      	movs	r3, #30
 8009378:	18fb      	adds	r3, r7, r3
 800937a:	2201      	movs	r2, #1
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	e047      	b.n	8009410 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009380:	231f      	movs	r3, #31
 8009382:	18fb      	adds	r3, r7, r3
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	2b08      	cmp	r3, #8
 8009388:	d015      	beq.n	80093b6 <UART_SetConfig+0x276>
 800938a:	dc18      	bgt.n	80093be <UART_SetConfig+0x27e>
 800938c:	2b04      	cmp	r3, #4
 800938e:	d00d      	beq.n	80093ac <UART_SetConfig+0x26c>
 8009390:	dc15      	bgt.n	80093be <UART_SetConfig+0x27e>
 8009392:	2b00      	cmp	r3, #0
 8009394:	d002      	beq.n	800939c <UART_SetConfig+0x25c>
 8009396:	2b02      	cmp	r3, #2
 8009398:	d005      	beq.n	80093a6 <UART_SetConfig+0x266>
 800939a:	e010      	b.n	80093be <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800939c:	f7fd fcdc 	bl	8006d58 <HAL_RCC_GetPCLK1Freq>
 80093a0:	0003      	movs	r3, r0
 80093a2:	61bb      	str	r3, [r7, #24]
        break;
 80093a4:	e012      	b.n	80093cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093a6:	4b29      	ldr	r3, [pc, #164]	@ (800944c <UART_SetConfig+0x30c>)
 80093a8:	61bb      	str	r3, [r7, #24]
        break;
 80093aa:	e00f      	b.n	80093cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093ac:	f7fd fc58 	bl	8006c60 <HAL_RCC_GetSysClockFreq>
 80093b0:	0003      	movs	r3, r0
 80093b2:	61bb      	str	r3, [r7, #24]
        break;
 80093b4:	e00a      	b.n	80093cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093b6:	2380      	movs	r3, #128	@ 0x80
 80093b8:	021b      	lsls	r3, r3, #8
 80093ba:	61bb      	str	r3, [r7, #24]
        break;
 80093bc:	e006      	b.n	80093cc <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80093be:	2300      	movs	r3, #0
 80093c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80093c2:	231e      	movs	r3, #30
 80093c4:	18fb      	adds	r3, r7, r3
 80093c6:	2201      	movs	r2, #1
 80093c8:	701a      	strb	r2, [r3, #0]
        break;
 80093ca:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d01e      	beq.n	8009410 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	085a      	lsrs	r2, r3, #1
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	18d2      	adds	r2, r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	0019      	movs	r1, r3
 80093e2:	0010      	movs	r0, r2
 80093e4:	f7f6 feac 	bl	8000140 <__udivsi3>
 80093e8:	0003      	movs	r3, r0
 80093ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2b0f      	cmp	r3, #15
 80093f0:	d90a      	bls.n	8009408 <UART_SetConfig+0x2c8>
 80093f2:	693a      	ldr	r2, [r7, #16]
 80093f4:	2380      	movs	r3, #128	@ 0x80
 80093f6:	025b      	lsls	r3, r3, #9
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d205      	bcs.n	8009408 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	b29a      	uxth	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	60da      	str	r2, [r3, #12]
 8009406:	e003      	b.n	8009410 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8009408:	231e      	movs	r3, #30
 800940a:	18fb      	adds	r3, r7, r3
 800940c:	2201      	movs	r2, #1
 800940e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800941c:	231e      	movs	r3, #30
 800941e:	18fb      	adds	r3, r7, r3
 8009420:	781b      	ldrb	r3, [r3, #0]
}
 8009422:	0018      	movs	r0, r3
 8009424:	46bd      	mov	sp, r7
 8009426:	b008      	add	sp, #32
 8009428:	bd80      	pop	{r7, pc}
 800942a:	46c0      	nop			@ (mov r8, r8)
 800942c:	efff69f3 	.word	0xefff69f3
 8009430:	ffffcfff 	.word	0xffffcfff
 8009434:	fffff4ff 	.word	0xfffff4ff
 8009438:	40013800 	.word	0x40013800
 800943c:	40021000 	.word	0x40021000
 8009440:	40004400 	.word	0x40004400
 8009444:	40004800 	.word	0x40004800
 8009448:	40004c00 	.word	0x40004c00
 800944c:	007a1200 	.word	0x007a1200

08009450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945c:	2208      	movs	r2, #8
 800945e:	4013      	ands	r3, r2
 8009460:	d00b      	beq.n	800947a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	4a4a      	ldr	r2, [pc, #296]	@ (8009594 <UART_AdvFeatureConfig+0x144>)
 800946a:	4013      	ands	r3, r2
 800946c:	0019      	movs	r1, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	430a      	orrs	r2, r1
 8009478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800947e:	2201      	movs	r2, #1
 8009480:	4013      	ands	r3, r2
 8009482:	d00b      	beq.n	800949c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	4a43      	ldr	r2, [pc, #268]	@ (8009598 <UART_AdvFeatureConfig+0x148>)
 800948c:	4013      	ands	r3, r2
 800948e:	0019      	movs	r1, r3
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	430a      	orrs	r2, r1
 800949a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094a0:	2202      	movs	r2, #2
 80094a2:	4013      	ands	r3, r2
 80094a4:	d00b      	beq.n	80094be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	4a3b      	ldr	r2, [pc, #236]	@ (800959c <UART_AdvFeatureConfig+0x14c>)
 80094ae:	4013      	ands	r3, r2
 80094b0:	0019      	movs	r1, r3
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	430a      	orrs	r2, r1
 80094bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c2:	2204      	movs	r2, #4
 80094c4:	4013      	ands	r3, r2
 80094c6:	d00b      	beq.n	80094e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	4a34      	ldr	r2, [pc, #208]	@ (80095a0 <UART_AdvFeatureConfig+0x150>)
 80094d0:	4013      	ands	r3, r2
 80094d2:	0019      	movs	r1, r3
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	430a      	orrs	r2, r1
 80094de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e4:	2210      	movs	r2, #16
 80094e6:	4013      	ands	r3, r2
 80094e8:	d00b      	beq.n	8009502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	4a2c      	ldr	r2, [pc, #176]	@ (80095a4 <UART_AdvFeatureConfig+0x154>)
 80094f2:	4013      	ands	r3, r2
 80094f4:	0019      	movs	r1, r3
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	430a      	orrs	r2, r1
 8009500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009506:	2220      	movs	r2, #32
 8009508:	4013      	ands	r3, r2
 800950a:	d00b      	beq.n	8009524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	4a25      	ldr	r2, [pc, #148]	@ (80095a8 <UART_AdvFeatureConfig+0x158>)
 8009514:	4013      	ands	r3, r2
 8009516:	0019      	movs	r1, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	430a      	orrs	r2, r1
 8009522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009528:	2240      	movs	r2, #64	@ 0x40
 800952a:	4013      	ands	r3, r2
 800952c:	d01d      	beq.n	800956a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	4a1d      	ldr	r2, [pc, #116]	@ (80095ac <UART_AdvFeatureConfig+0x15c>)
 8009536:	4013      	ands	r3, r2
 8009538:	0019      	movs	r1, r3
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	430a      	orrs	r2, r1
 8009544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800954a:	2380      	movs	r3, #128	@ 0x80
 800954c:	035b      	lsls	r3, r3, #13
 800954e:	429a      	cmp	r2, r3
 8009550:	d10b      	bne.n	800956a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	4a15      	ldr	r2, [pc, #84]	@ (80095b0 <UART_AdvFeatureConfig+0x160>)
 800955a:	4013      	ands	r3, r2
 800955c:	0019      	movs	r1, r3
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	430a      	orrs	r2, r1
 8009568:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956e:	2280      	movs	r2, #128	@ 0x80
 8009570:	4013      	ands	r3, r2
 8009572:	d00b      	beq.n	800958c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	4a0e      	ldr	r2, [pc, #56]	@ (80095b4 <UART_AdvFeatureConfig+0x164>)
 800957c:	4013      	ands	r3, r2
 800957e:	0019      	movs	r1, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	430a      	orrs	r2, r1
 800958a:	605a      	str	r2, [r3, #4]
  }
}
 800958c:	46c0      	nop			@ (mov r8, r8)
 800958e:	46bd      	mov	sp, r7
 8009590:	b002      	add	sp, #8
 8009592:	bd80      	pop	{r7, pc}
 8009594:	ffff7fff 	.word	0xffff7fff
 8009598:	fffdffff 	.word	0xfffdffff
 800959c:	fffeffff 	.word	0xfffeffff
 80095a0:	fffbffff 	.word	0xfffbffff
 80095a4:	ffffefff 	.word	0xffffefff
 80095a8:	ffffdfff 	.word	0xffffdfff
 80095ac:	ffefffff 	.word	0xffefffff
 80095b0:	ff9fffff 	.word	0xff9fffff
 80095b4:	fff7ffff 	.word	0xfff7ffff

080095b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b092      	sub	sp, #72	@ 0x48
 80095bc:	af02      	add	r7, sp, #8
 80095be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2284      	movs	r2, #132	@ 0x84
 80095c4:	2100      	movs	r1, #0
 80095c6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80095c8:	f7fa f92c 	bl	8003824 <HAL_GetTick>
 80095cc:	0003      	movs	r3, r0
 80095ce:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2208      	movs	r2, #8
 80095d8:	4013      	ands	r3, r2
 80095da:	2b08      	cmp	r3, #8
 80095dc:	d12c      	bne.n	8009638 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095e0:	2280      	movs	r2, #128	@ 0x80
 80095e2:	0391      	lsls	r1, r2, #14
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	4a46      	ldr	r2, [pc, #280]	@ (8009700 <UART_CheckIdleState+0x148>)
 80095e8:	9200      	str	r2, [sp, #0]
 80095ea:	2200      	movs	r2, #0
 80095ec:	f000 f88c 	bl	8009708 <UART_WaitOnFlagUntilTimeout>
 80095f0:	1e03      	subs	r3, r0, #0
 80095f2:	d021      	beq.n	8009638 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095f4:	f3ef 8310 	mrs	r3, PRIMASK
 80095f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80095fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80095fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095fe:	2301      	movs	r3, #1
 8009600:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	f383 8810 	msr	PRIMASK, r3
}
 8009608:	46c0      	nop			@ (mov r8, r8)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2180      	movs	r1, #128	@ 0x80
 8009616:	438a      	bics	r2, r1
 8009618:	601a      	str	r2, [r3, #0]
 800961a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800961c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800961e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009620:	f383 8810 	msr	PRIMASK, r3
}
 8009624:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2220      	movs	r2, #32
 800962a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2278      	movs	r2, #120	@ 0x78
 8009630:	2100      	movs	r1, #0
 8009632:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009634:	2303      	movs	r3, #3
 8009636:	e05f      	b.n	80096f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2204      	movs	r2, #4
 8009640:	4013      	ands	r3, r2
 8009642:	2b04      	cmp	r3, #4
 8009644:	d146      	bne.n	80096d4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009648:	2280      	movs	r2, #128	@ 0x80
 800964a:	03d1      	lsls	r1, r2, #15
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	4a2c      	ldr	r2, [pc, #176]	@ (8009700 <UART_CheckIdleState+0x148>)
 8009650:	9200      	str	r2, [sp, #0]
 8009652:	2200      	movs	r2, #0
 8009654:	f000 f858 	bl	8009708 <UART_WaitOnFlagUntilTimeout>
 8009658:	1e03      	subs	r3, r0, #0
 800965a:	d03b      	beq.n	80096d4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800965c:	f3ef 8310 	mrs	r3, PRIMASK
 8009660:	60fb      	str	r3, [r7, #12]
  return(result);
 8009662:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009664:	637b      	str	r3, [r7, #52]	@ 0x34
 8009666:	2301      	movs	r3, #1
 8009668:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	f383 8810 	msr	PRIMASK, r3
}
 8009670:	46c0      	nop			@ (mov r8, r8)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4921      	ldr	r1, [pc, #132]	@ (8009704 <UART_CheckIdleState+0x14c>)
 800967e:	400a      	ands	r2, r1
 8009680:	601a      	str	r2, [r3, #0]
 8009682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009684:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f383 8810 	msr	PRIMASK, r3
}
 800968c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800968e:	f3ef 8310 	mrs	r3, PRIMASK
 8009692:	61bb      	str	r3, [r7, #24]
  return(result);
 8009694:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009696:	633b      	str	r3, [r7, #48]	@ 0x30
 8009698:	2301      	movs	r3, #1
 800969a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	f383 8810 	msr	PRIMASK, r3
}
 80096a2:	46c0      	nop			@ (mov r8, r8)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	689a      	ldr	r2, [r3, #8]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2101      	movs	r1, #1
 80096b0:	438a      	bics	r2, r1
 80096b2:	609a      	str	r2, [r3, #8]
 80096b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096b8:	6a3b      	ldr	r3, [r7, #32]
 80096ba:	f383 8810 	msr	PRIMASK, r3
}
 80096be:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2280      	movs	r2, #128	@ 0x80
 80096c4:	2120      	movs	r1, #32
 80096c6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2278      	movs	r2, #120	@ 0x78
 80096cc:	2100      	movs	r1, #0
 80096ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096d0:	2303      	movs	r3, #3
 80096d2:	e011      	b.n	80096f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2220      	movs	r2, #32
 80096d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2280      	movs	r2, #128	@ 0x80
 80096de:	2120      	movs	r1, #32
 80096e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2278      	movs	r2, #120	@ 0x78
 80096f2:	2100      	movs	r1, #0
 80096f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	0018      	movs	r0, r3
 80096fa:	46bd      	mov	sp, r7
 80096fc:	b010      	add	sp, #64	@ 0x40
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	01ffffff 	.word	0x01ffffff
 8009704:	fffffedf 	.word	0xfffffedf

08009708 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	1dfb      	adds	r3, r7, #7
 8009716:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009718:	e051      	b.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	3301      	adds	r3, #1
 800971e:	d04e      	beq.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009720:	f7fa f880 	bl	8003824 <HAL_GetTick>
 8009724:	0002      	movs	r2, r0
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	69ba      	ldr	r2, [r7, #24]
 800972c:	429a      	cmp	r2, r3
 800972e:	d302      	bcc.n	8009736 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d101      	bne.n	800973a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e051      	b.n	80097de <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2204      	movs	r2, #4
 8009742:	4013      	ands	r3, r2
 8009744:	d03b      	beq.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2b80      	cmp	r3, #128	@ 0x80
 800974a:	d038      	beq.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	2b40      	cmp	r3, #64	@ 0x40
 8009750:	d035      	beq.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	69db      	ldr	r3, [r3, #28]
 8009758:	2208      	movs	r2, #8
 800975a:	4013      	ands	r3, r2
 800975c:	2b08      	cmp	r3, #8
 800975e:	d111      	bne.n	8009784 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2208      	movs	r2, #8
 8009766:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	0018      	movs	r0, r3
 800976c:	f000 f900 	bl	8009970 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2284      	movs	r2, #132	@ 0x84
 8009774:	2108      	movs	r1, #8
 8009776:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2278      	movs	r2, #120	@ 0x78
 800977c:	2100      	movs	r1, #0
 800977e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e02c      	b.n	80097de <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	69da      	ldr	r2, [r3, #28]
 800978a:	2380      	movs	r3, #128	@ 0x80
 800978c:	011b      	lsls	r3, r3, #4
 800978e:	401a      	ands	r2, r3
 8009790:	2380      	movs	r3, #128	@ 0x80
 8009792:	011b      	lsls	r3, r3, #4
 8009794:	429a      	cmp	r2, r3
 8009796:	d112      	bne.n	80097be <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2280      	movs	r2, #128	@ 0x80
 800979e:	0112      	lsls	r2, r2, #4
 80097a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	0018      	movs	r0, r3
 80097a6:	f000 f8e3 	bl	8009970 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2284      	movs	r2, #132	@ 0x84
 80097ae:	2120      	movs	r1, #32
 80097b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2278      	movs	r2, #120	@ 0x78
 80097b6:	2100      	movs	r1, #0
 80097b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e00f      	b.n	80097de <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	69db      	ldr	r3, [r3, #28]
 80097c4:	68ba      	ldr	r2, [r7, #8]
 80097c6:	4013      	ands	r3, r2
 80097c8:	68ba      	ldr	r2, [r7, #8]
 80097ca:	1ad3      	subs	r3, r2, r3
 80097cc:	425a      	negs	r2, r3
 80097ce:	4153      	adcs	r3, r2
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	001a      	movs	r2, r3
 80097d4:	1dfb      	adds	r3, r7, #7
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d09e      	beq.n	800971a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	0018      	movs	r0, r3
 80097e0:	46bd      	mov	sp, r7
 80097e2:	b004      	add	sp, #16
 80097e4:	bd80      	pop	{r7, pc}
	...

080097e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b090      	sub	sp, #64	@ 0x40
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	1dbb      	adds	r3, r7, #6
 80097f4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	1dba      	adds	r2, r7, #6
 8009800:	2158      	movs	r1, #88	@ 0x58
 8009802:	8812      	ldrh	r2, [r2, #0]
 8009804:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2284      	movs	r2, #132	@ 0x84
 800980a:	2100      	movs	r1, #0
 800980c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	2280      	movs	r2, #128	@ 0x80
 8009812:	2122      	movs	r1, #34	@ 0x22
 8009814:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800981a:	2b00      	cmp	r3, #0
 800981c:	d028      	beq.n	8009870 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009822:	4a3e      	ldr	r2, [pc, #248]	@ (800991c <UART_Start_Receive_DMA+0x134>)
 8009824:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800982a:	4a3d      	ldr	r2, [pc, #244]	@ (8009920 <UART_Start_Receive_DMA+0x138>)
 800982c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009832:	4a3c      	ldr	r2, [pc, #240]	@ (8009924 <UART_Start_Receive_DMA+0x13c>)
 8009834:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800983a:	2200      	movs	r2, #0
 800983c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	3324      	adds	r3, #36	@ 0x24
 8009848:	0019      	movs	r1, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800984e:	001a      	movs	r2, r3
 8009850:	1dbb      	adds	r3, r7, #6
 8009852:	881b      	ldrh	r3, [r3, #0]
 8009854:	f7fa fbba 	bl	8003fcc <HAL_DMA_Start_IT>
 8009858:	1e03      	subs	r3, r0, #0
 800985a:	d009      	beq.n	8009870 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2284      	movs	r2, #132	@ 0x84
 8009860:	2110      	movs	r1, #16
 8009862:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2280      	movs	r2, #128	@ 0x80
 8009868:	2120      	movs	r1, #32
 800986a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	e050      	b.n	8009912 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	691b      	ldr	r3, [r3, #16]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d019      	beq.n	80098ac <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009878:	f3ef 8310 	mrs	r3, PRIMASK
 800987c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800987e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009880:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009882:	2301      	movs	r3, #1
 8009884:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009888:	f383 8810 	msr	PRIMASK, r3
}
 800988c:	46c0      	nop			@ (mov r8, r8)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2180      	movs	r1, #128	@ 0x80
 800989a:	0049      	lsls	r1, r1, #1
 800989c:	430a      	orrs	r2, r1
 800989e:	601a      	str	r2, [r3, #0]
 80098a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098a2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a6:	f383 8810 	msr	PRIMASK, r3
}
 80098aa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098ac:	f3ef 8310 	mrs	r3, PRIMASK
 80098b0:	613b      	str	r3, [r7, #16]
  return(result);
 80098b2:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098b6:	2301      	movs	r3, #1
 80098b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f383 8810 	msr	PRIMASK, r3
}
 80098c0:	46c0      	nop			@ (mov r8, r8)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689a      	ldr	r2, [r3, #8]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2101      	movs	r1, #1
 80098ce:	430a      	orrs	r2, r1
 80098d0:	609a      	str	r2, [r3, #8]
 80098d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	f383 8810 	msr	PRIMASK, r3
}
 80098dc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098de:	f3ef 8310 	mrs	r3, PRIMASK
 80098e2:	61fb      	str	r3, [r7, #28]
  return(result);
 80098e4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098e8:	2301      	movs	r3, #1
 80098ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098ec:	6a3b      	ldr	r3, [r7, #32]
 80098ee:	f383 8810 	msr	PRIMASK, r3
}
 80098f2:	46c0      	nop			@ (mov r8, r8)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	689a      	ldr	r2, [r3, #8]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2140      	movs	r1, #64	@ 0x40
 8009900:	430a      	orrs	r2, r1
 8009902:	609a      	str	r2, [r3, #8]
 8009904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009906:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990a:	f383 8810 	msr	PRIMASK, r3
}
 800990e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8009910:	2300      	movs	r3, #0
}
 8009912:	0018      	movs	r0, r3
 8009914:	46bd      	mov	sp, r7
 8009916:	b010      	add	sp, #64	@ 0x40
 8009918:	bd80      	pop	{r7, pc}
 800991a:	46c0      	nop			@ (mov r8, r8)
 800991c:	08009a39 	.word	0x08009a39
 8009920:	08009b69 	.word	0x08009b69
 8009924:	08009bb1 	.word	0x08009bb1

08009928 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b086      	sub	sp, #24
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009930:	f3ef 8310 	mrs	r3, PRIMASK
 8009934:	60bb      	str	r3, [r7, #8]
  return(result);
 8009936:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009938:	617b      	str	r3, [r7, #20]
 800993a:	2301      	movs	r3, #1
 800993c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f383 8810 	msr	PRIMASK, r3
}
 8009944:	46c0      	nop			@ (mov r8, r8)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	21c0      	movs	r1, #192	@ 0xc0
 8009952:	438a      	bics	r2, r1
 8009954:	601a      	str	r2, [r3, #0]
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	f383 8810 	msr	PRIMASK, r3
}
 8009960:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009968:	46c0      	nop			@ (mov r8, r8)
 800996a:	46bd      	mov	sp, r7
 800996c:	b006      	add	sp, #24
 800996e:	bd80      	pop	{r7, pc}

08009970 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b08e      	sub	sp, #56	@ 0x38
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009978:	f3ef 8310 	mrs	r3, PRIMASK
 800997c:	617b      	str	r3, [r7, #20]
  return(result);
 800997e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009980:	637b      	str	r3, [r7, #52]	@ 0x34
 8009982:	2301      	movs	r3, #1
 8009984:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	f383 8810 	msr	PRIMASK, r3
}
 800998c:	46c0      	nop			@ (mov r8, r8)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4926      	ldr	r1, [pc, #152]	@ (8009a34 <UART_EndRxTransfer+0xc4>)
 800999a:	400a      	ands	r2, r1
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	f383 8810 	msr	PRIMASK, r3
}
 80099a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099aa:	f3ef 8310 	mrs	r3, PRIMASK
 80099ae:	623b      	str	r3, [r7, #32]
  return(result);
 80099b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80099b4:	2301      	movs	r3, #1
 80099b6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ba:	f383 8810 	msr	PRIMASK, r3
}
 80099be:	46c0      	nop			@ (mov r8, r8)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689a      	ldr	r2, [r3, #8]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2101      	movs	r1, #1
 80099cc:	438a      	bics	r2, r1
 80099ce:	609a      	str	r2, [r3, #8]
 80099d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d6:	f383 8810 	msr	PRIMASK, r3
}
 80099da:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d118      	bne.n	8009a16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099e4:	f3ef 8310 	mrs	r3, PRIMASK
 80099e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80099ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099ee:	2301      	movs	r3, #1
 80099f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f383 8810 	msr	PRIMASK, r3
}
 80099f8:	46c0      	nop			@ (mov r8, r8)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2110      	movs	r1, #16
 8009a06:	438a      	bics	r2, r1
 8009a08:	601a      	str	r2, [r3, #0]
 8009a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	f383 8810 	msr	PRIMASK, r3
}
 8009a14:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2280      	movs	r2, #128	@ 0x80
 8009a1a:	2120      	movs	r1, #32
 8009a1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2200      	movs	r2, #0
 8009a28:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009a2a:	46c0      	nop			@ (mov r8, r8)
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	b00e      	add	sp, #56	@ 0x38
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	46c0      	nop			@ (mov r8, r8)
 8009a34:	fffffedf 	.word	0xfffffedf

08009a38 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b094      	sub	sp, #80	@ 0x50
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a44:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	2b20      	cmp	r3, #32
 8009a4c:	d06f      	beq.n	8009b2e <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8009a4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a50:	225a      	movs	r2, #90	@ 0x5a
 8009a52:	2100      	movs	r1, #0
 8009a54:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a56:	f3ef 8310 	mrs	r3, PRIMASK
 8009a5a:	61bb      	str	r3, [r7, #24]
  return(result);
 8009a5c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a60:	2301      	movs	r3, #1
 8009a62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a64:	69fb      	ldr	r3, [r7, #28]
 8009a66:	f383 8810 	msr	PRIMASK, r3
}
 8009a6a:	46c0      	nop			@ (mov r8, r8)
 8009a6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	493b      	ldr	r1, [pc, #236]	@ (8009b64 <UART_DMAReceiveCplt+0x12c>)
 8009a78:	400a      	ands	r2, r1
 8009a7a:	601a      	str	r2, [r3, #0]
 8009a7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a7e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a80:	6a3b      	ldr	r3, [r7, #32]
 8009a82:	f383 8810 	msr	PRIMASK, r3
}
 8009a86:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a88:	f3ef 8310 	mrs	r3, PRIMASK
 8009a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a92:	2301      	movs	r3, #1
 8009a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a98:	f383 8810 	msr	PRIMASK, r3
}
 8009a9c:	46c0      	nop			@ (mov r8, r8)
 8009a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2101      	movs	r1, #1
 8009aaa:	438a      	bics	r2, r1
 8009aac:	609a      	str	r2, [r3, #8]
 8009aae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ab4:	f383 8810 	msr	PRIMASK, r3
}
 8009ab8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009aba:	f3ef 8310 	mrs	r3, PRIMASK
 8009abe:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ac2:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aca:	f383 8810 	msr	PRIMASK, r3
}
 8009ace:	46c0      	nop			@ (mov r8, r8)
 8009ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	689a      	ldr	r2, [r3, #8]
 8009ad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2140      	movs	r1, #64	@ 0x40
 8009adc:	438a      	bics	r2, r1
 8009ade:	609a      	str	r2, [r3, #8]
 8009ae0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ae6:	f383 8810 	msr	PRIMASK, r3
}
 8009aea:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009aec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aee:	2280      	movs	r2, #128	@ 0x80
 8009af0:	2120      	movs	r1, #32
 8009af2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d118      	bne.n	8009b2e <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009afc:	f3ef 8310 	mrs	r3, PRIMASK
 8009b00:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b02:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b06:	2301      	movs	r3, #1
 8009b08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	f383 8810 	msr	PRIMASK, r3
}
 8009b10:	46c0      	nop			@ (mov r8, r8)
 8009b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2110      	movs	r1, #16
 8009b1e:	438a      	bics	r2, r1
 8009b20:	601a      	str	r2, [r3, #0]
 8009b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f383 8810 	msr	PRIMASK, r3
}
 8009b2c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b30:	2200      	movs	r2, #0
 8009b32:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d109      	bne.n	8009b50 <UART_DMAReceiveCplt+0x118>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8009b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b3e:	22ac      	movs	r2, #172	@ 0xac
 8009b40:	589b      	ldr	r3, [r3, r2]
 8009b42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b44:	2158      	movs	r1, #88	@ 0x58
 8009b46:	5a51      	ldrh	r1, [r2, r1]
 8009b48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b4a:	0010      	movs	r0, r2
 8009b4c:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b4e:	e005      	b.n	8009b5c <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 8009b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b52:	2294      	movs	r2, #148	@ 0x94
 8009b54:	589b      	ldr	r3, [r3, r2]
 8009b56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b58:	0010      	movs	r0, r2
 8009b5a:	4798      	blx	r3
}
 8009b5c:	46c0      	nop			@ (mov r8, r8)
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	b014      	add	sp, #80	@ 0x50
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	fffffeff 	.word	0xfffffeff

08009b68 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b74:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d10b      	bne.n	8009b9c <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	22ac      	movs	r2, #172	@ 0xac
 8009b88:	589b      	ldr	r3, [r3, r2]
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	2158      	movs	r1, #88	@ 0x58
 8009b8e:	5a52      	ldrh	r2, [r2, r1]
 8009b90:	0852      	lsrs	r2, r2, #1
 8009b92:	b291      	uxth	r1, r2
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	0010      	movs	r0, r2
 8009b98:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b9a:	e005      	b.n	8009ba8 <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2290      	movs	r2, #144	@ 0x90
 8009ba0:	589b      	ldr	r3, [r3, r2]
 8009ba2:	68fa      	ldr	r2, [r7, #12]
 8009ba4:	0010      	movs	r0, r2
 8009ba6:	4798      	blx	r3
}
 8009ba8:	46c0      	nop			@ (mov r8, r8)
 8009baa:	46bd      	mov	sp, r7
 8009bac:	b004      	add	sp, #16
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bbc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bc2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	2280      	movs	r2, #128	@ 0x80
 8009bc8:	589b      	ldr	r3, [r3, r2]
 8009bca:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	2280      	movs	r2, #128	@ 0x80
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	2b80      	cmp	r3, #128	@ 0x80
 8009bd8:	d10a      	bne.n	8009bf0 <UART_DMAError+0x40>
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	2b21      	cmp	r3, #33	@ 0x21
 8009bde:	d107      	bne.n	8009bf0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	2252      	movs	r2, #82	@ 0x52
 8009be4:	2100      	movs	r1, #0
 8009be6:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	0018      	movs	r0, r3
 8009bec:	f7ff fe9c 	bl	8009928 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	689b      	ldr	r3, [r3, #8]
 8009bf6:	2240      	movs	r2, #64	@ 0x40
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	2b40      	cmp	r3, #64	@ 0x40
 8009bfc:	d10a      	bne.n	8009c14 <UART_DMAError+0x64>
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2b22      	cmp	r3, #34	@ 0x22
 8009c02:	d107      	bne.n	8009c14 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	225a      	movs	r2, #90	@ 0x5a
 8009c08:	2100      	movs	r1, #0
 8009c0a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	0018      	movs	r0, r3
 8009c10:	f7ff feae 	bl	8009970 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	2284      	movs	r2, #132	@ 0x84
 8009c18:	589b      	ldr	r3, [r3, r2]
 8009c1a:	2210      	movs	r2, #16
 8009c1c:	431a      	orrs	r2, r3
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	2184      	movs	r1, #132	@ 0x84
 8009c22:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	2298      	movs	r2, #152	@ 0x98
 8009c28:	589b      	ldr	r3, [r3, r2]
 8009c2a:	697a      	ldr	r2, [r7, #20]
 8009c2c:	0010      	movs	r0, r2
 8009c2e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c30:	46c0      	nop			@ (mov r8, r8)
 8009c32:	46bd      	mov	sp, r7
 8009c34:	b006      	add	sp, #24
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	225a      	movs	r2, #90	@ 0x5a
 8009c4a:	2100      	movs	r1, #0
 8009c4c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2252      	movs	r2, #82	@ 0x52
 8009c52:	2100      	movs	r1, #0
 8009c54:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2298      	movs	r2, #152	@ 0x98
 8009c5a:	589b      	ldr	r3, [r3, r2]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	0010      	movs	r0, r2
 8009c60:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c62:	46c0      	nop			@ (mov r8, r8)
 8009c64:	46bd      	mov	sp, r7
 8009c66:	b004      	add	sp, #16
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b08a      	sub	sp, #40	@ 0x28
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c76:	2b21      	cmp	r3, #33	@ 0x21
 8009c78:	d14c      	bne.n	8009d14 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2252      	movs	r2, #82	@ 0x52
 8009c7e:	5a9b      	ldrh	r3, [r3, r2]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d132      	bne.n	8009cec <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c86:	f3ef 8310 	mrs	r3, PRIMASK
 8009c8a:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c8c:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c90:	2301      	movs	r3, #1
 8009c92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f383 8810 	msr	PRIMASK, r3
}
 8009c9a:	46c0      	nop			@ (mov r8, r8)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	2180      	movs	r1, #128	@ 0x80
 8009ca8:	438a      	bics	r2, r1
 8009caa:	601a      	str	r2, [r3, #0]
 8009cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	f383 8810 	msr	PRIMASK, r3
}
 8009cb6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cb8:	f3ef 8310 	mrs	r3, PRIMASK
 8009cbc:	617b      	str	r3, [r7, #20]
  return(result);
 8009cbe:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cc0:	623b      	str	r3, [r7, #32]
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	f383 8810 	msr	PRIMASK, r3
}
 8009ccc:	46c0      	nop			@ (mov r8, r8)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2140      	movs	r1, #64	@ 0x40
 8009cda:	430a      	orrs	r2, r1
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	6a3b      	ldr	r3, [r7, #32]
 8009ce0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	f383 8810 	msr	PRIMASK, r3
}
 8009ce8:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009cea:	e013      	b.n	8009d14 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cf0:	781a      	ldrb	r2, [r3, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cfc:	1c5a      	adds	r2, r3, #1
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2252      	movs	r2, #82	@ 0x52
 8009d06:	5a9b      	ldrh	r3, [r3, r2]
 8009d08:	b29b      	uxth	r3, r3
 8009d0a:	3b01      	subs	r3, #1
 8009d0c:	b299      	uxth	r1, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2252      	movs	r2, #82	@ 0x52
 8009d12:	5299      	strh	r1, [r3, r2]
}
 8009d14:	46c0      	nop			@ (mov r8, r8)
 8009d16:	46bd      	mov	sp, r7
 8009d18:	b00a      	add	sp, #40	@ 0x28
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b08c      	sub	sp, #48	@ 0x30
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d28:	2b21      	cmp	r3, #33	@ 0x21
 8009d2a:	d151      	bne.n	8009dd0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2252      	movs	r2, #82	@ 0x52
 8009d30:	5a9b      	ldrh	r3, [r3, r2]
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d132      	bne.n	8009d9e <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d38:	f3ef 8310 	mrs	r3, PRIMASK
 8009d3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d3e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009d40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d42:	2301      	movs	r3, #1
 8009d44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	f383 8810 	msr	PRIMASK, r3
}
 8009d4c:	46c0      	nop			@ (mov r8, r8)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2180      	movs	r1, #128	@ 0x80
 8009d5a:	438a      	bics	r2, r1
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	f383 8810 	msr	PRIMASK, r3
}
 8009d68:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d6a:	f3ef 8310 	mrs	r3, PRIMASK
 8009d6e:	61bb      	str	r3, [r7, #24]
  return(result);
 8009d70:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d72:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d74:	2301      	movs	r3, #1
 8009d76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	f383 8810 	msr	PRIMASK, r3
}
 8009d7e:	46c0      	nop			@ (mov r8, r8)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	2140      	movs	r1, #64	@ 0x40
 8009d8c:	430a      	orrs	r2, r1
 8009d8e:	601a      	str	r2, [r3, #0]
 8009d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d92:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d94:	6a3b      	ldr	r3, [r7, #32]
 8009d96:	f383 8810 	msr	PRIMASK, r3
}
 8009d9a:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009d9c:	e018      	b.n	8009dd0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da6:	881a      	ldrh	r2, [r3, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	05d2      	lsls	r2, r2, #23
 8009dae:	0dd2      	lsrs	r2, r2, #23
 8009db0:	b292      	uxth	r2, r2
 8009db2:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009db8:	1c9a      	adds	r2, r3, #2
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2252      	movs	r2, #82	@ 0x52
 8009dc2:	5a9b      	ldrh	r3, [r3, r2]
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	b299      	uxth	r1, r3
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2252      	movs	r2, #82	@ 0x52
 8009dce:	5299      	strh	r1, [r3, r2]
}
 8009dd0:	46c0      	nop			@ (mov r8, r8)
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	b00c      	add	sp, #48	@ 0x30
 8009dd6:	bd80      	pop	{r7, pc}

08009dd8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009de0:	f3ef 8310 	mrs	r3, PRIMASK
 8009de4:	60bb      	str	r3, [r7, #8]
  return(result);
 8009de6:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009de8:	617b      	str	r3, [r7, #20]
 8009dea:	2301      	movs	r3, #1
 8009dec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f383 8810 	msr	PRIMASK, r3
}
 8009df4:	46c0      	nop			@ (mov r8, r8)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2140      	movs	r1, #64	@ 0x40
 8009e02:	438a      	bics	r2, r1
 8009e04:	601a      	str	r2, [r3, #0]
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	f383 8810 	msr	PRIMASK, r3
}
 8009e10:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	228c      	movs	r2, #140	@ 0x8c
 8009e22:	589b      	ldr	r3, [r3, r2]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	0010      	movs	r0, r2
 8009e28:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e2a:	46c0      	nop			@ (mov r8, r8)
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	b006      	add	sp, #24
 8009e30:	bd80      	pop	{r7, pc}

08009e32 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b082      	sub	sp, #8
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e3a:	46c0      	nop			@ (mov r8, r8)
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	b002      	add	sp, #8
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e42:	b5b0      	push	{r4, r5, r7, lr}
 8009e44:	b08a      	sub	sp, #40	@ 0x28
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	60f8      	str	r0, [r7, #12]
 8009e4a:	60b9      	str	r1, [r7, #8]
 8009e4c:	1dbb      	adds	r3, r7, #6
 8009e4e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2280      	movs	r2, #128	@ 0x80
 8009e54:	589b      	ldr	r3, [r3, r2]
 8009e56:	2b20      	cmp	r3, #32
 8009e58:	d156      	bne.n	8009f08 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d003      	beq.n	8009e68 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009e60:	1dbb      	adds	r3, r7, #6
 8009e62:	881b      	ldrh	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d101      	bne.n	8009e6c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e04e      	b.n	8009f0a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	689a      	ldr	r2, [r3, #8]
 8009e70:	2380      	movs	r3, #128	@ 0x80
 8009e72:	015b      	lsls	r3, r3, #5
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d109      	bne.n	8009e8c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d105      	bne.n	8009e8c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	2201      	movs	r2, #1
 8009e84:	4013      	ands	r3, r2
 8009e86:	d001      	beq.n	8009e8c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e03e      	b.n	8009f0a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2200      	movs	r2, #0
 8009e96:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009e98:	2527      	movs	r5, #39	@ 0x27
 8009e9a:	197c      	adds	r4, r7, r5
 8009e9c:	1dbb      	adds	r3, r7, #6
 8009e9e:	881a      	ldrh	r2, [r3, #0]
 8009ea0:	68b9      	ldr	r1, [r7, #8]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	0018      	movs	r0, r3
 8009ea6:	f7ff fc9f 	bl	80097e8 <UART_Start_Receive_DMA>
 8009eaa:	0003      	movs	r3, r0
 8009eac:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009eae:	197b      	adds	r3, r7, r5
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d124      	bne.n	8009f00 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d11c      	bne.n	8009ef8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2210      	movs	r2, #16
 8009ec4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8009eca:	617b      	str	r3, [r7, #20]
  return(result);
 8009ecc:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ece:	623b      	str	r3, [r7, #32]
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	f383 8810 	msr	PRIMASK, r3
}
 8009eda:	46c0      	nop			@ (mov r8, r8)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	681a      	ldr	r2, [r3, #0]
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2110      	movs	r1, #16
 8009ee8:	430a      	orrs	r2, r1
 8009eea:	601a      	str	r2, [r3, #0]
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	f383 8810 	msr	PRIMASK, r3
}
 8009ef6:	e003      	b.n	8009f00 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009ef8:	2327      	movs	r3, #39	@ 0x27
 8009efa:	18fb      	adds	r3, r7, r3
 8009efc:	2201      	movs	r2, #1
 8009efe:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8009f00:	2327      	movs	r3, #39	@ 0x27
 8009f02:	18fb      	adds	r3, r7, r3
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	e000      	b.n	8009f0a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8009f08:	2302      	movs	r3, #2
  }
}
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	b00a      	add	sp, #40	@ 0x28
 8009f10:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009f14 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2244      	movs	r2, #68	@ 0x44
 8009f20:	2100      	movs	r1, #0
 8009f22:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009f24:	4b05      	ldr	r3, [pc, #20]	@ (8009f3c <USB_EnableGlobalInt+0x28>)
 8009f26:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	b299      	uxth	r1, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2240      	movs	r2, #64	@ 0x40
 8009f30:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	0018      	movs	r0, r3
 8009f36:	46bd      	mov	sp, r7
 8009f38:	b004      	add	sp, #16
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	0000bf80 	.word	0x0000bf80

08009f40 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b084      	sub	sp, #16
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009f48:	4b09      	ldr	r3, [pc, #36]	@ (8009f70 <USB_DisableGlobalInt+0x30>)
 8009f4a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2240      	movs	r2, #64	@ 0x40
 8009f50:	5a9b      	ldrh	r3, [r3, r2]
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	68fa      	ldr	r2, [r7, #12]
 8009f56:	b292      	uxth	r2, r2
 8009f58:	43d2      	mvns	r2, r2
 8009f5a:	b292      	uxth	r2, r2
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	b299      	uxth	r1, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2240      	movs	r2, #64	@ 0x40
 8009f64:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	0018      	movs	r0, r3
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	b004      	add	sp, #16
 8009f6e:	bd80      	pop	{r7, pc}
 8009f70:	0000bf80 	.word	0x0000bf80

08009f74 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	1d3b      	adds	r3, r7, #4
 8009f7e:	6019      	str	r1, [r3, #0]
 8009f80:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2240      	movs	r2, #64	@ 0x40
 8009f86:	2101      	movs	r1, #1
 8009f88:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2240      	movs	r2, #64	@ 0x40
 8009f8e:	2100      	movs	r1, #0
 8009f90:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2244      	movs	r2, #68	@ 0x44
 8009f96:	2100      	movs	r1, #0
 8009f98:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2250      	movs	r2, #80	@ 0x50
 8009f9e:	2100      	movs	r1, #0
 8009fa0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	0018      	movs	r0, r3
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	b004      	add	sp, #16
 8009faa:	bd80      	pop	{r7, pc}

08009fac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b09c      	sub	sp, #112	@ 0x70
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009fb6:	236f      	movs	r3, #111	@ 0x6f
 8009fb8:	18fb      	adds	r3, r7, r3
 8009fba:	2200      	movs	r2, #0
 8009fbc:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	18d3      	adds	r3, r2, r3
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	236c      	movs	r3, #108	@ 0x6c
 8009fce:	18fb      	adds	r3, r7, r3
 8009fd0:	49a1      	ldr	r1, [pc, #644]	@ (800a258 <USB_ActivateEndpoint+0x2ac>)
 8009fd2:	400a      	ands	r2, r1
 8009fd4:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	78db      	ldrb	r3, [r3, #3]
 8009fda:	2b03      	cmp	r3, #3
 8009fdc:	d017      	beq.n	800a00e <USB_ActivateEndpoint+0x62>
 8009fde:	dc28      	bgt.n	800a032 <USB_ActivateEndpoint+0x86>
 8009fe0:	2b02      	cmp	r3, #2
 8009fe2:	d00e      	beq.n	800a002 <USB_ActivateEndpoint+0x56>
 8009fe4:	dc25      	bgt.n	800a032 <USB_ActivateEndpoint+0x86>
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d002      	beq.n	8009ff0 <USB_ActivateEndpoint+0x44>
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d018      	beq.n	800a020 <USB_ActivateEndpoint+0x74>
 8009fee:	e020      	b.n	800a032 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009ff0:	226c      	movs	r2, #108	@ 0x6c
 8009ff2:	18bb      	adds	r3, r7, r2
 8009ff4:	18ba      	adds	r2, r7, r2
 8009ff6:	8812      	ldrh	r2, [r2, #0]
 8009ff8:	2180      	movs	r1, #128	@ 0x80
 8009ffa:	0089      	lsls	r1, r1, #2
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	801a      	strh	r2, [r3, #0]
      break;
 800a000:	e01c      	b.n	800a03c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 800a002:	226c      	movs	r2, #108	@ 0x6c
 800a004:	18bb      	adds	r3, r7, r2
 800a006:	18ba      	adds	r2, r7, r2
 800a008:	8812      	ldrh	r2, [r2, #0]
 800a00a:	801a      	strh	r2, [r3, #0]
      break;
 800a00c:	e016      	b.n	800a03c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a00e:	226c      	movs	r2, #108	@ 0x6c
 800a010:	18bb      	adds	r3, r7, r2
 800a012:	18ba      	adds	r2, r7, r2
 800a014:	8812      	ldrh	r2, [r2, #0]
 800a016:	21c0      	movs	r1, #192	@ 0xc0
 800a018:	00c9      	lsls	r1, r1, #3
 800a01a:	430a      	orrs	r2, r1
 800a01c:	801a      	strh	r2, [r3, #0]
      break;
 800a01e:	e00d      	b.n	800a03c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a020:	226c      	movs	r2, #108	@ 0x6c
 800a022:	18bb      	adds	r3, r7, r2
 800a024:	18ba      	adds	r2, r7, r2
 800a026:	8812      	ldrh	r2, [r2, #0]
 800a028:	2180      	movs	r1, #128	@ 0x80
 800a02a:	00c9      	lsls	r1, r1, #3
 800a02c:	430a      	orrs	r2, r1
 800a02e:	801a      	strh	r2, [r3, #0]
      break;
 800a030:	e004      	b.n	800a03c <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 800a032:	236f      	movs	r3, #111	@ 0x6f
 800a034:	18fb      	adds	r3, r7, r3
 800a036:	2201      	movs	r2, #1
 800a038:	701a      	strb	r2, [r3, #0]
      break;
 800a03a:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	18d3      	adds	r3, r2, r3
 800a046:	226c      	movs	r2, #108	@ 0x6c
 800a048:	18ba      	adds	r2, r7, r2
 800a04a:	8812      	ldrh	r2, [r2, #0]
 800a04c:	4983      	ldr	r1, [pc, #524]	@ (800a25c <USB_ActivateEndpoint+0x2b0>)
 800a04e:	430a      	orrs	r2, r1
 800a050:	b292      	uxth	r2, r2
 800a052:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	781b      	ldrb	r3, [r3, #0]
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	18d3      	adds	r3, r2, r3
 800a05e:	881b      	ldrh	r3, [r3, #0]
 800a060:	b29b      	uxth	r3, r3
 800a062:	b21b      	sxth	r3, r3
 800a064:	4a7e      	ldr	r2, [pc, #504]	@ (800a260 <USB_ActivateEndpoint+0x2b4>)
 800a066:	4013      	ands	r3, r2
 800a068:	b21a      	sxth	r2, r3
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	b21b      	sxth	r3, r3
 800a070:	4313      	orrs	r3, r2
 800a072:	b21a      	sxth	r2, r3
 800a074:	2166      	movs	r1, #102	@ 0x66
 800a076:	187b      	adds	r3, r7, r1
 800a078:	801a      	strh	r2, [r3, #0]
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	18d3      	adds	r3, r2, r3
 800a084:	187a      	adds	r2, r7, r1
 800a086:	8812      	ldrh	r2, [r2, #0]
 800a088:	4974      	ldr	r1, [pc, #464]	@ (800a25c <USB_ActivateEndpoint+0x2b0>)
 800a08a:	430a      	orrs	r2, r1
 800a08c:	b292      	uxth	r2, r2
 800a08e:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	7b1b      	ldrb	r3, [r3, #12]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d000      	beq.n	800a09a <USB_ActivateEndpoint+0xee>
 800a098:	e177      	b.n	800a38a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	785b      	ldrb	r3, [r3, #1]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d100      	bne.n	800a0a4 <USB_ActivateEndpoint+0xf8>
 800a0a2:	e07a      	b.n	800a19a <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	61bb      	str	r3, [r7, #24]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2250      	movs	r2, #80	@ 0x50
 800a0ac:	5a9b      	ldrh	r3, [r3, r2]
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	001a      	movs	r2, r3
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	189b      	adds	r3, r3, r2
 800a0b6:	61bb      	str	r3, [r7, #24]
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	00da      	lsls	r2, r3, #3
 800a0be:	69bb      	ldr	r3, [r7, #24]
 800a0c0:	18d3      	adds	r3, r2, r3
 800a0c2:	2280      	movs	r2, #128	@ 0x80
 800a0c4:	00d2      	lsls	r2, r2, #3
 800a0c6:	4694      	mov	ip, r2
 800a0c8:	4463      	add	r3, ip
 800a0ca:	617b      	str	r3, [r7, #20]
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	88db      	ldrh	r3, [r3, #6]
 800a0d0:	085b      	lsrs	r3, r3, #1
 800a0d2:	b29b      	uxth	r3, r3
 800a0d4:	18db      	adds	r3, r3, r3
 800a0d6:	b29a      	uxth	r2, r3
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	18d2      	adds	r2, r2, r3
 800a0e6:	2112      	movs	r1, #18
 800a0e8:	187b      	adds	r3, r7, r1
 800a0ea:	8812      	ldrh	r2, [r2, #0]
 800a0ec:	801a      	strh	r2, [r3, #0]
 800a0ee:	187b      	adds	r3, r7, r1
 800a0f0:	881b      	ldrh	r3, [r3, #0]
 800a0f2:	2240      	movs	r2, #64	@ 0x40
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	d016      	beq.n	800a126 <USB_ActivateEndpoint+0x17a>
 800a0f8:	687a      	ldr	r2, [r7, #4]
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	18d3      	adds	r3, r2, r3
 800a102:	881b      	ldrh	r3, [r3, #0]
 800a104:	b29a      	uxth	r2, r3
 800a106:	2010      	movs	r0, #16
 800a108:	183b      	adds	r3, r7, r0
 800a10a:	4955      	ldr	r1, [pc, #340]	@ (800a260 <USB_ActivateEndpoint+0x2b4>)
 800a10c:	400a      	ands	r2, r1
 800a10e:	801a      	strh	r2, [r3, #0]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	18d3      	adds	r3, r2, r3
 800a11a:	183a      	adds	r2, r7, r0
 800a11c:	8812      	ldrh	r2, [r2, #0]
 800a11e:	4951      	ldr	r1, [pc, #324]	@ (800a264 <USB_ActivateEndpoint+0x2b8>)
 800a120:	430a      	orrs	r2, r1
 800a122:	b292      	uxth	r2, r2
 800a124:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	78db      	ldrb	r3, [r3, #3]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d01d      	beq.n	800a16a <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	18d3      	adds	r3, r2, r3
 800a138:	881b      	ldrh	r3, [r3, #0]
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	200c      	movs	r0, #12
 800a13e:	183b      	adds	r3, r7, r0
 800a140:	4949      	ldr	r1, [pc, #292]	@ (800a268 <USB_ActivateEndpoint+0x2bc>)
 800a142:	400a      	ands	r2, r1
 800a144:	801a      	strh	r2, [r3, #0]
 800a146:	183b      	adds	r3, r7, r0
 800a148:	183a      	adds	r2, r7, r0
 800a14a:	8812      	ldrh	r2, [r2, #0]
 800a14c:	2120      	movs	r1, #32
 800a14e:	404a      	eors	r2, r1
 800a150:	801a      	strh	r2, [r3, #0]
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	18d3      	adds	r3, r2, r3
 800a15c:	183a      	adds	r2, r7, r0
 800a15e:	8812      	ldrh	r2, [r2, #0]
 800a160:	493e      	ldr	r1, [pc, #248]	@ (800a25c <USB_ActivateEndpoint+0x2b0>)
 800a162:	430a      	orrs	r2, r1
 800a164:	b292      	uxth	r2, r2
 800a166:	801a      	strh	r2, [r3, #0]
 800a168:	e2b5      	b.n	800a6d6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	18d3      	adds	r3, r2, r3
 800a174:	881b      	ldrh	r3, [r3, #0]
 800a176:	b29a      	uxth	r2, r3
 800a178:	200e      	movs	r0, #14
 800a17a:	183b      	adds	r3, r7, r0
 800a17c:	493a      	ldr	r1, [pc, #232]	@ (800a268 <USB_ActivateEndpoint+0x2bc>)
 800a17e:	400a      	ands	r2, r1
 800a180:	801a      	strh	r2, [r3, #0]
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	781b      	ldrb	r3, [r3, #0]
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	18d3      	adds	r3, r2, r3
 800a18c:	183a      	adds	r2, r7, r0
 800a18e:	8812      	ldrh	r2, [r2, #0]
 800a190:	4932      	ldr	r1, [pc, #200]	@ (800a25c <USB_ActivateEndpoint+0x2b0>)
 800a192:	430a      	orrs	r2, r1
 800a194:	b292      	uxth	r2, r2
 800a196:	801a      	strh	r2, [r3, #0]
 800a198:	e29d      	b.n	800a6d6 <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2250      	movs	r2, #80	@ 0x50
 800a1a2:	5a9b      	ldrh	r3, [r3, r2]
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	001a      	movs	r2, r3
 800a1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1aa:	189b      	adds	r3, r3, r2
 800a1ac:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	00da      	lsls	r2, r3, #3
 800a1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b6:	18d3      	adds	r3, r2, r3
 800a1b8:	4a2c      	ldr	r2, [pc, #176]	@ (800a26c <USB_ActivateEndpoint+0x2c0>)
 800a1ba:	4694      	mov	ip, r2
 800a1bc:	4463      	add	r3, ip
 800a1be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	88db      	ldrh	r3, [r3, #6]
 800a1c4:	085b      	lsrs	r3, r3, #1
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	18db      	adds	r3, r3, r3
 800a1ca:	b29a      	uxth	r2, r3
 800a1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ce:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2250      	movs	r2, #80	@ 0x50
 800a1d8:	5a9b      	ldrh	r3, [r3, r2]
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	001a      	movs	r2, r3
 800a1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e0:	189b      	adds	r3, r3, r2
 800a1e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	00da      	lsls	r2, r3, #3
 800a1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ec:	18d3      	adds	r3, r2, r3
 800a1ee:	4a20      	ldr	r2, [pc, #128]	@ (800a270 <USB_ActivateEndpoint+0x2c4>)
 800a1f0:	4694      	mov	ip, r2
 800a1f2:	4463      	add	r3, ip
 800a1f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f8:	881b      	ldrh	r3, [r3, #0]
 800a1fa:	b29b      	uxth	r3, r3
 800a1fc:	059b      	lsls	r3, r3, #22
 800a1fe:	0d9b      	lsrs	r3, r3, #22
 800a200:	b29a      	uxth	r2, r3
 800a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a204:	801a      	strh	r2, [r3, #0]
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	691b      	ldr	r3, [r3, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d108      	bne.n	800a220 <USB_ActivateEndpoint+0x274>
 800a20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a210:	881b      	ldrh	r3, [r3, #0]
 800a212:	b29b      	uxth	r3, r3
 800a214:	4a17      	ldr	r2, [pc, #92]	@ (800a274 <USB_ActivateEndpoint+0x2c8>)
 800a216:	4313      	orrs	r3, r2
 800a218:	b29a      	uxth	r2, r3
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	801a      	strh	r2, [r3, #0]
 800a21e:	e045      	b.n	800a2ac <USB_ActivateEndpoint+0x300>
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	2b3e      	cmp	r3, #62	@ 0x3e
 800a226:	d827      	bhi.n	800a278 <USB_ActivateEndpoint+0x2cc>
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	691b      	ldr	r3, [r3, #16]
 800a22c:	085b      	lsrs	r3, r3, #1
 800a22e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	691b      	ldr	r3, [r3, #16]
 800a234:	2201      	movs	r2, #1
 800a236:	4013      	ands	r3, r2
 800a238:	d002      	beq.n	800a240 <USB_ActivateEndpoint+0x294>
 800a23a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a23c:	3301      	adds	r3, #1
 800a23e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a242:	881b      	ldrh	r3, [r3, #0]
 800a244:	b29a      	uxth	r2, r3
 800a246:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a248:	b29b      	uxth	r3, r3
 800a24a:	029b      	lsls	r3, r3, #10
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	4313      	orrs	r3, r2
 800a250:	b29a      	uxth	r2, r3
 800a252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a254:	801a      	strh	r2, [r3, #0]
 800a256:	e029      	b.n	800a2ac <USB_ActivateEndpoint+0x300>
 800a258:	ffff898f 	.word	0xffff898f
 800a25c:	ffff8080 	.word	0xffff8080
 800a260:	ffff8f8f 	.word	0xffff8f8f
 800a264:	ffff80c0 	.word	0xffff80c0
 800a268:	ffff8fbf 	.word	0xffff8fbf
 800a26c:	00000404 	.word	0x00000404
 800a270:	00000406 	.word	0x00000406
 800a274:	ffff8000 	.word	0xffff8000
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	095b      	lsrs	r3, r3, #5
 800a27e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	691b      	ldr	r3, [r3, #16]
 800a284:	221f      	movs	r2, #31
 800a286:	4013      	ands	r3, r2
 800a288:	d102      	bne.n	800a290 <USB_ActivateEndpoint+0x2e4>
 800a28a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a28c:	3b01      	subs	r3, #1
 800a28e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a292:	881b      	ldrh	r3, [r3, #0]
 800a294:	b29a      	uxth	r2, r3
 800a296:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a298:	b29b      	uxth	r3, r3
 800a29a:	029b      	lsls	r3, r3, #10
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	4ab5      	ldr	r2, [pc, #724]	@ (800a578 <USB_ActivateEndpoint+0x5cc>)
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	b29a      	uxth	r2, r3
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2aa:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	781b      	ldrb	r3, [r3, #0]
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	18d2      	adds	r2, r2, r3
 800a2b6:	2122      	movs	r1, #34	@ 0x22
 800a2b8:	187b      	adds	r3, r7, r1
 800a2ba:	8812      	ldrh	r2, [r2, #0]
 800a2bc:	801a      	strh	r2, [r3, #0]
 800a2be:	187b      	adds	r3, r7, r1
 800a2c0:	881a      	ldrh	r2, [r3, #0]
 800a2c2:	2380      	movs	r3, #128	@ 0x80
 800a2c4:	01db      	lsls	r3, r3, #7
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	d016      	beq.n	800a2f8 <USB_ActivateEndpoint+0x34c>
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	18d3      	adds	r3, r2, r3
 800a2d4:	881b      	ldrh	r3, [r3, #0]
 800a2d6:	b29a      	uxth	r2, r3
 800a2d8:	2020      	movs	r0, #32
 800a2da:	183b      	adds	r3, r7, r0
 800a2dc:	49a7      	ldr	r1, [pc, #668]	@ (800a57c <USB_ActivateEndpoint+0x5d0>)
 800a2de:	400a      	ands	r2, r1
 800a2e0:	801a      	strh	r2, [r3, #0]
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	18d3      	adds	r3, r2, r3
 800a2ec:	183a      	adds	r2, r7, r0
 800a2ee:	8812      	ldrh	r2, [r2, #0]
 800a2f0:	49a3      	ldr	r1, [pc, #652]	@ (800a580 <USB_ActivateEndpoint+0x5d4>)
 800a2f2:	430a      	orrs	r2, r1
 800a2f4:	b292      	uxth	r2, r2
 800a2f6:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	781b      	ldrb	r3, [r3, #0]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d125      	bne.n	800a34c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	18d3      	adds	r3, r2, r3
 800a30a:	881b      	ldrh	r3, [r3, #0]
 800a30c:	b29a      	uxth	r2, r3
 800a30e:	201c      	movs	r0, #28
 800a310:	183b      	adds	r3, r7, r0
 800a312:	499c      	ldr	r1, [pc, #624]	@ (800a584 <USB_ActivateEndpoint+0x5d8>)
 800a314:	400a      	ands	r2, r1
 800a316:	801a      	strh	r2, [r3, #0]
 800a318:	183b      	adds	r3, r7, r0
 800a31a:	183a      	adds	r2, r7, r0
 800a31c:	8812      	ldrh	r2, [r2, #0]
 800a31e:	2180      	movs	r1, #128	@ 0x80
 800a320:	0149      	lsls	r1, r1, #5
 800a322:	404a      	eors	r2, r1
 800a324:	801a      	strh	r2, [r3, #0]
 800a326:	183b      	adds	r3, r7, r0
 800a328:	183a      	adds	r2, r7, r0
 800a32a:	8812      	ldrh	r2, [r2, #0]
 800a32c:	2180      	movs	r1, #128	@ 0x80
 800a32e:	0189      	lsls	r1, r1, #6
 800a330:	404a      	eors	r2, r1
 800a332:	801a      	strh	r2, [r3, #0]
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	18d3      	adds	r3, r2, r3
 800a33e:	183a      	adds	r2, r7, r0
 800a340:	8812      	ldrh	r2, [r2, #0]
 800a342:	4991      	ldr	r1, [pc, #580]	@ (800a588 <USB_ActivateEndpoint+0x5dc>)
 800a344:	430a      	orrs	r2, r1
 800a346:	b292      	uxth	r2, r2
 800a348:	801a      	strh	r2, [r3, #0]
 800a34a:	e1c4      	b.n	800a6d6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	18d3      	adds	r3, r2, r3
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	b29a      	uxth	r2, r3
 800a35a:	201e      	movs	r0, #30
 800a35c:	183b      	adds	r3, r7, r0
 800a35e:	4989      	ldr	r1, [pc, #548]	@ (800a584 <USB_ActivateEndpoint+0x5d8>)
 800a360:	400a      	ands	r2, r1
 800a362:	801a      	strh	r2, [r3, #0]
 800a364:	183b      	adds	r3, r7, r0
 800a366:	183a      	adds	r2, r7, r0
 800a368:	8812      	ldrh	r2, [r2, #0]
 800a36a:	2180      	movs	r1, #128	@ 0x80
 800a36c:	0189      	lsls	r1, r1, #6
 800a36e:	404a      	eors	r2, r1
 800a370:	801a      	strh	r2, [r3, #0]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	18d3      	adds	r3, r2, r3
 800a37c:	183a      	adds	r2, r7, r0
 800a37e:	8812      	ldrh	r2, [r2, #0]
 800a380:	4981      	ldr	r1, [pc, #516]	@ (800a588 <USB_ActivateEndpoint+0x5dc>)
 800a382:	430a      	orrs	r2, r1
 800a384:	b292      	uxth	r2, r2
 800a386:	801a      	strh	r2, [r3, #0]
 800a388:	e1a5      	b.n	800a6d6 <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	78db      	ldrb	r3, [r3, #3]
 800a38e:	2b02      	cmp	r3, #2
 800a390:	d117      	bne.n	800a3c2 <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	18d3      	adds	r3, r2, r3
 800a39c:	881b      	ldrh	r3, [r3, #0]
 800a39e:	b29a      	uxth	r2, r3
 800a3a0:	2062      	movs	r0, #98	@ 0x62
 800a3a2:	183b      	adds	r3, r7, r0
 800a3a4:	4975      	ldr	r1, [pc, #468]	@ (800a57c <USB_ActivateEndpoint+0x5d0>)
 800a3a6:	400a      	ands	r2, r1
 800a3a8:	801a      	strh	r2, [r3, #0]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	18d3      	adds	r3, r2, r3
 800a3b4:	183a      	adds	r2, r7, r0
 800a3b6:	8812      	ldrh	r2, [r2, #0]
 800a3b8:	4974      	ldr	r1, [pc, #464]	@ (800a58c <USB_ActivateEndpoint+0x5e0>)
 800a3ba:	430a      	orrs	r2, r1
 800a3bc:	b292      	uxth	r2, r2
 800a3be:	801a      	strh	r2, [r3, #0]
 800a3c0:	e016      	b.n	800a3f0 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	18d3      	adds	r3, r2, r3
 800a3cc:	881b      	ldrh	r3, [r3, #0]
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	2064      	movs	r0, #100	@ 0x64
 800a3d2:	183b      	adds	r3, r7, r0
 800a3d4:	496e      	ldr	r1, [pc, #440]	@ (800a590 <USB_ActivateEndpoint+0x5e4>)
 800a3d6:	400a      	ands	r2, r1
 800a3d8:	801a      	strh	r2, [r3, #0]
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	781b      	ldrb	r3, [r3, #0]
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	18d3      	adds	r3, r2, r3
 800a3e4:	183a      	adds	r2, r7, r0
 800a3e6:	8812      	ldrh	r2, [r2, #0]
 800a3e8:	4967      	ldr	r1, [pc, #412]	@ (800a588 <USB_ActivateEndpoint+0x5dc>)
 800a3ea:	430a      	orrs	r2, r1
 800a3ec:	b292      	uxth	r2, r2
 800a3ee:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2250      	movs	r2, #80	@ 0x50
 800a3f8:	5a9b      	ldrh	r3, [r3, r2]
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	001a      	movs	r2, r3
 800a3fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a400:	189b      	adds	r3, r3, r2
 800a402:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	00da      	lsls	r2, r3, #3
 800a40a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a40c:	18d3      	adds	r3, r2, r3
 800a40e:	2280      	movs	r2, #128	@ 0x80
 800a410:	00d2      	lsls	r2, r2, #3
 800a412:	4694      	mov	ip, r2
 800a414:	4463      	add	r3, ip
 800a416:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	891b      	ldrh	r3, [r3, #8]
 800a41c:	085b      	lsrs	r3, r3, #1
 800a41e:	b29b      	uxth	r3, r3
 800a420:	18db      	adds	r3, r3, r3
 800a422:	b29a      	uxth	r2, r3
 800a424:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a426:	801a      	strh	r2, [r3, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2250      	movs	r2, #80	@ 0x50
 800a430:	5a9b      	ldrh	r3, [r3, r2]
 800a432:	b29b      	uxth	r3, r3
 800a434:	001a      	movs	r2, r3
 800a436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a438:	189b      	adds	r3, r3, r2
 800a43a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	00da      	lsls	r2, r3, #3
 800a442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a444:	18d3      	adds	r3, r2, r3
 800a446:	4a53      	ldr	r2, [pc, #332]	@ (800a594 <USB_ActivateEndpoint+0x5e8>)
 800a448:	4694      	mov	ip, r2
 800a44a:	4463      	add	r3, ip
 800a44c:	653b      	str	r3, [r7, #80]	@ 0x50
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	895b      	ldrh	r3, [r3, #10]
 800a452:	085b      	lsrs	r3, r3, #1
 800a454:	b29b      	uxth	r3, r3
 800a456:	18db      	adds	r3, r3, r3
 800a458:	b29a      	uxth	r2, r3
 800a45a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a45c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	785b      	ldrb	r3, [r3, #1]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d000      	beq.n	800a468 <USB_ActivateEndpoint+0x4bc>
 800a466:	e09b      	b.n	800a5a0 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	18d2      	adds	r2, r2, r3
 800a472:	2140      	movs	r1, #64	@ 0x40
 800a474:	187b      	adds	r3, r7, r1
 800a476:	8812      	ldrh	r2, [r2, #0]
 800a478:	801a      	strh	r2, [r3, #0]
 800a47a:	187b      	adds	r3, r7, r1
 800a47c:	881a      	ldrh	r2, [r3, #0]
 800a47e:	2380      	movs	r3, #128	@ 0x80
 800a480:	01db      	lsls	r3, r3, #7
 800a482:	4013      	ands	r3, r2
 800a484:	d016      	beq.n	800a4b4 <USB_ActivateEndpoint+0x508>
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	18d3      	adds	r3, r2, r3
 800a490:	881b      	ldrh	r3, [r3, #0]
 800a492:	b29a      	uxth	r2, r3
 800a494:	203e      	movs	r0, #62	@ 0x3e
 800a496:	183b      	adds	r3, r7, r0
 800a498:	4938      	ldr	r1, [pc, #224]	@ (800a57c <USB_ActivateEndpoint+0x5d0>)
 800a49a:	400a      	ands	r2, r1
 800a49c:	801a      	strh	r2, [r3, #0]
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	18d3      	adds	r3, r2, r3
 800a4a8:	183a      	adds	r2, r7, r0
 800a4aa:	8812      	ldrh	r2, [r2, #0]
 800a4ac:	4934      	ldr	r1, [pc, #208]	@ (800a580 <USB_ActivateEndpoint+0x5d4>)
 800a4ae:	430a      	orrs	r2, r1
 800a4b0:	b292      	uxth	r2, r2
 800a4b2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	009b      	lsls	r3, r3, #2
 800a4bc:	18d2      	adds	r2, r2, r3
 800a4be:	213c      	movs	r1, #60	@ 0x3c
 800a4c0:	187b      	adds	r3, r7, r1
 800a4c2:	8812      	ldrh	r2, [r2, #0]
 800a4c4:	801a      	strh	r2, [r3, #0]
 800a4c6:	187b      	adds	r3, r7, r1
 800a4c8:	881b      	ldrh	r3, [r3, #0]
 800a4ca:	2240      	movs	r2, #64	@ 0x40
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	d016      	beq.n	800a4fe <USB_ActivateEndpoint+0x552>
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	18d3      	adds	r3, r2, r3
 800a4da:	881b      	ldrh	r3, [r3, #0]
 800a4dc:	b29a      	uxth	r2, r3
 800a4de:	203a      	movs	r0, #58	@ 0x3a
 800a4e0:	183b      	adds	r3, r7, r0
 800a4e2:	4926      	ldr	r1, [pc, #152]	@ (800a57c <USB_ActivateEndpoint+0x5d0>)
 800a4e4:	400a      	ands	r2, r1
 800a4e6:	801a      	strh	r2, [r3, #0]
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	18d3      	adds	r3, r2, r3
 800a4f2:	183a      	adds	r2, r7, r0
 800a4f4:	8812      	ldrh	r2, [r2, #0]
 800a4f6:	4928      	ldr	r1, [pc, #160]	@ (800a598 <USB_ActivateEndpoint+0x5ec>)
 800a4f8:	430a      	orrs	r2, r1
 800a4fa:	b292      	uxth	r2, r2
 800a4fc:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	18d3      	adds	r3, r2, r3
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	b29a      	uxth	r2, r3
 800a50c:	2038      	movs	r0, #56	@ 0x38
 800a50e:	183b      	adds	r3, r7, r0
 800a510:	491c      	ldr	r1, [pc, #112]	@ (800a584 <USB_ActivateEndpoint+0x5d8>)
 800a512:	400a      	ands	r2, r1
 800a514:	801a      	strh	r2, [r3, #0]
 800a516:	183b      	adds	r3, r7, r0
 800a518:	183a      	adds	r2, r7, r0
 800a51a:	8812      	ldrh	r2, [r2, #0]
 800a51c:	2180      	movs	r1, #128	@ 0x80
 800a51e:	0149      	lsls	r1, r1, #5
 800a520:	404a      	eors	r2, r1
 800a522:	801a      	strh	r2, [r3, #0]
 800a524:	183b      	adds	r3, r7, r0
 800a526:	183a      	adds	r2, r7, r0
 800a528:	8812      	ldrh	r2, [r2, #0]
 800a52a:	2180      	movs	r1, #128	@ 0x80
 800a52c:	0189      	lsls	r1, r1, #6
 800a52e:	404a      	eors	r2, r1
 800a530:	801a      	strh	r2, [r3, #0]
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	18d3      	adds	r3, r2, r3
 800a53c:	183a      	adds	r2, r7, r0
 800a53e:	8812      	ldrh	r2, [r2, #0]
 800a540:	4911      	ldr	r1, [pc, #68]	@ (800a588 <USB_ActivateEndpoint+0x5dc>)
 800a542:	430a      	orrs	r2, r1
 800a544:	b292      	uxth	r2, r2
 800a546:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a548:	687a      	ldr	r2, [r7, #4]
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	18d3      	adds	r3, r2, r3
 800a552:	881b      	ldrh	r3, [r3, #0]
 800a554:	b29a      	uxth	r2, r3
 800a556:	2036      	movs	r0, #54	@ 0x36
 800a558:	183b      	adds	r3, r7, r0
 800a55a:	4910      	ldr	r1, [pc, #64]	@ (800a59c <USB_ActivateEndpoint+0x5f0>)
 800a55c:	400a      	ands	r2, r1
 800a55e:	801a      	strh	r2, [r3, #0]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	18d3      	adds	r3, r2, r3
 800a56a:	183a      	adds	r2, r7, r0
 800a56c:	8812      	ldrh	r2, [r2, #0]
 800a56e:	4906      	ldr	r1, [pc, #24]	@ (800a588 <USB_ActivateEndpoint+0x5dc>)
 800a570:	430a      	orrs	r2, r1
 800a572:	b292      	uxth	r2, r2
 800a574:	801a      	strh	r2, [r3, #0]
 800a576:	e0ae      	b.n	800a6d6 <USB_ActivateEndpoint+0x72a>
 800a578:	ffff8000 	.word	0xffff8000
 800a57c:	ffff8f8f 	.word	0xffff8f8f
 800a580:	ffffc080 	.word	0xffffc080
 800a584:	ffffbf8f 	.word	0xffffbf8f
 800a588:	ffff8080 	.word	0xffff8080
 800a58c:	ffff8180 	.word	0xffff8180
 800a590:	ffff8e8f 	.word	0xffff8e8f
 800a594:	00000404 	.word	0x00000404
 800a598:	ffff80c0 	.word	0xffff80c0
 800a59c:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	18d2      	adds	r2, r2, r3
 800a5aa:	214e      	movs	r1, #78	@ 0x4e
 800a5ac:	187b      	adds	r3, r7, r1
 800a5ae:	8812      	ldrh	r2, [r2, #0]
 800a5b0:	801a      	strh	r2, [r3, #0]
 800a5b2:	187b      	adds	r3, r7, r1
 800a5b4:	881a      	ldrh	r2, [r3, #0]
 800a5b6:	2380      	movs	r3, #128	@ 0x80
 800a5b8:	01db      	lsls	r3, r3, #7
 800a5ba:	4013      	ands	r3, r2
 800a5bc:	d016      	beq.n	800a5ec <USB_ActivateEndpoint+0x640>
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	18d3      	adds	r3, r2, r3
 800a5c8:	881b      	ldrh	r3, [r3, #0]
 800a5ca:	b29a      	uxth	r2, r3
 800a5cc:	204c      	movs	r0, #76	@ 0x4c
 800a5ce:	183b      	adds	r3, r7, r0
 800a5d0:	4944      	ldr	r1, [pc, #272]	@ (800a6e4 <USB_ActivateEndpoint+0x738>)
 800a5d2:	400a      	ands	r2, r1
 800a5d4:	801a      	strh	r2, [r3, #0]
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	18d3      	adds	r3, r2, r3
 800a5e0:	183a      	adds	r2, r7, r0
 800a5e2:	8812      	ldrh	r2, [r2, #0]
 800a5e4:	4940      	ldr	r1, [pc, #256]	@ (800a6e8 <USB_ActivateEndpoint+0x73c>)
 800a5e6:	430a      	orrs	r2, r1
 800a5e8:	b292      	uxth	r2, r2
 800a5ea:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	18d2      	adds	r2, r2, r3
 800a5f6:	214a      	movs	r1, #74	@ 0x4a
 800a5f8:	187b      	adds	r3, r7, r1
 800a5fa:	8812      	ldrh	r2, [r2, #0]
 800a5fc:	801a      	strh	r2, [r3, #0]
 800a5fe:	187b      	adds	r3, r7, r1
 800a600:	881b      	ldrh	r3, [r3, #0]
 800a602:	2240      	movs	r2, #64	@ 0x40
 800a604:	4013      	ands	r3, r2
 800a606:	d016      	beq.n	800a636 <USB_ActivateEndpoint+0x68a>
 800a608:	687a      	ldr	r2, [r7, #4]
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	18d3      	adds	r3, r2, r3
 800a612:	881b      	ldrh	r3, [r3, #0]
 800a614:	b29a      	uxth	r2, r3
 800a616:	2048      	movs	r0, #72	@ 0x48
 800a618:	183b      	adds	r3, r7, r0
 800a61a:	4932      	ldr	r1, [pc, #200]	@ (800a6e4 <USB_ActivateEndpoint+0x738>)
 800a61c:	400a      	ands	r2, r1
 800a61e:	801a      	strh	r2, [r3, #0]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	009b      	lsls	r3, r3, #2
 800a628:	18d3      	adds	r3, r2, r3
 800a62a:	183a      	adds	r2, r7, r0
 800a62c:	8812      	ldrh	r2, [r2, #0]
 800a62e:	492f      	ldr	r1, [pc, #188]	@ (800a6ec <USB_ActivateEndpoint+0x740>)
 800a630:	430a      	orrs	r2, r1
 800a632:	b292      	uxth	r2, r2
 800a634:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	78db      	ldrb	r3, [r3, #3]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d01d      	beq.n	800a67a <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	18d3      	adds	r3, r2, r3
 800a648:	881b      	ldrh	r3, [r3, #0]
 800a64a:	b29a      	uxth	r2, r3
 800a64c:	2044      	movs	r0, #68	@ 0x44
 800a64e:	183b      	adds	r3, r7, r0
 800a650:	4927      	ldr	r1, [pc, #156]	@ (800a6f0 <USB_ActivateEndpoint+0x744>)
 800a652:	400a      	ands	r2, r1
 800a654:	801a      	strh	r2, [r3, #0]
 800a656:	183b      	adds	r3, r7, r0
 800a658:	183a      	adds	r2, r7, r0
 800a65a:	8812      	ldrh	r2, [r2, #0]
 800a65c:	2120      	movs	r1, #32
 800a65e:	404a      	eors	r2, r1
 800a660:	801a      	strh	r2, [r3, #0]
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	18d3      	adds	r3, r2, r3
 800a66c:	183a      	adds	r2, r7, r0
 800a66e:	8812      	ldrh	r2, [r2, #0]
 800a670:	4920      	ldr	r1, [pc, #128]	@ (800a6f4 <USB_ActivateEndpoint+0x748>)
 800a672:	430a      	orrs	r2, r1
 800a674:	b292      	uxth	r2, r2
 800a676:	801a      	strh	r2, [r3, #0]
 800a678:	e016      	b.n	800a6a8 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	18d3      	adds	r3, r2, r3
 800a684:	881b      	ldrh	r3, [r3, #0]
 800a686:	b29a      	uxth	r2, r3
 800a688:	2046      	movs	r0, #70	@ 0x46
 800a68a:	183b      	adds	r3, r7, r0
 800a68c:	4918      	ldr	r1, [pc, #96]	@ (800a6f0 <USB_ActivateEndpoint+0x744>)
 800a68e:	400a      	ands	r2, r1
 800a690:	801a      	strh	r2, [r3, #0]
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	18d3      	adds	r3, r2, r3
 800a69c:	183a      	adds	r2, r7, r0
 800a69e:	8812      	ldrh	r2, [r2, #0]
 800a6a0:	4914      	ldr	r1, [pc, #80]	@ (800a6f4 <USB_ActivateEndpoint+0x748>)
 800a6a2:	430a      	orrs	r2, r1
 800a6a4:	b292      	uxth	r2, r2
 800a6a6:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a6a8:	687a      	ldr	r2, [r7, #4]
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	18d3      	adds	r3, r2, r3
 800a6b2:	881b      	ldrh	r3, [r3, #0]
 800a6b4:	b29a      	uxth	r2, r3
 800a6b6:	2042      	movs	r0, #66	@ 0x42
 800a6b8:	183b      	adds	r3, r7, r0
 800a6ba:	490f      	ldr	r1, [pc, #60]	@ (800a6f8 <USB_ActivateEndpoint+0x74c>)
 800a6bc:	400a      	ands	r2, r1
 800a6be:	801a      	strh	r2, [r3, #0]
 800a6c0:	687a      	ldr	r2, [r7, #4]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	18d3      	adds	r3, r2, r3
 800a6ca:	183a      	adds	r2, r7, r0
 800a6cc:	8812      	ldrh	r2, [r2, #0]
 800a6ce:	4909      	ldr	r1, [pc, #36]	@ (800a6f4 <USB_ActivateEndpoint+0x748>)
 800a6d0:	430a      	orrs	r2, r1
 800a6d2:	b292      	uxth	r2, r2
 800a6d4:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a6d6:	236f      	movs	r3, #111	@ 0x6f
 800a6d8:	18fb      	adds	r3, r7, r3
 800a6da:	781b      	ldrb	r3, [r3, #0]
}
 800a6dc:	0018      	movs	r0, r3
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	b01c      	add	sp, #112	@ 0x70
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	ffff8f8f 	.word	0xffff8f8f
 800a6e8:	ffffc080 	.word	0xffffc080
 800a6ec:	ffff80c0 	.word	0xffff80c0
 800a6f0:	ffff8fbf 	.word	0xffff8fbf
 800a6f4:	ffff8080 	.word	0xffff8080
 800a6f8:	ffffbf8f 	.word	0xffffbf8f

0800a6fc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b08c      	sub	sp, #48	@ 0x30
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	7b1b      	ldrb	r3, [r3, #12]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d000      	beq.n	800a710 <USB_DeactivateEndpoint+0x14>
 800a70e:	e07e      	b.n	800a80e <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	785b      	ldrb	r3, [r3, #1]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d03c      	beq.n	800a792 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	18d2      	adds	r2, r2, r3
 800a722:	210c      	movs	r1, #12
 800a724:	187b      	adds	r3, r7, r1
 800a726:	8812      	ldrh	r2, [r2, #0]
 800a728:	801a      	strh	r2, [r3, #0]
 800a72a:	187b      	adds	r3, r7, r1
 800a72c:	881b      	ldrh	r3, [r3, #0]
 800a72e:	2240      	movs	r2, #64	@ 0x40
 800a730:	4013      	ands	r3, r2
 800a732:	d016      	beq.n	800a762 <USB_DeactivateEndpoint+0x66>
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	18d3      	adds	r3, r2, r3
 800a73e:	881b      	ldrh	r3, [r3, #0]
 800a740:	b29a      	uxth	r2, r3
 800a742:	200a      	movs	r0, #10
 800a744:	183b      	adds	r3, r7, r0
 800a746:	49c7      	ldr	r1, [pc, #796]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a748:	400a      	ands	r2, r1
 800a74a:	801a      	strh	r2, [r3, #0]
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	18d3      	adds	r3, r2, r3
 800a756:	183a      	adds	r2, r7, r0
 800a758:	8812      	ldrh	r2, [r2, #0]
 800a75a:	49c3      	ldr	r1, [pc, #780]	@ (800aa68 <USB_DeactivateEndpoint+0x36c>)
 800a75c:	430a      	orrs	r2, r1
 800a75e:	b292      	uxth	r2, r2
 800a760:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	009b      	lsls	r3, r3, #2
 800a76a:	18d3      	adds	r3, r2, r3
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	b29a      	uxth	r2, r3
 800a770:	2008      	movs	r0, #8
 800a772:	183b      	adds	r3, r7, r0
 800a774:	49bd      	ldr	r1, [pc, #756]	@ (800aa6c <USB_DeactivateEndpoint+0x370>)
 800a776:	400a      	ands	r2, r1
 800a778:	801a      	strh	r2, [r3, #0]
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	18d3      	adds	r3, r2, r3
 800a784:	183a      	adds	r2, r7, r0
 800a786:	8812      	ldrh	r2, [r2, #0]
 800a788:	49b9      	ldr	r1, [pc, #740]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800a78a:	430a      	orrs	r2, r1
 800a78c:	b292      	uxth	r2, r2
 800a78e:	801a      	strh	r2, [r3, #0]
 800a790:	e163      	b.n	800aa5a <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	18d2      	adds	r2, r2, r3
 800a79c:	2112      	movs	r1, #18
 800a79e:	187b      	adds	r3, r7, r1
 800a7a0:	8812      	ldrh	r2, [r2, #0]
 800a7a2:	801a      	strh	r2, [r3, #0]
 800a7a4:	187b      	adds	r3, r7, r1
 800a7a6:	881a      	ldrh	r2, [r3, #0]
 800a7a8:	2380      	movs	r3, #128	@ 0x80
 800a7aa:	01db      	lsls	r3, r3, #7
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	d016      	beq.n	800a7de <USB_DeactivateEndpoint+0xe2>
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	18d3      	adds	r3, r2, r3
 800a7ba:	881b      	ldrh	r3, [r3, #0]
 800a7bc:	b29a      	uxth	r2, r3
 800a7be:	2010      	movs	r0, #16
 800a7c0:	183b      	adds	r3, r7, r0
 800a7c2:	49a8      	ldr	r1, [pc, #672]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a7c4:	400a      	ands	r2, r1
 800a7c6:	801a      	strh	r2, [r3, #0]
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	18d3      	adds	r3, r2, r3
 800a7d2:	183a      	adds	r2, r7, r0
 800a7d4:	8812      	ldrh	r2, [r2, #0]
 800a7d6:	49a7      	ldr	r1, [pc, #668]	@ (800aa74 <USB_DeactivateEndpoint+0x378>)
 800a7d8:	430a      	orrs	r2, r1
 800a7da:	b292      	uxth	r2, r2
 800a7dc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	781b      	ldrb	r3, [r3, #0]
 800a7e4:	009b      	lsls	r3, r3, #2
 800a7e6:	18d3      	adds	r3, r2, r3
 800a7e8:	881b      	ldrh	r3, [r3, #0]
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	200e      	movs	r0, #14
 800a7ee:	183b      	adds	r3, r7, r0
 800a7f0:	49a1      	ldr	r1, [pc, #644]	@ (800aa78 <USB_DeactivateEndpoint+0x37c>)
 800a7f2:	400a      	ands	r2, r1
 800a7f4:	801a      	strh	r2, [r3, #0]
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	009b      	lsls	r3, r3, #2
 800a7fe:	18d3      	adds	r3, r2, r3
 800a800:	183a      	adds	r2, r7, r0
 800a802:	8812      	ldrh	r2, [r2, #0]
 800a804:	499a      	ldr	r1, [pc, #616]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800a806:	430a      	orrs	r2, r1
 800a808:	b292      	uxth	r2, r2
 800a80a:	801a      	strh	r2, [r3, #0]
 800a80c:	e125      	b.n	800aa5a <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	785b      	ldrb	r3, [r3, #1]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d000      	beq.n	800a818 <USB_DeactivateEndpoint+0x11c>
 800a816:	e090      	b.n	800a93a <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	781b      	ldrb	r3, [r3, #0]
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	18d2      	adds	r2, r2, r3
 800a822:	2120      	movs	r1, #32
 800a824:	187b      	adds	r3, r7, r1
 800a826:	8812      	ldrh	r2, [r2, #0]
 800a828:	801a      	strh	r2, [r3, #0]
 800a82a:	187b      	adds	r3, r7, r1
 800a82c:	881a      	ldrh	r2, [r3, #0]
 800a82e:	2380      	movs	r3, #128	@ 0x80
 800a830:	01db      	lsls	r3, r3, #7
 800a832:	4013      	ands	r3, r2
 800a834:	d016      	beq.n	800a864 <USB_DeactivateEndpoint+0x168>
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	18d3      	adds	r3, r2, r3
 800a840:	881b      	ldrh	r3, [r3, #0]
 800a842:	b29a      	uxth	r2, r3
 800a844:	201e      	movs	r0, #30
 800a846:	183b      	adds	r3, r7, r0
 800a848:	4986      	ldr	r1, [pc, #536]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a84a:	400a      	ands	r2, r1
 800a84c:	801a      	strh	r2, [r3, #0]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	18d3      	adds	r3, r2, r3
 800a858:	183a      	adds	r2, r7, r0
 800a85a:	8812      	ldrh	r2, [r2, #0]
 800a85c:	4985      	ldr	r1, [pc, #532]	@ (800aa74 <USB_DeactivateEndpoint+0x378>)
 800a85e:	430a      	orrs	r2, r1
 800a860:	b292      	uxth	r2, r2
 800a862:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a864:	687a      	ldr	r2, [r7, #4]
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	18d2      	adds	r2, r2, r3
 800a86e:	211c      	movs	r1, #28
 800a870:	187b      	adds	r3, r7, r1
 800a872:	8812      	ldrh	r2, [r2, #0]
 800a874:	801a      	strh	r2, [r3, #0]
 800a876:	187b      	adds	r3, r7, r1
 800a878:	881b      	ldrh	r3, [r3, #0]
 800a87a:	2240      	movs	r2, #64	@ 0x40
 800a87c:	4013      	ands	r3, r2
 800a87e:	d016      	beq.n	800a8ae <USB_DeactivateEndpoint+0x1b2>
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	18d3      	adds	r3, r2, r3
 800a88a:	881b      	ldrh	r3, [r3, #0]
 800a88c:	b29a      	uxth	r2, r3
 800a88e:	201a      	movs	r0, #26
 800a890:	183b      	adds	r3, r7, r0
 800a892:	4974      	ldr	r1, [pc, #464]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a894:	400a      	ands	r2, r1
 800a896:	801a      	strh	r2, [r3, #0]
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	781b      	ldrb	r3, [r3, #0]
 800a89e:	009b      	lsls	r3, r3, #2
 800a8a0:	18d3      	adds	r3, r2, r3
 800a8a2:	183a      	adds	r2, r7, r0
 800a8a4:	8812      	ldrh	r2, [r2, #0]
 800a8a6:	4970      	ldr	r1, [pc, #448]	@ (800aa68 <USB_DeactivateEndpoint+0x36c>)
 800a8a8:	430a      	orrs	r2, r1
 800a8aa:	b292      	uxth	r2, r2
 800a8ac:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	18d3      	adds	r3, r2, r3
 800a8b8:	881b      	ldrh	r3, [r3, #0]
 800a8ba:	b29a      	uxth	r2, r3
 800a8bc:	2018      	movs	r0, #24
 800a8be:	183b      	adds	r3, r7, r0
 800a8c0:	4968      	ldr	r1, [pc, #416]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a8c2:	400a      	ands	r2, r1
 800a8c4:	801a      	strh	r2, [r3, #0]
 800a8c6:	687a      	ldr	r2, [r7, #4]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	18d3      	adds	r3, r2, r3
 800a8d0:	183a      	adds	r2, r7, r0
 800a8d2:	8812      	ldrh	r2, [r2, #0]
 800a8d4:	4964      	ldr	r1, [pc, #400]	@ (800aa68 <USB_DeactivateEndpoint+0x36c>)
 800a8d6:	430a      	orrs	r2, r1
 800a8d8:	b292      	uxth	r2, r2
 800a8da:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	009b      	lsls	r3, r3, #2
 800a8e4:	18d3      	adds	r3, r2, r3
 800a8e6:	881b      	ldrh	r3, [r3, #0]
 800a8e8:	b29a      	uxth	r2, r3
 800a8ea:	2016      	movs	r0, #22
 800a8ec:	183b      	adds	r3, r7, r0
 800a8ee:	4962      	ldr	r1, [pc, #392]	@ (800aa78 <USB_DeactivateEndpoint+0x37c>)
 800a8f0:	400a      	ands	r2, r1
 800a8f2:	801a      	strh	r2, [r3, #0]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	18d3      	adds	r3, r2, r3
 800a8fe:	183a      	adds	r2, r7, r0
 800a900:	8812      	ldrh	r2, [r2, #0]
 800a902:	495b      	ldr	r1, [pc, #364]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800a904:	430a      	orrs	r2, r1
 800a906:	b292      	uxth	r2, r2
 800a908:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a90a:	687a      	ldr	r2, [r7, #4]
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	18d3      	adds	r3, r2, r3
 800a914:	881b      	ldrh	r3, [r3, #0]
 800a916:	b29a      	uxth	r2, r3
 800a918:	2014      	movs	r0, #20
 800a91a:	183b      	adds	r3, r7, r0
 800a91c:	4953      	ldr	r1, [pc, #332]	@ (800aa6c <USB_DeactivateEndpoint+0x370>)
 800a91e:	400a      	ands	r2, r1
 800a920:	801a      	strh	r2, [r3, #0]
 800a922:	687a      	ldr	r2, [r7, #4]
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	009b      	lsls	r3, r3, #2
 800a92a:	18d3      	adds	r3, r2, r3
 800a92c:	183a      	adds	r2, r7, r0
 800a92e:	8812      	ldrh	r2, [r2, #0]
 800a930:	494f      	ldr	r1, [pc, #316]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800a932:	430a      	orrs	r2, r1
 800a934:	b292      	uxth	r2, r2
 800a936:	801a      	strh	r2, [r3, #0]
 800a938:	e08f      	b.n	800aa5a <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	781b      	ldrb	r3, [r3, #0]
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	18d2      	adds	r2, r2, r3
 800a944:	212e      	movs	r1, #46	@ 0x2e
 800a946:	187b      	adds	r3, r7, r1
 800a948:	8812      	ldrh	r2, [r2, #0]
 800a94a:	801a      	strh	r2, [r3, #0]
 800a94c:	187b      	adds	r3, r7, r1
 800a94e:	881a      	ldrh	r2, [r3, #0]
 800a950:	2380      	movs	r3, #128	@ 0x80
 800a952:	01db      	lsls	r3, r3, #7
 800a954:	4013      	ands	r3, r2
 800a956:	d016      	beq.n	800a986 <USB_DeactivateEndpoint+0x28a>
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	18d3      	adds	r3, r2, r3
 800a962:	881b      	ldrh	r3, [r3, #0]
 800a964:	b29a      	uxth	r2, r3
 800a966:	202c      	movs	r0, #44	@ 0x2c
 800a968:	183b      	adds	r3, r7, r0
 800a96a:	493e      	ldr	r1, [pc, #248]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a96c:	400a      	ands	r2, r1
 800a96e:	801a      	strh	r2, [r3, #0]
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	18d3      	adds	r3, r2, r3
 800a97a:	183a      	adds	r2, r7, r0
 800a97c:	8812      	ldrh	r2, [r2, #0]
 800a97e:	493d      	ldr	r1, [pc, #244]	@ (800aa74 <USB_DeactivateEndpoint+0x378>)
 800a980:	430a      	orrs	r2, r1
 800a982:	b292      	uxth	r2, r2
 800a984:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	18d2      	adds	r2, r2, r3
 800a990:	212a      	movs	r1, #42	@ 0x2a
 800a992:	187b      	adds	r3, r7, r1
 800a994:	8812      	ldrh	r2, [r2, #0]
 800a996:	801a      	strh	r2, [r3, #0]
 800a998:	187b      	adds	r3, r7, r1
 800a99a:	881b      	ldrh	r3, [r3, #0]
 800a99c:	2240      	movs	r2, #64	@ 0x40
 800a99e:	4013      	ands	r3, r2
 800a9a0:	d016      	beq.n	800a9d0 <USB_DeactivateEndpoint+0x2d4>
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	18d3      	adds	r3, r2, r3
 800a9ac:	881b      	ldrh	r3, [r3, #0]
 800a9ae:	b29a      	uxth	r2, r3
 800a9b0:	2028      	movs	r0, #40	@ 0x28
 800a9b2:	183b      	adds	r3, r7, r0
 800a9b4:	492b      	ldr	r1, [pc, #172]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a9b6:	400a      	ands	r2, r1
 800a9b8:	801a      	strh	r2, [r3, #0]
 800a9ba:	687a      	ldr	r2, [r7, #4]
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	18d3      	adds	r3, r2, r3
 800a9c4:	183a      	adds	r2, r7, r0
 800a9c6:	8812      	ldrh	r2, [r2, #0]
 800a9c8:	4927      	ldr	r1, [pc, #156]	@ (800aa68 <USB_DeactivateEndpoint+0x36c>)
 800a9ca:	430a      	orrs	r2, r1
 800a9cc:	b292      	uxth	r2, r2
 800a9ce:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	18d3      	adds	r3, r2, r3
 800a9da:	881b      	ldrh	r3, [r3, #0]
 800a9dc:	b29a      	uxth	r2, r3
 800a9de:	2026      	movs	r0, #38	@ 0x26
 800a9e0:	183b      	adds	r3, r7, r0
 800a9e2:	4920      	ldr	r1, [pc, #128]	@ (800aa64 <USB_DeactivateEndpoint+0x368>)
 800a9e4:	400a      	ands	r2, r1
 800a9e6:	801a      	strh	r2, [r3, #0]
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	18d3      	adds	r3, r2, r3
 800a9f2:	183a      	adds	r2, r7, r0
 800a9f4:	8812      	ldrh	r2, [r2, #0]
 800a9f6:	491f      	ldr	r1, [pc, #124]	@ (800aa74 <USB_DeactivateEndpoint+0x378>)
 800a9f8:	430a      	orrs	r2, r1
 800a9fa:	b292      	uxth	r2, r2
 800a9fc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	009b      	lsls	r3, r3, #2
 800aa06:	18d3      	adds	r3, r2, r3
 800aa08:	881b      	ldrh	r3, [r3, #0]
 800aa0a:	b29a      	uxth	r2, r3
 800aa0c:	2024      	movs	r0, #36	@ 0x24
 800aa0e:	183b      	adds	r3, r7, r0
 800aa10:	4916      	ldr	r1, [pc, #88]	@ (800aa6c <USB_DeactivateEndpoint+0x370>)
 800aa12:	400a      	ands	r2, r1
 800aa14:	801a      	strh	r2, [r3, #0]
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	18d3      	adds	r3, r2, r3
 800aa20:	183a      	adds	r2, r7, r0
 800aa22:	8812      	ldrh	r2, [r2, #0]
 800aa24:	4912      	ldr	r1, [pc, #72]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800aa26:	430a      	orrs	r2, r1
 800aa28:	b292      	uxth	r2, r2
 800aa2a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	18d3      	adds	r3, r2, r3
 800aa36:	881b      	ldrh	r3, [r3, #0]
 800aa38:	b29a      	uxth	r2, r3
 800aa3a:	2022      	movs	r0, #34	@ 0x22
 800aa3c:	183b      	adds	r3, r7, r0
 800aa3e:	490e      	ldr	r1, [pc, #56]	@ (800aa78 <USB_DeactivateEndpoint+0x37c>)
 800aa40:	400a      	ands	r2, r1
 800aa42:	801a      	strh	r2, [r3, #0]
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	18d3      	adds	r3, r2, r3
 800aa4e:	183a      	adds	r2, r7, r0
 800aa50:	8812      	ldrh	r2, [r2, #0]
 800aa52:	4907      	ldr	r1, [pc, #28]	@ (800aa70 <USB_DeactivateEndpoint+0x374>)
 800aa54:	430a      	orrs	r2, r1
 800aa56:	b292      	uxth	r2, r2
 800aa58:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800aa5a:	2300      	movs	r3, #0
}
 800aa5c:	0018      	movs	r0, r3
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	b00c      	add	sp, #48	@ 0x30
 800aa62:	bd80      	pop	{r7, pc}
 800aa64:	ffff8f8f 	.word	0xffff8f8f
 800aa68:	ffff80c0 	.word	0xffff80c0
 800aa6c:	ffff8fbf 	.word	0xffff8fbf
 800aa70:	ffff8080 	.word	0xffff8080
 800aa74:	ffffc080 	.word	0xffffc080
 800aa78:	ffffbf8f 	.word	0xffffbf8f

0800aa7c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aa7c:	b590      	push	{r4, r7, lr}
 800aa7e:	b0c3      	sub	sp, #268	@ 0x10c
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	785b      	ldrb	r3, [r3, #1]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d001      	beq.n	800aa92 <USB_EPStartXfer+0x16>
 800aa8e:	f000 fd2d 	bl	800b4ec <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	699a      	ldr	r2, [r3, #24]
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	691b      	ldr	r3, [r3, #16]
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d905      	bls.n	800aaaa <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	691b      	ldr	r3, [r3, #16]
 800aaa2:	1d7a      	adds	r2, r7, #5
 800aaa4:	32ff      	adds	r2, #255	@ 0xff
 800aaa6:	6013      	str	r3, [r2, #0]
 800aaa8:	e004      	b.n	800aab4 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	699b      	ldr	r3, [r3, #24]
 800aaae:	1d7a      	adds	r2, r7, #5
 800aab0:	32ff      	adds	r2, #255	@ 0xff
 800aab2:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	7b1b      	ldrb	r3, [r3, #12]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d125      	bne.n	800ab08 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	6959      	ldr	r1, [r3, #20]
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	88da      	ldrh	r2, [r3, #6]
 800aac4:	1d7b      	adds	r3, r7, #5
 800aac6:	33ff      	adds	r3, #255	@ 0xff
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f001 fa3f 	bl	800bf50 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	613b      	str	r3, [r7, #16]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2250      	movs	r2, #80	@ 0x50
 800aada:	5a9b      	ldrh	r3, [r3, r2]
 800aadc:	b29b      	uxth	r3, r3
 800aade:	001a      	movs	r2, r3
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	189b      	adds	r3, r3, r2
 800aae4:	613b      	str	r3, [r7, #16]
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	00da      	lsls	r2, r3, #3
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	18d3      	adds	r3, r2, r3
 800aaf0:	4ad7      	ldr	r2, [pc, #860]	@ (800ae50 <USB_EPStartXfer+0x3d4>)
 800aaf2:	4694      	mov	ip, r2
 800aaf4:	4463      	add	r3, ip
 800aaf6:	60fb      	str	r3, [r7, #12]
 800aaf8:	1d7b      	adds	r3, r7, #5
 800aafa:	33ff      	adds	r3, #255	@ 0xff
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	b29a      	uxth	r2, r3
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	801a      	strh	r2, [r3, #0]
 800ab04:	f000 fccd 	bl	800b4a2 <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	78db      	ldrb	r3, [r3, #3]
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d000      	beq.n	800ab12 <USB_EPStartXfer+0x96>
 800ab10:	e362      	b.n	800b1d8 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	6a1a      	ldr	r2, [r3, #32]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d800      	bhi.n	800ab20 <USB_EPStartXfer+0xa4>
 800ab1e:	e309      	b.n	800b134 <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ab20:	687a      	ldr	r2, [r7, #4]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	18d3      	adds	r3, r2, r3
 800ab2a:	881b      	ldrh	r3, [r3, #0]
 800ab2c:	b29a      	uxth	r2, r3
 800ab2e:	2056      	movs	r0, #86	@ 0x56
 800ab30:	183b      	adds	r3, r7, r0
 800ab32:	49c8      	ldr	r1, [pc, #800]	@ (800ae54 <USB_EPStartXfer+0x3d8>)
 800ab34:	400a      	ands	r2, r1
 800ab36:	801a      	strh	r2, [r3, #0]
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	18d3      	adds	r3, r2, r3
 800ab42:	183a      	adds	r2, r7, r0
 800ab44:	8812      	ldrh	r2, [r2, #0]
 800ab46:	49c4      	ldr	r1, [pc, #784]	@ (800ae58 <USB_EPStartXfer+0x3dc>)
 800ab48:	430a      	orrs	r2, r1
 800ab4a:	b292      	uxth	r2, r2
 800ab4c:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	6a1a      	ldr	r2, [r3, #32]
 800ab52:	1d7b      	adds	r3, r7, #5
 800ab54:	33ff      	adds	r3, #255	@ 0xff
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	1ad2      	subs	r2, r2, r3
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	18d3      	adds	r3, r2, r3
 800ab68:	881b      	ldrh	r3, [r3, #0]
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	001a      	movs	r2, r3
 800ab6e:	2340      	movs	r3, #64	@ 0x40
 800ab70:	4013      	ands	r3, r2
 800ab72:	d100      	bne.n	800ab76 <USB_EPStartXfer+0xfa>
 800ab74:	e176      	b.n	800ae64 <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	785b      	ldrb	r3, [r3, #1]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d000      	beq.n	800ab84 <USB_EPStartXfer+0x108>
 800ab82:	e074      	b.n	800ac6e <USB_EPStartXfer+0x1f2>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2250      	movs	r2, #80	@ 0x50
 800ab8c:	5a9b      	ldrh	r3, [r3, r2]
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	001a      	movs	r2, r3
 800ab92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab94:	189b      	adds	r3, r3, r2
 800ab96:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	00da      	lsls	r2, r3, #3
 800ab9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba0:	18d3      	adds	r3, r2, r3
 800aba2:	4aae      	ldr	r2, [pc, #696]	@ (800ae5c <USB_EPStartXfer+0x3e0>)
 800aba4:	4694      	mov	ip, r2
 800aba6:	4463      	add	r3, ip
 800aba8:	627b      	str	r3, [r7, #36]	@ 0x24
 800abaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abac:	881b      	ldrh	r3, [r3, #0]
 800abae:	b29b      	uxth	r3, r3
 800abb0:	059b      	lsls	r3, r3, #22
 800abb2:	0d9b      	lsrs	r3, r3, #22
 800abb4:	b29a      	uxth	r2, r3
 800abb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb8:	801a      	strh	r2, [r3, #0]
 800abba:	1d7b      	adds	r3, r7, #5
 800abbc:	33ff      	adds	r3, #255	@ 0xff
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d108      	bne.n	800abd6 <USB_EPStartXfer+0x15a>
 800abc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc6:	881b      	ldrh	r3, [r3, #0]
 800abc8:	b29b      	uxth	r3, r3
 800abca:	4aa5      	ldr	r2, [pc, #660]	@ (800ae60 <USB_EPStartXfer+0x3e4>)
 800abcc:	4313      	orrs	r3, r2
 800abce:	b29a      	uxth	r2, r3
 800abd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd2:	801a      	strh	r2, [r3, #0]
 800abd4:	e066      	b.n	800aca4 <USB_EPStartXfer+0x228>
 800abd6:	1d7b      	adds	r3, r7, #5
 800abd8:	33ff      	adds	r3, #255	@ 0xff
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	2b3e      	cmp	r3, #62	@ 0x3e
 800abde:	d821      	bhi.n	800ac24 <USB_EPStartXfer+0x1a8>
 800abe0:	1d7b      	adds	r3, r7, #5
 800abe2:	33ff      	adds	r3, #255	@ 0xff
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	085b      	lsrs	r3, r3, #1
 800abe8:	1c7a      	adds	r2, r7, #1
 800abea:	32ff      	adds	r2, #255	@ 0xff
 800abec:	6013      	str	r3, [r2, #0]
 800abee:	1d7b      	adds	r3, r7, #5
 800abf0:	33ff      	adds	r3, #255	@ 0xff
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	2201      	movs	r2, #1
 800abf6:	4013      	ands	r3, r2
 800abf8:	d006      	beq.n	800ac08 <USB_EPStartXfer+0x18c>
 800abfa:	1c7b      	adds	r3, r7, #1
 800abfc:	33ff      	adds	r3, #255	@ 0xff
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	3301      	adds	r3, #1
 800ac02:	1c7a      	adds	r2, r7, #1
 800ac04:	32ff      	adds	r2, #255	@ 0xff
 800ac06:	6013      	str	r3, [r2, #0]
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	881b      	ldrh	r3, [r3, #0]
 800ac0c:	b29a      	uxth	r2, r3
 800ac0e:	1c7b      	adds	r3, r7, #1
 800ac10:	33ff      	adds	r3, #255	@ 0xff
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	029b      	lsls	r3, r3, #10
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	b29a      	uxth	r2, r3
 800ac1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac20:	801a      	strh	r2, [r3, #0]
 800ac22:	e03f      	b.n	800aca4 <USB_EPStartXfer+0x228>
 800ac24:	1d7b      	adds	r3, r7, #5
 800ac26:	33ff      	adds	r3, #255	@ 0xff
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	095b      	lsrs	r3, r3, #5
 800ac2c:	1c7a      	adds	r2, r7, #1
 800ac2e:	32ff      	adds	r2, #255	@ 0xff
 800ac30:	6013      	str	r3, [r2, #0]
 800ac32:	1d7b      	adds	r3, r7, #5
 800ac34:	33ff      	adds	r3, #255	@ 0xff
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	221f      	movs	r2, #31
 800ac3a:	4013      	ands	r3, r2
 800ac3c:	d106      	bne.n	800ac4c <USB_EPStartXfer+0x1d0>
 800ac3e:	1c7b      	adds	r3, r7, #1
 800ac40:	33ff      	adds	r3, #255	@ 0xff
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	3b01      	subs	r3, #1
 800ac46:	1c7a      	adds	r2, r7, #1
 800ac48:	32ff      	adds	r2, #255	@ 0xff
 800ac4a:	6013      	str	r3, [r2, #0]
 800ac4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac4e:	881b      	ldrh	r3, [r3, #0]
 800ac50:	b29a      	uxth	r2, r3
 800ac52:	1c7b      	adds	r3, r7, #1
 800ac54:	33ff      	adds	r3, #255	@ 0xff
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	029b      	lsls	r3, r3, #10
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	4a7f      	ldr	r2, [pc, #508]	@ (800ae60 <USB_EPStartXfer+0x3e4>)
 800ac64:	4313      	orrs	r3, r2
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6a:	801a      	strh	r2, [r3, #0]
 800ac6c:	e01a      	b.n	800aca4 <USB_EPStartXfer+0x228>
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	785b      	ldrb	r3, [r3, #1]
 800ac72:	2b01      	cmp	r3, #1
 800ac74:	d116      	bne.n	800aca4 <USB_EPStartXfer+0x228>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2250      	movs	r2, #80	@ 0x50
 800ac7a:	5a9b      	ldrh	r3, [r3, r2]
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	001a      	movs	r2, r3
 800ac80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac82:	189b      	adds	r3, r3, r2
 800ac84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	00da      	lsls	r2, r3, #3
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8e:	18d3      	adds	r3, r2, r3
 800ac90:	4a72      	ldr	r2, [pc, #456]	@ (800ae5c <USB_EPStartXfer+0x3e0>)
 800ac92:	4694      	mov	ip, r2
 800ac94:	4463      	add	r3, ip
 800ac96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac98:	1d7b      	adds	r3, r7, #5
 800ac9a:	33ff      	adds	r3, #255	@ 0xff
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	b29a      	uxth	r2, r3
 800aca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aca2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800aca4:	2076      	movs	r0, #118	@ 0x76
 800aca6:	183b      	adds	r3, r7, r0
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	8952      	ldrh	r2, [r2, #10]
 800acac:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	6959      	ldr	r1, [r3, #20]
 800acb2:	1d7b      	adds	r3, r7, #5
 800acb4:	33ff      	adds	r3, #255	@ 0xff
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	b29c      	uxth	r4, r3
 800acba:	183b      	adds	r3, r7, r0
 800acbc:	881a      	ldrh	r2, [r3, #0]
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	0023      	movs	r3, r4
 800acc2:	f001 f945 	bl	800bf50 <USB_WritePMA>
            ep->xfer_buff += len;
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	695a      	ldr	r2, [r3, #20]
 800acca:	1d7b      	adds	r3, r7, #5
 800accc:	33ff      	adds	r3, #255	@ 0xff
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	18d2      	adds	r2, r2, r3
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	6a1a      	ldr	r2, [r3, #32]
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d908      	bls.n	800acf4 <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	6a1a      	ldr	r2, [r3, #32]
 800ace6:	1d7b      	adds	r3, r7, #5
 800ace8:	33ff      	adds	r3, #255	@ 0xff
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	1ad2      	subs	r2, r2, r3
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	621a      	str	r2, [r3, #32]
 800acf2:	e007      	b.n	800ad04 <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	6a1b      	ldr	r3, [r3, #32]
 800acf8:	1d7a      	adds	r2, r7, #5
 800acfa:	32ff      	adds	r2, #255	@ 0xff
 800acfc:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	2200      	movs	r2, #0
 800ad02:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	785b      	ldrb	r3, [r3, #1]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d000      	beq.n	800ad0e <USB_EPStartXfer+0x292>
 800ad0c:	e070      	b.n	800adf0 <USB_EPStartXfer+0x374>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	61bb      	str	r3, [r7, #24]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2250      	movs	r2, #80	@ 0x50
 800ad16:	5a9b      	ldrh	r3, [r3, r2]
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	001a      	movs	r2, r3
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	189b      	adds	r3, r3, r2
 800ad20:	61bb      	str	r3, [r7, #24]
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	00da      	lsls	r2, r3, #3
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	18d3      	adds	r3, r2, r3
 800ad2c:	4a48      	ldr	r2, [pc, #288]	@ (800ae50 <USB_EPStartXfer+0x3d4>)
 800ad2e:	4694      	mov	ip, r2
 800ad30:	4463      	add	r3, ip
 800ad32:	617b      	str	r3, [r7, #20]
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	881b      	ldrh	r3, [r3, #0]
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	059b      	lsls	r3, r3, #22
 800ad3c:	0d9b      	lsrs	r3, r3, #22
 800ad3e:	b29a      	uxth	r2, r3
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	801a      	strh	r2, [r3, #0]
 800ad44:	1d7b      	adds	r3, r7, #5
 800ad46:	33ff      	adds	r3, #255	@ 0xff
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d108      	bne.n	800ad60 <USB_EPStartXfer+0x2e4>
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	881b      	ldrh	r3, [r3, #0]
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	4a42      	ldr	r2, [pc, #264]	@ (800ae60 <USB_EPStartXfer+0x3e4>)
 800ad56:	4313      	orrs	r3, r2
 800ad58:	b29a      	uxth	r2, r3
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	801a      	strh	r2, [r3, #0]
 800ad5e:	e064      	b.n	800ae2a <USB_EPStartXfer+0x3ae>
 800ad60:	1d7b      	adds	r3, r7, #5
 800ad62:	33ff      	adds	r3, #255	@ 0xff
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad68:	d81f      	bhi.n	800adaa <USB_EPStartXfer+0x32e>
 800ad6a:	1d7b      	adds	r3, r7, #5
 800ad6c:	33ff      	adds	r3, #255	@ 0xff
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	085b      	lsrs	r3, r3, #1
 800ad72:	21fc      	movs	r1, #252	@ 0xfc
 800ad74:	187a      	adds	r2, r7, r1
 800ad76:	6013      	str	r3, [r2, #0]
 800ad78:	1d7b      	adds	r3, r7, #5
 800ad7a:	33ff      	adds	r3, #255	@ 0xff
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	4013      	ands	r3, r2
 800ad82:	d004      	beq.n	800ad8e <USB_EPStartXfer+0x312>
 800ad84:	187b      	adds	r3, r7, r1
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	187a      	adds	r2, r7, r1
 800ad8c:	6013      	str	r3, [r2, #0]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	881b      	ldrh	r3, [r3, #0]
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	23fc      	movs	r3, #252	@ 0xfc
 800ad96:	18fb      	adds	r3, r7, r3
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	029b      	lsls	r3, r3, #10
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	4313      	orrs	r3, r2
 800ada2:	b29a      	uxth	r2, r3
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	801a      	strh	r2, [r3, #0]
 800ada8:	e03f      	b.n	800ae2a <USB_EPStartXfer+0x3ae>
 800adaa:	1d7b      	adds	r3, r7, #5
 800adac:	33ff      	adds	r3, #255	@ 0xff
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	095b      	lsrs	r3, r3, #5
 800adb2:	21fc      	movs	r1, #252	@ 0xfc
 800adb4:	187a      	adds	r2, r7, r1
 800adb6:	6013      	str	r3, [r2, #0]
 800adb8:	1d7b      	adds	r3, r7, #5
 800adba:	33ff      	adds	r3, #255	@ 0xff
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	221f      	movs	r2, #31
 800adc0:	4013      	ands	r3, r2
 800adc2:	d104      	bne.n	800adce <USB_EPStartXfer+0x352>
 800adc4:	187b      	adds	r3, r7, r1
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3b01      	subs	r3, #1
 800adca:	187a      	adds	r2, r7, r1
 800adcc:	6013      	str	r3, [r2, #0]
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	881b      	ldrh	r3, [r3, #0]
 800add2:	b29a      	uxth	r2, r3
 800add4:	23fc      	movs	r3, #252	@ 0xfc
 800add6:	18fb      	adds	r3, r7, r3
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	b29b      	uxth	r3, r3
 800addc:	029b      	lsls	r3, r3, #10
 800adde:	b29b      	uxth	r3, r3
 800ade0:	4313      	orrs	r3, r2
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	4a1e      	ldr	r2, [pc, #120]	@ (800ae60 <USB_EPStartXfer+0x3e4>)
 800ade6:	4313      	orrs	r3, r2
 800ade8:	b29a      	uxth	r2, r3
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	801a      	strh	r2, [r3, #0]
 800adee:	e01c      	b.n	800ae2a <USB_EPStartXfer+0x3ae>
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	785b      	ldrb	r3, [r3, #1]
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d118      	bne.n	800ae2a <USB_EPStartXfer+0x3ae>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	623b      	str	r3, [r7, #32]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2250      	movs	r2, #80	@ 0x50
 800ae00:	5a9b      	ldrh	r3, [r3, r2]
 800ae02:	b29b      	uxth	r3, r3
 800ae04:	001a      	movs	r2, r3
 800ae06:	6a3b      	ldr	r3, [r7, #32]
 800ae08:	189b      	adds	r3, r3, r2
 800ae0a:	623b      	str	r3, [r7, #32]
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	00da      	lsls	r2, r3, #3
 800ae12:	6a3b      	ldr	r3, [r7, #32]
 800ae14:	18d3      	adds	r3, r2, r3
 800ae16:	4a0e      	ldr	r2, [pc, #56]	@ (800ae50 <USB_EPStartXfer+0x3d4>)
 800ae18:	4694      	mov	ip, r2
 800ae1a:	4463      	add	r3, ip
 800ae1c:	61fb      	str	r3, [r7, #28]
 800ae1e:	1d7b      	adds	r3, r7, #5
 800ae20:	33ff      	adds	r3, #255	@ 0xff
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	b29a      	uxth	r2, r3
 800ae26:	69fb      	ldr	r3, [r7, #28]
 800ae28:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ae2a:	2076      	movs	r0, #118	@ 0x76
 800ae2c:	183b      	adds	r3, r7, r0
 800ae2e:	683a      	ldr	r2, [r7, #0]
 800ae30:	8912      	ldrh	r2, [r2, #8]
 800ae32:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	6959      	ldr	r1, [r3, #20]
 800ae38:	1d7b      	adds	r3, r7, #5
 800ae3a:	33ff      	adds	r3, #255	@ 0xff
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	b29c      	uxth	r4, r3
 800ae40:	183b      	adds	r3, r7, r0
 800ae42:	881a      	ldrh	r2, [r3, #0]
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	0023      	movs	r3, r4
 800ae48:	f001 f882 	bl	800bf50 <USB_WritePMA>
 800ae4c:	e329      	b.n	800b4a2 <USB_EPStartXfer+0xa26>
 800ae4e:	46c0      	nop			@ (mov r8, r8)
 800ae50:	00000402 	.word	0x00000402
 800ae54:	ffff8f8f 	.word	0xffff8f8f
 800ae58:	ffff8180 	.word	0xffff8180
 800ae5c:	00000406 	.word	0x00000406
 800ae60:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	785b      	ldrb	r3, [r3, #1]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d000      	beq.n	800ae6e <USB_EPStartXfer+0x3f2>
 800ae6c:	e070      	b.n	800af50 <USB_EPStartXfer+0x4d4>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2250      	movs	r2, #80	@ 0x50
 800ae76:	5a9b      	ldrh	r3, [r3, r2]
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	001a      	movs	r2, r3
 800ae7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae7e:	189b      	adds	r3, r3, r2
 800ae80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	00da      	lsls	r2, r3, #3
 800ae88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae8a:	18d3      	adds	r3, r2, r3
 800ae8c:	4acd      	ldr	r2, [pc, #820]	@ (800b1c4 <USB_EPStartXfer+0x748>)
 800ae8e:	4694      	mov	ip, r2
 800ae90:	4463      	add	r3, ip
 800ae92:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae96:	881b      	ldrh	r3, [r3, #0]
 800ae98:	b29b      	uxth	r3, r3
 800ae9a:	059b      	lsls	r3, r3, #22
 800ae9c:	0d9b      	lsrs	r3, r3, #22
 800ae9e:	b29a      	uxth	r2, r3
 800aea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aea2:	801a      	strh	r2, [r3, #0]
 800aea4:	1d7b      	adds	r3, r7, #5
 800aea6:	33ff      	adds	r3, #255	@ 0xff
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d108      	bne.n	800aec0 <USB_EPStartXfer+0x444>
 800aeae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeb0:	881b      	ldrh	r3, [r3, #0]
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	4ac4      	ldr	r2, [pc, #784]	@ (800b1c8 <USB_EPStartXfer+0x74c>)
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aebc:	801a      	strh	r2, [r3, #0]
 800aebe:	e064      	b.n	800af8a <USB_EPStartXfer+0x50e>
 800aec0:	1d7b      	adds	r3, r7, #5
 800aec2:	33ff      	adds	r3, #255	@ 0xff
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b3e      	cmp	r3, #62	@ 0x3e
 800aec8:	d81f      	bhi.n	800af0a <USB_EPStartXfer+0x48e>
 800aeca:	1d7b      	adds	r3, r7, #5
 800aecc:	33ff      	adds	r3, #255	@ 0xff
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	085b      	lsrs	r3, r3, #1
 800aed2:	21f8      	movs	r1, #248	@ 0xf8
 800aed4:	187a      	adds	r2, r7, r1
 800aed6:	6013      	str	r3, [r2, #0]
 800aed8:	1d7b      	adds	r3, r7, #5
 800aeda:	33ff      	adds	r3, #255	@ 0xff
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2201      	movs	r2, #1
 800aee0:	4013      	ands	r3, r2
 800aee2:	d004      	beq.n	800aeee <USB_EPStartXfer+0x472>
 800aee4:	187b      	adds	r3, r7, r1
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3301      	adds	r3, #1
 800aeea:	187a      	adds	r2, r7, r1
 800aeec:	6013      	str	r3, [r2, #0]
 800aeee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aef0:	881b      	ldrh	r3, [r3, #0]
 800aef2:	b29a      	uxth	r2, r3
 800aef4:	23f8      	movs	r3, #248	@ 0xf8
 800aef6:	18fb      	adds	r3, r7, r3
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	b29b      	uxth	r3, r3
 800aefc:	029b      	lsls	r3, r3, #10
 800aefe:	b29b      	uxth	r3, r3
 800af00:	4313      	orrs	r3, r2
 800af02:	b29a      	uxth	r2, r3
 800af04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af06:	801a      	strh	r2, [r3, #0]
 800af08:	e03f      	b.n	800af8a <USB_EPStartXfer+0x50e>
 800af0a:	1d7b      	adds	r3, r7, #5
 800af0c:	33ff      	adds	r3, #255	@ 0xff
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	095b      	lsrs	r3, r3, #5
 800af12:	21f8      	movs	r1, #248	@ 0xf8
 800af14:	187a      	adds	r2, r7, r1
 800af16:	6013      	str	r3, [r2, #0]
 800af18:	1d7b      	adds	r3, r7, #5
 800af1a:	33ff      	adds	r3, #255	@ 0xff
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	221f      	movs	r2, #31
 800af20:	4013      	ands	r3, r2
 800af22:	d104      	bne.n	800af2e <USB_EPStartXfer+0x4b2>
 800af24:	187b      	adds	r3, r7, r1
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	3b01      	subs	r3, #1
 800af2a:	187a      	adds	r2, r7, r1
 800af2c:	6013      	str	r3, [r2, #0]
 800af2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af30:	881b      	ldrh	r3, [r3, #0]
 800af32:	b29a      	uxth	r2, r3
 800af34:	23f8      	movs	r3, #248	@ 0xf8
 800af36:	18fb      	adds	r3, r7, r3
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	b29b      	uxth	r3, r3
 800af3c:	029b      	lsls	r3, r3, #10
 800af3e:	b29b      	uxth	r3, r3
 800af40:	4313      	orrs	r3, r2
 800af42:	b29b      	uxth	r3, r3
 800af44:	4aa0      	ldr	r2, [pc, #640]	@ (800b1c8 <USB_EPStartXfer+0x74c>)
 800af46:	4313      	orrs	r3, r2
 800af48:	b29a      	uxth	r2, r3
 800af4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af4c:	801a      	strh	r2, [r3, #0]
 800af4e:	e01c      	b.n	800af8a <USB_EPStartXfer+0x50e>
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	785b      	ldrb	r3, [r3, #1]
 800af54:	2b01      	cmp	r3, #1
 800af56:	d118      	bne.n	800af8a <USB_EPStartXfer+0x50e>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	653b      	str	r3, [r7, #80]	@ 0x50
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2250      	movs	r2, #80	@ 0x50
 800af60:	5a9b      	ldrh	r3, [r3, r2]
 800af62:	b29b      	uxth	r3, r3
 800af64:	001a      	movs	r2, r3
 800af66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af68:	189b      	adds	r3, r3, r2
 800af6a:	653b      	str	r3, [r7, #80]	@ 0x50
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	781b      	ldrb	r3, [r3, #0]
 800af70:	00da      	lsls	r2, r3, #3
 800af72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af74:	18d3      	adds	r3, r2, r3
 800af76:	4a93      	ldr	r2, [pc, #588]	@ (800b1c4 <USB_EPStartXfer+0x748>)
 800af78:	4694      	mov	ip, r2
 800af7a:	4463      	add	r3, ip
 800af7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af7e:	1d7b      	adds	r3, r7, #5
 800af80:	33ff      	adds	r3, #255	@ 0xff
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	b29a      	uxth	r2, r3
 800af86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af88:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800af8a:	2076      	movs	r0, #118	@ 0x76
 800af8c:	183b      	adds	r3, r7, r0
 800af8e:	683a      	ldr	r2, [r7, #0]
 800af90:	8912      	ldrh	r2, [r2, #8]
 800af92:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	6959      	ldr	r1, [r3, #20]
 800af98:	1d7b      	adds	r3, r7, #5
 800af9a:	33ff      	adds	r3, #255	@ 0xff
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	b29c      	uxth	r4, r3
 800afa0:	183b      	adds	r3, r7, r0
 800afa2:	881a      	ldrh	r2, [r3, #0]
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	0023      	movs	r3, r4
 800afa8:	f000 ffd2 	bl	800bf50 <USB_WritePMA>
            ep->xfer_buff += len;
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	695a      	ldr	r2, [r3, #20]
 800afb0:	1d7b      	adds	r3, r7, #5
 800afb2:	33ff      	adds	r3, #255	@ 0xff
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	18d2      	adds	r2, r2, r3
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	6a1a      	ldr	r2, [r3, #32]
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	691b      	ldr	r3, [r3, #16]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d908      	bls.n	800afda <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	6a1a      	ldr	r2, [r3, #32]
 800afcc:	1d7b      	adds	r3, r7, #5
 800afce:	33ff      	adds	r3, #255	@ 0xff
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	1ad2      	subs	r2, r2, r3
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	621a      	str	r2, [r3, #32]
 800afd8:	e007      	b.n	800afea <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	1d7a      	adds	r2, r7, #5
 800afe0:	32ff      	adds	r2, #255	@ 0xff
 800afe2:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2200      	movs	r2, #0
 800afe8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	643b      	str	r3, [r7, #64]	@ 0x40
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	785b      	ldrb	r3, [r3, #1]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d000      	beq.n	800aff8 <USB_EPStartXfer+0x57c>
 800aff6:	e070      	b.n	800b0da <USB_EPStartXfer+0x65e>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2250      	movs	r2, #80	@ 0x50
 800b000:	5a9b      	ldrh	r3, [r3, r2]
 800b002:	b29b      	uxth	r3, r3
 800b004:	001a      	movs	r2, r3
 800b006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b008:	189b      	adds	r3, r3, r2
 800b00a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	781b      	ldrb	r3, [r3, #0]
 800b010:	00da      	lsls	r2, r3, #3
 800b012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b014:	18d3      	adds	r3, r2, r3
 800b016:	4a6d      	ldr	r2, [pc, #436]	@ (800b1cc <USB_EPStartXfer+0x750>)
 800b018:	4694      	mov	ip, r2
 800b01a:	4463      	add	r3, ip
 800b01c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b01e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b020:	881b      	ldrh	r3, [r3, #0]
 800b022:	b29b      	uxth	r3, r3
 800b024:	059b      	lsls	r3, r3, #22
 800b026:	0d9b      	lsrs	r3, r3, #22
 800b028:	b29a      	uxth	r2, r3
 800b02a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b02c:	801a      	strh	r2, [r3, #0]
 800b02e:	1d7b      	adds	r3, r7, #5
 800b030:	33ff      	adds	r3, #255	@ 0xff
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d108      	bne.n	800b04a <USB_EPStartXfer+0x5ce>
 800b038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b03a:	881b      	ldrh	r3, [r3, #0]
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	4a62      	ldr	r2, [pc, #392]	@ (800b1c8 <USB_EPStartXfer+0x74c>)
 800b040:	4313      	orrs	r3, r2
 800b042:	b29a      	uxth	r2, r3
 800b044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b046:	801a      	strh	r2, [r3, #0]
 800b048:	e062      	b.n	800b110 <USB_EPStartXfer+0x694>
 800b04a:	1d7b      	adds	r3, r7, #5
 800b04c:	33ff      	adds	r3, #255	@ 0xff
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b3e      	cmp	r3, #62	@ 0x3e
 800b052:	d81f      	bhi.n	800b094 <USB_EPStartXfer+0x618>
 800b054:	1d7b      	adds	r3, r7, #5
 800b056:	33ff      	adds	r3, #255	@ 0xff
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	085b      	lsrs	r3, r3, #1
 800b05c:	21f4      	movs	r1, #244	@ 0xf4
 800b05e:	187a      	adds	r2, r7, r1
 800b060:	6013      	str	r3, [r2, #0]
 800b062:	1d7b      	adds	r3, r7, #5
 800b064:	33ff      	adds	r3, #255	@ 0xff
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	2201      	movs	r2, #1
 800b06a:	4013      	ands	r3, r2
 800b06c:	d004      	beq.n	800b078 <USB_EPStartXfer+0x5fc>
 800b06e:	187b      	adds	r3, r7, r1
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	3301      	adds	r3, #1
 800b074:	187a      	adds	r2, r7, r1
 800b076:	6013      	str	r3, [r2, #0]
 800b078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b07a:	881b      	ldrh	r3, [r3, #0]
 800b07c:	b29a      	uxth	r2, r3
 800b07e:	23f4      	movs	r3, #244	@ 0xf4
 800b080:	18fb      	adds	r3, r7, r3
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	b29b      	uxth	r3, r3
 800b086:	029b      	lsls	r3, r3, #10
 800b088:	b29b      	uxth	r3, r3
 800b08a:	4313      	orrs	r3, r2
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b090:	801a      	strh	r2, [r3, #0]
 800b092:	e03d      	b.n	800b110 <USB_EPStartXfer+0x694>
 800b094:	1d7b      	adds	r3, r7, #5
 800b096:	33ff      	adds	r3, #255	@ 0xff
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	095b      	lsrs	r3, r3, #5
 800b09c:	21f4      	movs	r1, #244	@ 0xf4
 800b09e:	187a      	adds	r2, r7, r1
 800b0a0:	6013      	str	r3, [r2, #0]
 800b0a2:	1d7b      	adds	r3, r7, #5
 800b0a4:	33ff      	adds	r3, #255	@ 0xff
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	221f      	movs	r2, #31
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	d104      	bne.n	800b0b8 <USB_EPStartXfer+0x63c>
 800b0ae:	187b      	adds	r3, r7, r1
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	3b01      	subs	r3, #1
 800b0b4:	187a      	adds	r2, r7, r1
 800b0b6:	6013      	str	r3, [r2, #0]
 800b0b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0ba:	881b      	ldrh	r3, [r3, #0]
 800b0bc:	b29a      	uxth	r2, r3
 800b0be:	23f4      	movs	r3, #244	@ 0xf4
 800b0c0:	18fb      	adds	r3, r7, r3
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	b29b      	uxth	r3, r3
 800b0c6:	029b      	lsls	r3, r3, #10
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	4a3e      	ldr	r2, [pc, #248]	@ (800b1c8 <USB_EPStartXfer+0x74c>)
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	b29a      	uxth	r2, r3
 800b0d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0d6:	801a      	strh	r2, [r3, #0]
 800b0d8:	e01a      	b.n	800b110 <USB_EPStartXfer+0x694>
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	785b      	ldrb	r3, [r3, #1]
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d116      	bne.n	800b110 <USB_EPStartXfer+0x694>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2250      	movs	r2, #80	@ 0x50
 800b0e6:	5a9b      	ldrh	r3, [r3, r2]
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	001a      	movs	r2, r3
 800b0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ee:	189b      	adds	r3, r3, r2
 800b0f0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	781b      	ldrb	r3, [r3, #0]
 800b0f6:	00da      	lsls	r2, r3, #3
 800b0f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0fa:	18d3      	adds	r3, r2, r3
 800b0fc:	4a33      	ldr	r2, [pc, #204]	@ (800b1cc <USB_EPStartXfer+0x750>)
 800b0fe:	4694      	mov	ip, r2
 800b100:	4463      	add	r3, ip
 800b102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b104:	1d7b      	adds	r3, r7, #5
 800b106:	33ff      	adds	r3, #255	@ 0xff
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	b29a      	uxth	r2, r3
 800b10c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b10e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b110:	2076      	movs	r0, #118	@ 0x76
 800b112:	183b      	adds	r3, r7, r0
 800b114:	683a      	ldr	r2, [r7, #0]
 800b116:	8952      	ldrh	r2, [r2, #10]
 800b118:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	6959      	ldr	r1, [r3, #20]
 800b11e:	1d7b      	adds	r3, r7, #5
 800b120:	33ff      	adds	r3, #255	@ 0xff
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	b29c      	uxth	r4, r3
 800b126:	183b      	adds	r3, r7, r0
 800b128:	881a      	ldrh	r2, [r3, #0]
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	0023      	movs	r3, r4
 800b12e:	f000 ff0f 	bl	800bf50 <USB_WritePMA>
 800b132:	e1b6      	b.n	800b4a2 <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	1d7a      	adds	r2, r7, #5
 800b13a:	32ff      	adds	r2, #255	@ 0xff
 800b13c:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	18d3      	adds	r3, r2, r3
 800b148:	881b      	ldrh	r3, [r3, #0]
 800b14a:	b29a      	uxth	r2, r3
 800b14c:	2062      	movs	r0, #98	@ 0x62
 800b14e:	183b      	adds	r3, r7, r0
 800b150:	491f      	ldr	r1, [pc, #124]	@ (800b1d0 <USB_EPStartXfer+0x754>)
 800b152:	400a      	ands	r2, r1
 800b154:	801a      	strh	r2, [r3, #0]
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	18d3      	adds	r3, r2, r3
 800b160:	183a      	adds	r2, r7, r0
 800b162:	8812      	ldrh	r2, [r2, #0]
 800b164:	491b      	ldr	r1, [pc, #108]	@ (800b1d4 <USB_EPStartXfer+0x758>)
 800b166:	430a      	orrs	r2, r1
 800b168:	b292      	uxth	r2, r2
 800b16a:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2250      	movs	r2, #80	@ 0x50
 800b174:	5a9b      	ldrh	r3, [r3, r2]
 800b176:	b29b      	uxth	r3, r3
 800b178:	001a      	movs	r2, r3
 800b17a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b17c:	189b      	adds	r3, r3, r2
 800b17e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	00da      	lsls	r2, r3, #3
 800b186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b188:	18d3      	adds	r3, r2, r3
 800b18a:	4a0e      	ldr	r2, [pc, #56]	@ (800b1c4 <USB_EPStartXfer+0x748>)
 800b18c:	4694      	mov	ip, r2
 800b18e:	4463      	add	r3, ip
 800b190:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b192:	1d7b      	adds	r3, r7, #5
 800b194:	33ff      	adds	r3, #255	@ 0xff
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	b29a      	uxth	r2, r3
 800b19a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b19c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b19e:	2076      	movs	r0, #118	@ 0x76
 800b1a0:	183b      	adds	r3, r7, r0
 800b1a2:	683a      	ldr	r2, [r7, #0]
 800b1a4:	8912      	ldrh	r2, [r2, #8]
 800b1a6:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	6959      	ldr	r1, [r3, #20]
 800b1ac:	1d7b      	adds	r3, r7, #5
 800b1ae:	33ff      	adds	r3, #255	@ 0xff
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	b29c      	uxth	r4, r3
 800b1b4:	183b      	adds	r3, r7, r0
 800b1b6:	881a      	ldrh	r2, [r3, #0]
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	0023      	movs	r3, r4
 800b1bc:	f000 fec8 	bl	800bf50 <USB_WritePMA>
 800b1c0:	e16f      	b.n	800b4a2 <USB_EPStartXfer+0xa26>
 800b1c2:	46c0      	nop			@ (mov r8, r8)
 800b1c4:	00000402 	.word	0x00000402
 800b1c8:	ffff8000 	.word	0xffff8000
 800b1cc:	00000406 	.word	0x00000406
 800b1d0:	ffff8e8f 	.word	0xffff8e8f
 800b1d4:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	6a1a      	ldr	r2, [r3, #32]
 800b1dc:	1d7b      	adds	r3, r7, #5
 800b1de:	33ff      	adds	r3, #255	@ 0xff
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	1ad2      	subs	r2, r2, r3
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	18d3      	adds	r3, r2, r3
 800b1f2:	881b      	ldrh	r3, [r3, #0]
 800b1f4:	b29b      	uxth	r3, r3
 800b1f6:	001a      	movs	r2, r3
 800b1f8:	2340      	movs	r3, #64	@ 0x40
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	d100      	bne.n	800b200 <USB_EPStartXfer+0x784>
 800b1fe:	e0a4      	b.n	800b34a <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	673b      	str	r3, [r7, #112]	@ 0x70
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	785b      	ldrb	r3, [r3, #1]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d000      	beq.n	800b20e <USB_EPStartXfer+0x792>
 800b20c:	e070      	b.n	800b2f0 <USB_EPStartXfer+0x874>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2250      	movs	r2, #80	@ 0x50
 800b216:	5a9b      	ldrh	r3, [r3, r2]
 800b218:	b29b      	uxth	r3, r3
 800b21a:	001a      	movs	r2, r3
 800b21c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b21e:	189b      	adds	r3, r3, r2
 800b220:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	00da      	lsls	r2, r3, #3
 800b228:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b22a:	18d3      	adds	r3, r2, r3
 800b22c:	4ada      	ldr	r2, [pc, #872]	@ (800b598 <USB_EPStartXfer+0xb1c>)
 800b22e:	4694      	mov	ip, r2
 800b230:	4463      	add	r3, ip
 800b232:	667b      	str	r3, [r7, #100]	@ 0x64
 800b234:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b236:	881b      	ldrh	r3, [r3, #0]
 800b238:	b29b      	uxth	r3, r3
 800b23a:	059b      	lsls	r3, r3, #22
 800b23c:	0d9b      	lsrs	r3, r3, #22
 800b23e:	b29a      	uxth	r2, r3
 800b240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b242:	801a      	strh	r2, [r3, #0]
 800b244:	1d7b      	adds	r3, r7, #5
 800b246:	33ff      	adds	r3, #255	@ 0xff
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d108      	bne.n	800b260 <USB_EPStartXfer+0x7e4>
 800b24e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b250:	881b      	ldrh	r3, [r3, #0]
 800b252:	b29b      	uxth	r3, r3
 800b254:	4ad1      	ldr	r2, [pc, #836]	@ (800b59c <USB_EPStartXfer+0xb20>)
 800b256:	4313      	orrs	r3, r2
 800b258:	b29a      	uxth	r2, r3
 800b25a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b25c:	801a      	strh	r2, [r3, #0]
 800b25e:	e062      	b.n	800b326 <USB_EPStartXfer+0x8aa>
 800b260:	1d7b      	adds	r3, r7, #5
 800b262:	33ff      	adds	r3, #255	@ 0xff
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2b3e      	cmp	r3, #62	@ 0x3e
 800b268:	d81f      	bhi.n	800b2aa <USB_EPStartXfer+0x82e>
 800b26a:	1d7b      	adds	r3, r7, #5
 800b26c:	33ff      	adds	r3, #255	@ 0xff
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	085b      	lsrs	r3, r3, #1
 800b272:	21f0      	movs	r1, #240	@ 0xf0
 800b274:	187a      	adds	r2, r7, r1
 800b276:	6013      	str	r3, [r2, #0]
 800b278:	1d7b      	adds	r3, r7, #5
 800b27a:	33ff      	adds	r3, #255	@ 0xff
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	2201      	movs	r2, #1
 800b280:	4013      	ands	r3, r2
 800b282:	d004      	beq.n	800b28e <USB_EPStartXfer+0x812>
 800b284:	187b      	adds	r3, r7, r1
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	3301      	adds	r3, #1
 800b28a:	187a      	adds	r2, r7, r1
 800b28c:	6013      	str	r3, [r2, #0]
 800b28e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b290:	881b      	ldrh	r3, [r3, #0]
 800b292:	b29a      	uxth	r2, r3
 800b294:	23f0      	movs	r3, #240	@ 0xf0
 800b296:	18fb      	adds	r3, r7, r3
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	029b      	lsls	r3, r3, #10
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	b29a      	uxth	r2, r3
 800b2a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2a6:	801a      	strh	r2, [r3, #0]
 800b2a8:	e03d      	b.n	800b326 <USB_EPStartXfer+0x8aa>
 800b2aa:	1d7b      	adds	r3, r7, #5
 800b2ac:	33ff      	adds	r3, #255	@ 0xff
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	095b      	lsrs	r3, r3, #5
 800b2b2:	21f0      	movs	r1, #240	@ 0xf0
 800b2b4:	187a      	adds	r2, r7, r1
 800b2b6:	6013      	str	r3, [r2, #0]
 800b2b8:	1d7b      	adds	r3, r7, #5
 800b2ba:	33ff      	adds	r3, #255	@ 0xff
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	221f      	movs	r2, #31
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	d104      	bne.n	800b2ce <USB_EPStartXfer+0x852>
 800b2c4:	187b      	adds	r3, r7, r1
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	3b01      	subs	r3, #1
 800b2ca:	187a      	adds	r2, r7, r1
 800b2cc:	6013      	str	r3, [r2, #0]
 800b2ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2d0:	881b      	ldrh	r3, [r3, #0]
 800b2d2:	b29a      	uxth	r2, r3
 800b2d4:	23f0      	movs	r3, #240	@ 0xf0
 800b2d6:	18fb      	adds	r3, r7, r3
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	029b      	lsls	r3, r3, #10
 800b2de:	b29b      	uxth	r3, r3
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	4aad      	ldr	r2, [pc, #692]	@ (800b59c <USB_EPStartXfer+0xb20>)
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2ec:	801a      	strh	r2, [r3, #0]
 800b2ee:	e01a      	b.n	800b326 <USB_EPStartXfer+0x8aa>
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	785b      	ldrb	r3, [r3, #1]
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d116      	bne.n	800b326 <USB_EPStartXfer+0x8aa>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2250      	movs	r2, #80	@ 0x50
 800b2fc:	5a9b      	ldrh	r3, [r3, r2]
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	001a      	movs	r2, r3
 800b302:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b304:	189b      	adds	r3, r3, r2
 800b306:	673b      	str	r3, [r7, #112]	@ 0x70
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	781b      	ldrb	r3, [r3, #0]
 800b30c:	00da      	lsls	r2, r3, #3
 800b30e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b310:	18d3      	adds	r3, r2, r3
 800b312:	4aa1      	ldr	r2, [pc, #644]	@ (800b598 <USB_EPStartXfer+0xb1c>)
 800b314:	4694      	mov	ip, r2
 800b316:	4463      	add	r3, ip
 800b318:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b31a:	1d7b      	adds	r3, r7, #5
 800b31c:	33ff      	adds	r3, #255	@ 0xff
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	b29a      	uxth	r2, r3
 800b322:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b324:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b326:	2076      	movs	r0, #118	@ 0x76
 800b328:	183b      	adds	r3, r7, r0
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	8952      	ldrh	r2, [r2, #10]
 800b32e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	6959      	ldr	r1, [r3, #20]
 800b334:	1d7b      	adds	r3, r7, #5
 800b336:	33ff      	adds	r3, #255	@ 0xff
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	b29c      	uxth	r4, r3
 800b33c:	183b      	adds	r3, r7, r0
 800b33e:	881a      	ldrh	r2, [r3, #0]
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	0023      	movs	r3, r4
 800b344:	f000 fe04 	bl	800bf50 <USB_WritePMA>
 800b348:	e0ab      	b.n	800b4a2 <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	785b      	ldrb	r3, [r3, #1]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d000      	beq.n	800b354 <USB_EPStartXfer+0x8d8>
 800b352:	e070      	b.n	800b436 <USB_EPStartXfer+0x9ba>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2250      	movs	r2, #80	@ 0x50
 800b35c:	5a9b      	ldrh	r3, [r3, r2]
 800b35e:	b29b      	uxth	r3, r3
 800b360:	001a      	movs	r2, r3
 800b362:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b364:	189b      	adds	r3, r3, r2
 800b366:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	00da      	lsls	r2, r3, #3
 800b36e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b370:	18d3      	adds	r3, r2, r3
 800b372:	4a8b      	ldr	r2, [pc, #556]	@ (800b5a0 <USB_EPStartXfer+0xb24>)
 800b374:	4694      	mov	ip, r2
 800b376:	4463      	add	r3, ip
 800b378:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b37a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b37c:	881b      	ldrh	r3, [r3, #0]
 800b37e:	b29b      	uxth	r3, r3
 800b380:	059b      	lsls	r3, r3, #22
 800b382:	0d9b      	lsrs	r3, r3, #22
 800b384:	b29a      	uxth	r2, r3
 800b386:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b388:	801a      	strh	r2, [r3, #0]
 800b38a:	1d7b      	adds	r3, r7, #5
 800b38c:	33ff      	adds	r3, #255	@ 0xff
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d108      	bne.n	800b3a6 <USB_EPStartXfer+0x92a>
 800b394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b396:	881b      	ldrh	r3, [r3, #0]
 800b398:	b29b      	uxth	r3, r3
 800b39a:	4a80      	ldr	r2, [pc, #512]	@ (800b59c <USB_EPStartXfer+0xb20>)
 800b39c:	4313      	orrs	r3, r2
 800b39e:	b29a      	uxth	r2, r3
 800b3a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3a2:	801a      	strh	r2, [r3, #0]
 800b3a4:	e06c      	b.n	800b480 <USB_EPStartXfer+0xa04>
 800b3a6:	1d7b      	adds	r3, r7, #5
 800b3a8:	33ff      	adds	r3, #255	@ 0xff
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800b3ae:	d81f      	bhi.n	800b3f0 <USB_EPStartXfer+0x974>
 800b3b0:	1d7b      	adds	r3, r7, #5
 800b3b2:	33ff      	adds	r3, #255	@ 0xff
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	085b      	lsrs	r3, r3, #1
 800b3b8:	21ec      	movs	r1, #236	@ 0xec
 800b3ba:	187a      	adds	r2, r7, r1
 800b3bc:	6013      	str	r3, [r2, #0]
 800b3be:	1d7b      	adds	r3, r7, #5
 800b3c0:	33ff      	adds	r3, #255	@ 0xff
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	4013      	ands	r3, r2
 800b3c8:	d004      	beq.n	800b3d4 <USB_EPStartXfer+0x958>
 800b3ca:	187b      	adds	r3, r7, r1
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	3301      	adds	r3, #1
 800b3d0:	187a      	adds	r2, r7, r1
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3d6:	881b      	ldrh	r3, [r3, #0]
 800b3d8:	b29a      	uxth	r2, r3
 800b3da:	23ec      	movs	r3, #236	@ 0xec
 800b3dc:	18fb      	adds	r3, r7, r3
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	029b      	lsls	r3, r3, #10
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	b29a      	uxth	r2, r3
 800b3ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3ec:	801a      	strh	r2, [r3, #0]
 800b3ee:	e047      	b.n	800b480 <USB_EPStartXfer+0xa04>
 800b3f0:	1d7b      	adds	r3, r7, #5
 800b3f2:	33ff      	adds	r3, #255	@ 0xff
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	095b      	lsrs	r3, r3, #5
 800b3f8:	21ec      	movs	r1, #236	@ 0xec
 800b3fa:	187a      	adds	r2, r7, r1
 800b3fc:	6013      	str	r3, [r2, #0]
 800b3fe:	1d7b      	adds	r3, r7, #5
 800b400:	33ff      	adds	r3, #255	@ 0xff
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	221f      	movs	r2, #31
 800b406:	4013      	ands	r3, r2
 800b408:	d104      	bne.n	800b414 <USB_EPStartXfer+0x998>
 800b40a:	187b      	adds	r3, r7, r1
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	3b01      	subs	r3, #1
 800b410:	187a      	adds	r2, r7, r1
 800b412:	6013      	str	r3, [r2, #0]
 800b414:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b416:	881b      	ldrh	r3, [r3, #0]
 800b418:	b29a      	uxth	r2, r3
 800b41a:	23ec      	movs	r3, #236	@ 0xec
 800b41c:	18fb      	adds	r3, r7, r3
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	b29b      	uxth	r3, r3
 800b422:	029b      	lsls	r3, r3, #10
 800b424:	b29b      	uxth	r3, r3
 800b426:	4313      	orrs	r3, r2
 800b428:	b29b      	uxth	r3, r3
 800b42a:	4a5c      	ldr	r2, [pc, #368]	@ (800b59c <USB_EPStartXfer+0xb20>)
 800b42c:	4313      	orrs	r3, r2
 800b42e:	b29a      	uxth	r2, r3
 800b430:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b432:	801a      	strh	r2, [r3, #0]
 800b434:	e024      	b.n	800b480 <USB_EPStartXfer+0xa04>
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	785b      	ldrb	r3, [r3, #1]
 800b43a:	2b01      	cmp	r3, #1
 800b43c:	d120      	bne.n	800b480 <USB_EPStartXfer+0xa04>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2184      	movs	r1, #132	@ 0x84
 800b442:	187a      	adds	r2, r7, r1
 800b444:	6013      	str	r3, [r2, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2250      	movs	r2, #80	@ 0x50
 800b44a:	5a9b      	ldrh	r3, [r3, r2]
 800b44c:	b29b      	uxth	r3, r3
 800b44e:	001a      	movs	r2, r3
 800b450:	187b      	adds	r3, r7, r1
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	189b      	adds	r3, r3, r2
 800b456:	187a      	adds	r2, r7, r1
 800b458:	6013      	str	r3, [r2, #0]
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	00da      	lsls	r2, r3, #3
 800b460:	187b      	adds	r3, r7, r1
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	18d3      	adds	r3, r2, r3
 800b466:	4a4e      	ldr	r2, [pc, #312]	@ (800b5a0 <USB_EPStartXfer+0xb24>)
 800b468:	4694      	mov	ip, r2
 800b46a:	4463      	add	r3, ip
 800b46c:	2180      	movs	r1, #128	@ 0x80
 800b46e:	187a      	adds	r2, r7, r1
 800b470:	6013      	str	r3, [r2, #0]
 800b472:	1d7b      	adds	r3, r7, #5
 800b474:	33ff      	adds	r3, #255	@ 0xff
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	b29a      	uxth	r2, r3
 800b47a:	187b      	adds	r3, r7, r1
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b480:	2076      	movs	r0, #118	@ 0x76
 800b482:	183b      	adds	r3, r7, r0
 800b484:	683a      	ldr	r2, [r7, #0]
 800b486:	8912      	ldrh	r2, [r2, #8]
 800b488:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	6959      	ldr	r1, [r3, #20]
 800b48e:	1d7b      	adds	r3, r7, #5
 800b490:	33ff      	adds	r3, #255	@ 0xff
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	b29c      	uxth	r4, r3
 800b496:	183b      	adds	r3, r7, r0
 800b498:	881a      	ldrh	r2, [r3, #0]
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	0023      	movs	r3, r4
 800b49e:	f000 fd57 	bl	800bf50 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b4a2:	687a      	ldr	r2, [r7, #4]
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	009b      	lsls	r3, r3, #2
 800b4aa:	18d3      	adds	r3, r2, r3
 800b4ac:	881b      	ldrh	r3, [r3, #0]
 800b4ae:	b29a      	uxth	r2, r3
 800b4b0:	200a      	movs	r0, #10
 800b4b2:	183b      	adds	r3, r7, r0
 800b4b4:	493b      	ldr	r1, [pc, #236]	@ (800b5a4 <USB_EPStartXfer+0xb28>)
 800b4b6:	400a      	ands	r2, r1
 800b4b8:	801a      	strh	r2, [r3, #0]
 800b4ba:	183b      	adds	r3, r7, r0
 800b4bc:	183a      	adds	r2, r7, r0
 800b4be:	8812      	ldrh	r2, [r2, #0]
 800b4c0:	2110      	movs	r1, #16
 800b4c2:	404a      	eors	r2, r1
 800b4c4:	801a      	strh	r2, [r3, #0]
 800b4c6:	183b      	adds	r3, r7, r0
 800b4c8:	183a      	adds	r2, r7, r0
 800b4ca:	8812      	ldrh	r2, [r2, #0]
 800b4cc:	2120      	movs	r1, #32
 800b4ce:	404a      	eors	r2, r1
 800b4d0:	801a      	strh	r2, [r3, #0]
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	009b      	lsls	r3, r3, #2
 800b4da:	18d3      	adds	r3, r2, r3
 800b4dc:	183a      	adds	r2, r7, r0
 800b4de:	8812      	ldrh	r2, [r2, #0]
 800b4e0:	4931      	ldr	r1, [pc, #196]	@ (800b5a8 <USB_EPStartXfer+0xb2c>)
 800b4e2:	430a      	orrs	r2, r1
 800b4e4:	b292      	uxth	r2, r2
 800b4e6:	801a      	strh	r2, [r3, #0]
 800b4e8:	f000 fbe9 	bl	800bcbe <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	7b1b      	ldrb	r3, [r3, #12]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d000      	beq.n	800b4f6 <USB_EPStartXfer+0xa7a>
 800b4f4:	e0a8      	b.n	800b648 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	699a      	ldr	r2, [r3, #24]
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	691b      	ldr	r3, [r3, #16]
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d90d      	bls.n	800b51e <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	1d7a      	adds	r2, r7, #5
 800b508:	32ff      	adds	r2, #255	@ 0xff
 800b50a:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	699a      	ldr	r2, [r3, #24]
 800b510:	1d7b      	adds	r3, r7, #5
 800b512:	33ff      	adds	r3, #255	@ 0xff
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	1ad2      	subs	r2, r2, r3
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	619a      	str	r2, [r3, #24]
 800b51c:	e007      	b.n	800b52e <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	699b      	ldr	r3, [r3, #24]
 800b522:	1d7a      	adds	r2, r7, #5
 800b524:	32ff      	adds	r2, #255	@ 0xff
 800b526:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	2200      	movs	r2, #0
 800b52c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2190      	movs	r1, #144	@ 0x90
 800b532:	187a      	adds	r2, r7, r1
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2250      	movs	r2, #80	@ 0x50
 800b53a:	5a9b      	ldrh	r3, [r3, r2]
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	001a      	movs	r2, r3
 800b540:	187b      	adds	r3, r7, r1
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	189b      	adds	r3, r3, r2
 800b546:	187a      	adds	r2, r7, r1
 800b548:	6013      	str	r3, [r2, #0]
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	00da      	lsls	r2, r3, #3
 800b550:	187b      	adds	r3, r7, r1
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	18d3      	adds	r3, r2, r3
 800b556:	4a10      	ldr	r2, [pc, #64]	@ (800b598 <USB_EPStartXfer+0xb1c>)
 800b558:	4694      	mov	ip, r2
 800b55a:	4463      	add	r3, ip
 800b55c:	218c      	movs	r1, #140	@ 0x8c
 800b55e:	187a      	adds	r2, r7, r1
 800b560:	6013      	str	r3, [r2, #0]
 800b562:	187b      	adds	r3, r7, r1
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	881b      	ldrh	r3, [r3, #0]
 800b568:	b29b      	uxth	r3, r3
 800b56a:	059b      	lsls	r3, r3, #22
 800b56c:	0d9b      	lsrs	r3, r3, #22
 800b56e:	b29a      	uxth	r2, r3
 800b570:	187b      	adds	r3, r7, r1
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	801a      	strh	r2, [r3, #0]
 800b576:	1d7b      	adds	r3, r7, #5
 800b578:	33ff      	adds	r3, #255	@ 0xff
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d115      	bne.n	800b5ac <USB_EPStartXfer+0xb30>
 800b580:	187b      	adds	r3, r7, r1
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	881b      	ldrh	r3, [r3, #0]
 800b586:	b29b      	uxth	r3, r3
 800b588:	4a04      	ldr	r2, [pc, #16]	@ (800b59c <USB_EPStartXfer+0xb20>)
 800b58a:	4313      	orrs	r3, r2
 800b58c:	b29a      	uxth	r2, r3
 800b58e:	187b      	adds	r3, r7, r1
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	801a      	strh	r2, [r3, #0]
 800b594:	e36e      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
 800b596:	46c0      	nop			@ (mov r8, r8)
 800b598:	00000406 	.word	0x00000406
 800b59c:	ffff8000 	.word	0xffff8000
 800b5a0:	00000402 	.word	0x00000402
 800b5a4:	ffff8fbf 	.word	0xffff8fbf
 800b5a8:	ffff8080 	.word	0xffff8080
 800b5ac:	1d7b      	adds	r3, r7, #5
 800b5ae:	33ff      	adds	r3, #255	@ 0xff
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5b4:	d822      	bhi.n	800b5fc <USB_EPStartXfer+0xb80>
 800b5b6:	1d7b      	adds	r3, r7, #5
 800b5b8:	33ff      	adds	r3, #255	@ 0xff
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	085b      	lsrs	r3, r3, #1
 800b5be:	21e8      	movs	r1, #232	@ 0xe8
 800b5c0:	187a      	adds	r2, r7, r1
 800b5c2:	6013      	str	r3, [r2, #0]
 800b5c4:	1d7b      	adds	r3, r7, #5
 800b5c6:	33ff      	adds	r3, #255	@ 0xff
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	4013      	ands	r3, r2
 800b5ce:	d004      	beq.n	800b5da <USB_EPStartXfer+0xb5e>
 800b5d0:	187b      	adds	r3, r7, r1
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	187a      	adds	r2, r7, r1
 800b5d8:	6013      	str	r3, [r2, #0]
 800b5da:	218c      	movs	r1, #140	@ 0x8c
 800b5dc:	187b      	adds	r3, r7, r1
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	881b      	ldrh	r3, [r3, #0]
 800b5e2:	b29a      	uxth	r2, r3
 800b5e4:	23e8      	movs	r3, #232	@ 0xe8
 800b5e6:	18fb      	adds	r3, r7, r3
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	029b      	lsls	r3, r3, #10
 800b5ee:	b29b      	uxth	r3, r3
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	b29a      	uxth	r2, r3
 800b5f4:	187b      	adds	r3, r7, r1
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	801a      	strh	r2, [r3, #0]
 800b5fa:	e33b      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
 800b5fc:	1d7b      	adds	r3, r7, #5
 800b5fe:	33ff      	adds	r3, #255	@ 0xff
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	095b      	lsrs	r3, r3, #5
 800b604:	21e8      	movs	r1, #232	@ 0xe8
 800b606:	187a      	adds	r2, r7, r1
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	1d7b      	adds	r3, r7, #5
 800b60c:	33ff      	adds	r3, #255	@ 0xff
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	221f      	movs	r2, #31
 800b612:	4013      	ands	r3, r2
 800b614:	d104      	bne.n	800b620 <USB_EPStartXfer+0xba4>
 800b616:	187b      	adds	r3, r7, r1
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	3b01      	subs	r3, #1
 800b61c:	187a      	adds	r2, r7, r1
 800b61e:	6013      	str	r3, [r2, #0]
 800b620:	218c      	movs	r1, #140	@ 0x8c
 800b622:	187b      	adds	r3, r7, r1
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	881b      	ldrh	r3, [r3, #0]
 800b628:	b29a      	uxth	r2, r3
 800b62a:	23e8      	movs	r3, #232	@ 0xe8
 800b62c:	18fb      	adds	r3, r7, r3
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	b29b      	uxth	r3, r3
 800b632:	029b      	lsls	r3, r3, #10
 800b634:	b29b      	uxth	r3, r3
 800b636:	4313      	orrs	r3, r2
 800b638:	b29b      	uxth	r3, r3
 800b63a:	4ad7      	ldr	r2, [pc, #860]	@ (800b998 <USB_EPStartXfer+0xf1c>)
 800b63c:	4313      	orrs	r3, r2
 800b63e:	b29a      	uxth	r2, r3
 800b640:	187b      	adds	r3, r7, r1
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	801a      	strh	r2, [r3, #0]
 800b646:	e315      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	78db      	ldrb	r3, [r3, #3]
 800b64c:	2b02      	cmp	r3, #2
 800b64e:	d000      	beq.n	800b652 <USB_EPStartXfer+0xbd6>
 800b650:	e189      	b.n	800b966 <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	785b      	ldrb	r3, [r3, #1]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d000      	beq.n	800b65c <USB_EPStartXfer+0xbe0>
 800b65a:	e07b      	b.n	800b754 <USB_EPStartXfer+0xcd8>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	21ac      	movs	r1, #172	@ 0xac
 800b660:	187a      	adds	r2, r7, r1
 800b662:	6013      	str	r3, [r2, #0]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2250      	movs	r2, #80	@ 0x50
 800b668:	5a9b      	ldrh	r3, [r3, r2]
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	001a      	movs	r2, r3
 800b66e:	187b      	adds	r3, r7, r1
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	189b      	adds	r3, r3, r2
 800b674:	187a      	adds	r2, r7, r1
 800b676:	6013      	str	r3, [r2, #0]
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	781b      	ldrb	r3, [r3, #0]
 800b67c:	00da      	lsls	r2, r3, #3
 800b67e:	187b      	adds	r3, r7, r1
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	18d3      	adds	r3, r2, r3
 800b684:	4ac5      	ldr	r2, [pc, #788]	@ (800b99c <USB_EPStartXfer+0xf20>)
 800b686:	4694      	mov	ip, r2
 800b688:	4463      	add	r3, ip
 800b68a:	21a8      	movs	r1, #168	@ 0xa8
 800b68c:	187a      	adds	r2, r7, r1
 800b68e:	6013      	str	r3, [r2, #0]
 800b690:	187b      	adds	r3, r7, r1
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	881b      	ldrh	r3, [r3, #0]
 800b696:	b29b      	uxth	r3, r3
 800b698:	059b      	lsls	r3, r3, #22
 800b69a:	0d9b      	lsrs	r3, r3, #22
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	187b      	adds	r3, r7, r1
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	801a      	strh	r2, [r3, #0]
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	691b      	ldr	r3, [r3, #16]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d10a      	bne.n	800b6c2 <USB_EPStartXfer+0xc46>
 800b6ac:	187b      	adds	r3, r7, r1
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	881b      	ldrh	r3, [r3, #0]
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	4ab8      	ldr	r2, [pc, #736]	@ (800b998 <USB_EPStartXfer+0xf1c>)
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	187b      	adds	r3, r7, r1
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	801a      	strh	r2, [r3, #0]
 800b6c0:	e06c      	b.n	800b79c <USB_EPStartXfer+0xd20>
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6c8:	d820      	bhi.n	800b70c <USB_EPStartXfer+0xc90>
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	691b      	ldr	r3, [r3, #16]
 800b6ce:	085b      	lsrs	r3, r3, #1
 800b6d0:	21e4      	movs	r1, #228	@ 0xe4
 800b6d2:	187a      	adds	r2, r7, r1
 800b6d4:	6013      	str	r3, [r2, #0]
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	691b      	ldr	r3, [r3, #16]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	4013      	ands	r3, r2
 800b6de:	d004      	beq.n	800b6ea <USB_EPStartXfer+0xc6e>
 800b6e0:	187b      	adds	r3, r7, r1
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	187a      	adds	r2, r7, r1
 800b6e8:	6013      	str	r3, [r2, #0]
 800b6ea:	21a8      	movs	r1, #168	@ 0xa8
 800b6ec:	187b      	adds	r3, r7, r1
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	881b      	ldrh	r3, [r3, #0]
 800b6f2:	b29a      	uxth	r2, r3
 800b6f4:	23e4      	movs	r3, #228	@ 0xe4
 800b6f6:	18fb      	adds	r3, r7, r3
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	029b      	lsls	r3, r3, #10
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	4313      	orrs	r3, r2
 800b702:	b29a      	uxth	r2, r3
 800b704:	187b      	adds	r3, r7, r1
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	801a      	strh	r2, [r3, #0]
 800b70a:	e047      	b.n	800b79c <USB_EPStartXfer+0xd20>
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	691b      	ldr	r3, [r3, #16]
 800b710:	095b      	lsrs	r3, r3, #5
 800b712:	21e4      	movs	r1, #228	@ 0xe4
 800b714:	187a      	adds	r2, r7, r1
 800b716:	6013      	str	r3, [r2, #0]
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	691b      	ldr	r3, [r3, #16]
 800b71c:	221f      	movs	r2, #31
 800b71e:	4013      	ands	r3, r2
 800b720:	d104      	bne.n	800b72c <USB_EPStartXfer+0xcb0>
 800b722:	187b      	adds	r3, r7, r1
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	3b01      	subs	r3, #1
 800b728:	187a      	adds	r2, r7, r1
 800b72a:	6013      	str	r3, [r2, #0]
 800b72c:	21a8      	movs	r1, #168	@ 0xa8
 800b72e:	187b      	adds	r3, r7, r1
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	881b      	ldrh	r3, [r3, #0]
 800b734:	b29a      	uxth	r2, r3
 800b736:	23e4      	movs	r3, #228	@ 0xe4
 800b738:	18fb      	adds	r3, r7, r3
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	029b      	lsls	r3, r3, #10
 800b740:	b29b      	uxth	r3, r3
 800b742:	4313      	orrs	r3, r2
 800b744:	b29b      	uxth	r3, r3
 800b746:	4a94      	ldr	r2, [pc, #592]	@ (800b998 <USB_EPStartXfer+0xf1c>)
 800b748:	4313      	orrs	r3, r2
 800b74a:	b29a      	uxth	r2, r3
 800b74c:	187b      	adds	r3, r7, r1
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	801a      	strh	r2, [r3, #0]
 800b752:	e023      	b.n	800b79c <USB_EPStartXfer+0xd20>
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	785b      	ldrb	r3, [r3, #1]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d11f      	bne.n	800b79c <USB_EPStartXfer+0xd20>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	21b4      	movs	r1, #180	@ 0xb4
 800b760:	187a      	adds	r2, r7, r1
 800b762:	6013      	str	r3, [r2, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2250      	movs	r2, #80	@ 0x50
 800b768:	5a9b      	ldrh	r3, [r3, r2]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	001a      	movs	r2, r3
 800b76e:	187b      	adds	r3, r7, r1
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	189b      	adds	r3, r3, r2
 800b774:	187a      	adds	r2, r7, r1
 800b776:	6013      	str	r3, [r2, #0]
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	00da      	lsls	r2, r3, #3
 800b77e:	187b      	adds	r3, r7, r1
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	18d3      	adds	r3, r2, r3
 800b784:	4a85      	ldr	r2, [pc, #532]	@ (800b99c <USB_EPStartXfer+0xf20>)
 800b786:	4694      	mov	ip, r2
 800b788:	4463      	add	r3, ip
 800b78a:	21b0      	movs	r1, #176	@ 0xb0
 800b78c:	187a      	adds	r2, r7, r1
 800b78e:	6013      	str	r3, [r2, #0]
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	691b      	ldr	r3, [r3, #16]
 800b794:	b29a      	uxth	r2, r3
 800b796:	187b      	adds	r3, r7, r1
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	801a      	strh	r2, [r3, #0]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	22a4      	movs	r2, #164	@ 0xa4
 800b7a0:	18ba      	adds	r2, r7, r2
 800b7a2:	6013      	str	r3, [r2, #0]
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	785b      	ldrb	r3, [r3, #1]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d000      	beq.n	800b7ae <USB_EPStartXfer+0xd32>
 800b7ac:	e07b      	b.n	800b8a6 <USB_EPStartXfer+0xe2a>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	219c      	movs	r1, #156	@ 0x9c
 800b7b2:	187a      	adds	r2, r7, r1
 800b7b4:	6013      	str	r3, [r2, #0]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2250      	movs	r2, #80	@ 0x50
 800b7ba:	5a9b      	ldrh	r3, [r3, r2]
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	001a      	movs	r2, r3
 800b7c0:	187b      	adds	r3, r7, r1
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	189b      	adds	r3, r3, r2
 800b7c6:	187a      	adds	r2, r7, r1
 800b7c8:	6013      	str	r3, [r2, #0]
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	00da      	lsls	r2, r3, #3
 800b7d0:	187b      	adds	r3, r7, r1
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	18d3      	adds	r3, r2, r3
 800b7d6:	4a72      	ldr	r2, [pc, #456]	@ (800b9a0 <USB_EPStartXfer+0xf24>)
 800b7d8:	4694      	mov	ip, r2
 800b7da:	4463      	add	r3, ip
 800b7dc:	2198      	movs	r1, #152	@ 0x98
 800b7de:	187a      	adds	r2, r7, r1
 800b7e0:	6013      	str	r3, [r2, #0]
 800b7e2:	187b      	adds	r3, r7, r1
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	881b      	ldrh	r3, [r3, #0]
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	059b      	lsls	r3, r3, #22
 800b7ec:	0d9b      	lsrs	r3, r3, #22
 800b7ee:	b29a      	uxth	r2, r3
 800b7f0:	187b      	adds	r3, r7, r1
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	801a      	strh	r2, [r3, #0]
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d10a      	bne.n	800b814 <USB_EPStartXfer+0xd98>
 800b7fe:	187b      	adds	r3, r7, r1
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	881b      	ldrh	r3, [r3, #0]
 800b804:	b29b      	uxth	r3, r3
 800b806:	4a64      	ldr	r2, [pc, #400]	@ (800b998 <USB_EPStartXfer+0xf1c>)
 800b808:	4313      	orrs	r3, r2
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	187b      	adds	r3, r7, r1
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	801a      	strh	r2, [r3, #0]
 800b812:	e069      	b.n	800b8e8 <USB_EPStartXfer+0xe6c>
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	691b      	ldr	r3, [r3, #16]
 800b818:	2b3e      	cmp	r3, #62	@ 0x3e
 800b81a:	d820      	bhi.n	800b85e <USB_EPStartXfer+0xde2>
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	085b      	lsrs	r3, r3, #1
 800b822:	21e0      	movs	r1, #224	@ 0xe0
 800b824:	187a      	adds	r2, r7, r1
 800b826:	6013      	str	r3, [r2, #0]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	2201      	movs	r2, #1
 800b82e:	4013      	ands	r3, r2
 800b830:	d004      	beq.n	800b83c <USB_EPStartXfer+0xdc0>
 800b832:	187b      	adds	r3, r7, r1
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	3301      	adds	r3, #1
 800b838:	187a      	adds	r2, r7, r1
 800b83a:	6013      	str	r3, [r2, #0]
 800b83c:	2198      	movs	r1, #152	@ 0x98
 800b83e:	187b      	adds	r3, r7, r1
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	881b      	ldrh	r3, [r3, #0]
 800b844:	b29a      	uxth	r2, r3
 800b846:	23e0      	movs	r3, #224	@ 0xe0
 800b848:	18fb      	adds	r3, r7, r3
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	b29b      	uxth	r3, r3
 800b84e:	029b      	lsls	r3, r3, #10
 800b850:	b29b      	uxth	r3, r3
 800b852:	4313      	orrs	r3, r2
 800b854:	b29a      	uxth	r2, r3
 800b856:	187b      	adds	r3, r7, r1
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	801a      	strh	r2, [r3, #0]
 800b85c:	e044      	b.n	800b8e8 <USB_EPStartXfer+0xe6c>
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	691b      	ldr	r3, [r3, #16]
 800b862:	095b      	lsrs	r3, r3, #5
 800b864:	21e0      	movs	r1, #224	@ 0xe0
 800b866:	187a      	adds	r2, r7, r1
 800b868:	6013      	str	r3, [r2, #0]
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	221f      	movs	r2, #31
 800b870:	4013      	ands	r3, r2
 800b872:	d104      	bne.n	800b87e <USB_EPStartXfer+0xe02>
 800b874:	187b      	adds	r3, r7, r1
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	3b01      	subs	r3, #1
 800b87a:	187a      	adds	r2, r7, r1
 800b87c:	6013      	str	r3, [r2, #0]
 800b87e:	2198      	movs	r1, #152	@ 0x98
 800b880:	187b      	adds	r3, r7, r1
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	881b      	ldrh	r3, [r3, #0]
 800b886:	b29a      	uxth	r2, r3
 800b888:	23e0      	movs	r3, #224	@ 0xe0
 800b88a:	18fb      	adds	r3, r7, r3
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	b29b      	uxth	r3, r3
 800b890:	029b      	lsls	r3, r3, #10
 800b892:	b29b      	uxth	r3, r3
 800b894:	4313      	orrs	r3, r2
 800b896:	b29b      	uxth	r3, r3
 800b898:	4a3f      	ldr	r2, [pc, #252]	@ (800b998 <USB_EPStartXfer+0xf1c>)
 800b89a:	4313      	orrs	r3, r2
 800b89c:	b29a      	uxth	r2, r3
 800b89e:	187b      	adds	r3, r7, r1
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	801a      	strh	r2, [r3, #0]
 800b8a4:	e020      	b.n	800b8e8 <USB_EPStartXfer+0xe6c>
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	785b      	ldrb	r3, [r3, #1]
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d11c      	bne.n	800b8e8 <USB_EPStartXfer+0xe6c>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2250      	movs	r2, #80	@ 0x50
 800b8b2:	5a9b      	ldrh	r3, [r3, r2]
 800b8b4:	b29b      	uxth	r3, r3
 800b8b6:	001a      	movs	r2, r3
 800b8b8:	21a4      	movs	r1, #164	@ 0xa4
 800b8ba:	187b      	adds	r3, r7, r1
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	189b      	adds	r3, r3, r2
 800b8c0:	187a      	adds	r2, r7, r1
 800b8c2:	6013      	str	r3, [r2, #0]
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	00da      	lsls	r2, r3, #3
 800b8ca:	187b      	adds	r3, r7, r1
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	18d3      	adds	r3, r2, r3
 800b8d0:	4a33      	ldr	r2, [pc, #204]	@ (800b9a0 <USB_EPStartXfer+0xf24>)
 800b8d2:	4694      	mov	ip, r2
 800b8d4:	4463      	add	r3, ip
 800b8d6:	21a0      	movs	r1, #160	@ 0xa0
 800b8d8:	187a      	adds	r2, r7, r1
 800b8da:	6013      	str	r3, [r2, #0]
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	691b      	ldr	r3, [r3, #16]
 800b8e0:	b29a      	uxth	r2, r3
 800b8e2:	187b      	adds	r3, r7, r1
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	69db      	ldr	r3, [r3, #28]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d100      	bne.n	800b8f2 <USB_EPStartXfer+0xe76>
 800b8f0:	e1c0      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	009b      	lsls	r3, r3, #2
 800b8fa:	18d2      	adds	r2, r2, r3
 800b8fc:	2196      	movs	r1, #150	@ 0x96
 800b8fe:	187b      	adds	r3, r7, r1
 800b900:	8812      	ldrh	r2, [r2, #0]
 800b902:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b904:	187b      	adds	r3, r7, r1
 800b906:	881a      	ldrh	r2, [r3, #0]
 800b908:	2380      	movs	r3, #128	@ 0x80
 800b90a:	01db      	lsls	r3, r3, #7
 800b90c:	4013      	ands	r3, r2
 800b90e:	d004      	beq.n	800b91a <USB_EPStartXfer+0xe9e>
 800b910:	187b      	adds	r3, r7, r1
 800b912:	881b      	ldrh	r3, [r3, #0]
 800b914:	2240      	movs	r2, #64	@ 0x40
 800b916:	4013      	ands	r3, r2
 800b918:	d10d      	bne.n	800b936 <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b91a:	2196      	movs	r1, #150	@ 0x96
 800b91c:	187b      	adds	r3, r7, r1
 800b91e:	881a      	ldrh	r2, [r3, #0]
 800b920:	2380      	movs	r3, #128	@ 0x80
 800b922:	01db      	lsls	r3, r3, #7
 800b924:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b926:	d000      	beq.n	800b92a <USB_EPStartXfer+0xeae>
 800b928:	e1a4      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b92a:	187b      	adds	r3, r7, r1
 800b92c:	881b      	ldrh	r3, [r3, #0]
 800b92e:	2240      	movs	r2, #64	@ 0x40
 800b930:	4013      	ands	r3, r2
 800b932:	d000      	beq.n	800b936 <USB_EPStartXfer+0xeba>
 800b934:	e19e      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	18d3      	adds	r3, r2, r3
 800b940:	881b      	ldrh	r3, [r3, #0]
 800b942:	b29a      	uxth	r2, r3
 800b944:	2094      	movs	r0, #148	@ 0x94
 800b946:	183b      	adds	r3, r7, r0
 800b948:	4916      	ldr	r1, [pc, #88]	@ (800b9a4 <USB_EPStartXfer+0xf28>)
 800b94a:	400a      	ands	r2, r1
 800b94c:	801a      	strh	r2, [r3, #0]
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	18d3      	adds	r3, r2, r3
 800b958:	183a      	adds	r2, r7, r0
 800b95a:	8812      	ldrh	r2, [r2, #0]
 800b95c:	4912      	ldr	r1, [pc, #72]	@ (800b9a8 <USB_EPStartXfer+0xf2c>)
 800b95e:	430a      	orrs	r2, r1
 800b960:	b292      	uxth	r2, r2
 800b962:	801a      	strh	r2, [r3, #0]
 800b964:	e186      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	78db      	ldrb	r3, [r3, #3]
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d000      	beq.n	800b970 <USB_EPStartXfer+0xef4>
 800b96e:	e17f      	b.n	800bc70 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	699a      	ldr	r2, [r3, #24]
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	691b      	ldr	r3, [r3, #16]
 800b978:	429a      	cmp	r2, r3
 800b97a:	d917      	bls.n	800b9ac <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	1d7a      	adds	r2, r7, #5
 800b982:	32ff      	adds	r2, #255	@ 0xff
 800b984:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	699a      	ldr	r2, [r3, #24]
 800b98a:	1d7b      	adds	r3, r7, #5
 800b98c:	33ff      	adds	r3, #255	@ 0xff
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	1ad2      	subs	r2, r2, r3
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	619a      	str	r2, [r3, #24]
 800b996:	e011      	b.n	800b9bc <USB_EPStartXfer+0xf40>
 800b998:	ffff8000 	.word	0xffff8000
 800b99c:	00000402 	.word	0x00000402
 800b9a0:	00000406 	.word	0x00000406
 800b9a4:	ffff8f8f 	.word	0xffff8f8f
 800b9a8:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	699b      	ldr	r3, [r3, #24]
 800b9b0:	1d7a      	adds	r2, r7, #5
 800b9b2:	32ff      	adds	r2, #255	@ 0xff
 800b9b4:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	785b      	ldrb	r3, [r3, #1]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d000      	beq.n	800b9c6 <USB_EPStartXfer+0xf4a>
 800b9c4:	e081      	b.n	800baca <USB_EPStartXfer+0x104e>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	21cc      	movs	r1, #204	@ 0xcc
 800b9ca:	187a      	adds	r2, r7, r1
 800b9cc:	6013      	str	r3, [r2, #0]
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2250      	movs	r2, #80	@ 0x50
 800b9d2:	5a9b      	ldrh	r3, [r3, r2]
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	001a      	movs	r2, r3
 800b9d8:	187b      	adds	r3, r7, r1
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	189b      	adds	r3, r3, r2
 800b9de:	187a      	adds	r2, r7, r1
 800b9e0:	6013      	str	r3, [r2, #0]
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	00da      	lsls	r2, r3, #3
 800b9e8:	187b      	adds	r3, r7, r1
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	18d3      	adds	r3, r2, r3
 800b9ee:	4ab6      	ldr	r2, [pc, #728]	@ (800bcc8 <USB_EPStartXfer+0x124c>)
 800b9f0:	4694      	mov	ip, r2
 800b9f2:	4463      	add	r3, ip
 800b9f4:	21c8      	movs	r1, #200	@ 0xc8
 800b9f6:	187a      	adds	r2, r7, r1
 800b9f8:	6013      	str	r3, [r2, #0]
 800b9fa:	187b      	adds	r3, r7, r1
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	881b      	ldrh	r3, [r3, #0]
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	059b      	lsls	r3, r3, #22
 800ba04:	0d9b      	lsrs	r3, r3, #22
 800ba06:	b29a      	uxth	r2, r3
 800ba08:	187b      	adds	r3, r7, r1
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	801a      	strh	r2, [r3, #0]
 800ba0e:	1d7b      	adds	r3, r7, #5
 800ba10:	33ff      	adds	r3, #255	@ 0xff
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d10a      	bne.n	800ba2e <USB_EPStartXfer+0xfb2>
 800ba18:	187b      	adds	r3, r7, r1
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	881b      	ldrh	r3, [r3, #0]
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	4aaa      	ldr	r2, [pc, #680]	@ (800bccc <USB_EPStartXfer+0x1250>)
 800ba22:	4313      	orrs	r3, r2
 800ba24:	b29a      	uxth	r2, r3
 800ba26:	187b      	adds	r3, r7, r1
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	801a      	strh	r2, [r3, #0]
 800ba2c:	e072      	b.n	800bb14 <USB_EPStartXfer+0x1098>
 800ba2e:	1d7b      	adds	r3, r7, #5
 800ba30:	33ff      	adds	r3, #255	@ 0xff
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba36:	d822      	bhi.n	800ba7e <USB_EPStartXfer+0x1002>
 800ba38:	1d7b      	adds	r3, r7, #5
 800ba3a:	33ff      	adds	r3, #255	@ 0xff
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	085b      	lsrs	r3, r3, #1
 800ba40:	21dc      	movs	r1, #220	@ 0xdc
 800ba42:	187a      	adds	r2, r7, r1
 800ba44:	6013      	str	r3, [r2, #0]
 800ba46:	1d7b      	adds	r3, r7, #5
 800ba48:	33ff      	adds	r3, #255	@ 0xff
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	4013      	ands	r3, r2
 800ba50:	d004      	beq.n	800ba5c <USB_EPStartXfer+0xfe0>
 800ba52:	187b      	adds	r3, r7, r1
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	3301      	adds	r3, #1
 800ba58:	187a      	adds	r2, r7, r1
 800ba5a:	6013      	str	r3, [r2, #0]
 800ba5c:	21c8      	movs	r1, #200	@ 0xc8
 800ba5e:	187b      	adds	r3, r7, r1
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	881b      	ldrh	r3, [r3, #0]
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	23dc      	movs	r3, #220	@ 0xdc
 800ba68:	18fb      	adds	r3, r7, r3
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	b29b      	uxth	r3, r3
 800ba6e:	029b      	lsls	r3, r3, #10
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	4313      	orrs	r3, r2
 800ba74:	b29a      	uxth	r2, r3
 800ba76:	187b      	adds	r3, r7, r1
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	801a      	strh	r2, [r3, #0]
 800ba7c:	e04a      	b.n	800bb14 <USB_EPStartXfer+0x1098>
 800ba7e:	1d7b      	adds	r3, r7, #5
 800ba80:	33ff      	adds	r3, #255	@ 0xff
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	095b      	lsrs	r3, r3, #5
 800ba86:	21dc      	movs	r1, #220	@ 0xdc
 800ba88:	187a      	adds	r2, r7, r1
 800ba8a:	6013      	str	r3, [r2, #0]
 800ba8c:	1d7b      	adds	r3, r7, #5
 800ba8e:	33ff      	adds	r3, #255	@ 0xff
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	221f      	movs	r2, #31
 800ba94:	4013      	ands	r3, r2
 800ba96:	d104      	bne.n	800baa2 <USB_EPStartXfer+0x1026>
 800ba98:	187b      	adds	r3, r7, r1
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	187a      	adds	r2, r7, r1
 800baa0:	6013      	str	r3, [r2, #0]
 800baa2:	21c8      	movs	r1, #200	@ 0xc8
 800baa4:	187b      	adds	r3, r7, r1
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	881b      	ldrh	r3, [r3, #0]
 800baaa:	b29a      	uxth	r2, r3
 800baac:	23dc      	movs	r3, #220	@ 0xdc
 800baae:	18fb      	adds	r3, r7, r3
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	b29b      	uxth	r3, r3
 800bab4:	029b      	lsls	r3, r3, #10
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	4313      	orrs	r3, r2
 800baba:	b29b      	uxth	r3, r3
 800babc:	4a83      	ldr	r2, [pc, #524]	@ (800bccc <USB_EPStartXfer+0x1250>)
 800babe:	4313      	orrs	r3, r2
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	187b      	adds	r3, r7, r1
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	801a      	strh	r2, [r3, #0]
 800bac8:	e024      	b.n	800bb14 <USB_EPStartXfer+0x1098>
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	785b      	ldrb	r3, [r3, #1]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d120      	bne.n	800bb14 <USB_EPStartXfer+0x1098>
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	21d4      	movs	r1, #212	@ 0xd4
 800bad6:	187a      	adds	r2, r7, r1
 800bad8:	6013      	str	r3, [r2, #0]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2250      	movs	r2, #80	@ 0x50
 800bade:	5a9b      	ldrh	r3, [r3, r2]
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	001a      	movs	r2, r3
 800bae4:	187b      	adds	r3, r7, r1
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	189b      	adds	r3, r3, r2
 800baea:	187a      	adds	r2, r7, r1
 800baec:	6013      	str	r3, [r2, #0]
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	00da      	lsls	r2, r3, #3
 800baf4:	187b      	adds	r3, r7, r1
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	18d3      	adds	r3, r2, r3
 800bafa:	4a73      	ldr	r2, [pc, #460]	@ (800bcc8 <USB_EPStartXfer+0x124c>)
 800bafc:	4694      	mov	ip, r2
 800bafe:	4463      	add	r3, ip
 800bb00:	21d0      	movs	r1, #208	@ 0xd0
 800bb02:	187a      	adds	r2, r7, r1
 800bb04:	6013      	str	r3, [r2, #0]
 800bb06:	1d7b      	adds	r3, r7, #5
 800bb08:	33ff      	adds	r3, #255	@ 0xff
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	b29a      	uxth	r2, r3
 800bb0e:	187b      	adds	r3, r7, r1
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	801a      	strh	r2, [r3, #0]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	22c4      	movs	r2, #196	@ 0xc4
 800bb18:	18ba      	adds	r2, r7, r2
 800bb1a:	6013      	str	r3, [r2, #0]
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	785b      	ldrb	r3, [r3, #1]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d000      	beq.n	800bb26 <USB_EPStartXfer+0x10aa>
 800bb24:	e081      	b.n	800bc2a <USB_EPStartXfer+0x11ae>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	21bc      	movs	r1, #188	@ 0xbc
 800bb2a:	187a      	adds	r2, r7, r1
 800bb2c:	6013      	str	r3, [r2, #0]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2250      	movs	r2, #80	@ 0x50
 800bb32:	5a9b      	ldrh	r3, [r3, r2]
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	001a      	movs	r2, r3
 800bb38:	187b      	adds	r3, r7, r1
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	189b      	adds	r3, r3, r2
 800bb3e:	187a      	adds	r2, r7, r1
 800bb40:	6013      	str	r3, [r2, #0]
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	781b      	ldrb	r3, [r3, #0]
 800bb46:	00da      	lsls	r2, r3, #3
 800bb48:	187b      	adds	r3, r7, r1
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	18d3      	adds	r3, r2, r3
 800bb4e:	4a60      	ldr	r2, [pc, #384]	@ (800bcd0 <USB_EPStartXfer+0x1254>)
 800bb50:	4694      	mov	ip, r2
 800bb52:	4463      	add	r3, ip
 800bb54:	21b8      	movs	r1, #184	@ 0xb8
 800bb56:	187a      	adds	r2, r7, r1
 800bb58:	6013      	str	r3, [r2, #0]
 800bb5a:	187b      	adds	r3, r7, r1
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	881b      	ldrh	r3, [r3, #0]
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	059b      	lsls	r3, r3, #22
 800bb64:	0d9b      	lsrs	r3, r3, #22
 800bb66:	b29a      	uxth	r2, r3
 800bb68:	187b      	adds	r3, r7, r1
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	801a      	strh	r2, [r3, #0]
 800bb6e:	1d7b      	adds	r3, r7, #5
 800bb70:	33ff      	adds	r3, #255	@ 0xff
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d10a      	bne.n	800bb8e <USB_EPStartXfer+0x1112>
 800bb78:	187b      	adds	r3, r7, r1
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	881b      	ldrh	r3, [r3, #0]
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	4a52      	ldr	r2, [pc, #328]	@ (800bccc <USB_EPStartXfer+0x1250>)
 800bb82:	4313      	orrs	r3, r2
 800bb84:	b29a      	uxth	r2, r3
 800bb86:	187b      	adds	r3, r7, r1
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	801a      	strh	r2, [r3, #0]
 800bb8c:	e072      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
 800bb8e:	1d7b      	adds	r3, r7, #5
 800bb90:	33ff      	adds	r3, #255	@ 0xff
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb96:	d822      	bhi.n	800bbde <USB_EPStartXfer+0x1162>
 800bb98:	1d7b      	adds	r3, r7, #5
 800bb9a:	33ff      	adds	r3, #255	@ 0xff
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	085b      	lsrs	r3, r3, #1
 800bba0:	21d8      	movs	r1, #216	@ 0xd8
 800bba2:	187a      	adds	r2, r7, r1
 800bba4:	6013      	str	r3, [r2, #0]
 800bba6:	1d7b      	adds	r3, r7, #5
 800bba8:	33ff      	adds	r3, #255	@ 0xff
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	2201      	movs	r2, #1
 800bbae:	4013      	ands	r3, r2
 800bbb0:	d004      	beq.n	800bbbc <USB_EPStartXfer+0x1140>
 800bbb2:	187b      	adds	r3, r7, r1
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	187a      	adds	r2, r7, r1
 800bbba:	6013      	str	r3, [r2, #0]
 800bbbc:	21b8      	movs	r1, #184	@ 0xb8
 800bbbe:	187b      	adds	r3, r7, r1
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	b29a      	uxth	r2, r3
 800bbc6:	23d8      	movs	r3, #216	@ 0xd8
 800bbc8:	18fb      	adds	r3, r7, r3
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	b29b      	uxth	r3, r3
 800bbce:	029b      	lsls	r3, r3, #10
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	4313      	orrs	r3, r2
 800bbd4:	b29a      	uxth	r2, r3
 800bbd6:	187b      	adds	r3, r7, r1
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	801a      	strh	r2, [r3, #0]
 800bbdc:	e04a      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
 800bbde:	1d7b      	adds	r3, r7, #5
 800bbe0:	33ff      	adds	r3, #255	@ 0xff
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	095b      	lsrs	r3, r3, #5
 800bbe6:	21d8      	movs	r1, #216	@ 0xd8
 800bbe8:	187a      	adds	r2, r7, r1
 800bbea:	6013      	str	r3, [r2, #0]
 800bbec:	1d7b      	adds	r3, r7, #5
 800bbee:	33ff      	adds	r3, #255	@ 0xff
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	221f      	movs	r2, #31
 800bbf4:	4013      	ands	r3, r2
 800bbf6:	d104      	bne.n	800bc02 <USB_EPStartXfer+0x1186>
 800bbf8:	187b      	adds	r3, r7, r1
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	3b01      	subs	r3, #1
 800bbfe:	187a      	adds	r2, r7, r1
 800bc00:	6013      	str	r3, [r2, #0]
 800bc02:	21b8      	movs	r1, #184	@ 0xb8
 800bc04:	187b      	adds	r3, r7, r1
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	881b      	ldrh	r3, [r3, #0]
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	23d8      	movs	r3, #216	@ 0xd8
 800bc0e:	18fb      	adds	r3, r7, r3
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	029b      	lsls	r3, r3, #10
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	4a2b      	ldr	r2, [pc, #172]	@ (800bccc <USB_EPStartXfer+0x1250>)
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	b29a      	uxth	r2, r3
 800bc22:	187b      	adds	r3, r7, r1
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	801a      	strh	r2, [r3, #0]
 800bc28:	e024      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	785b      	ldrb	r3, [r3, #1]
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d120      	bne.n	800bc74 <USB_EPStartXfer+0x11f8>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2250      	movs	r2, #80	@ 0x50
 800bc36:	5a9b      	ldrh	r3, [r3, r2]
 800bc38:	b29b      	uxth	r3, r3
 800bc3a:	001a      	movs	r2, r3
 800bc3c:	21c4      	movs	r1, #196	@ 0xc4
 800bc3e:	187b      	adds	r3, r7, r1
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	189b      	adds	r3, r3, r2
 800bc44:	187a      	adds	r2, r7, r1
 800bc46:	6013      	str	r3, [r2, #0]
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	781b      	ldrb	r3, [r3, #0]
 800bc4c:	00da      	lsls	r2, r3, #3
 800bc4e:	187b      	adds	r3, r7, r1
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	18d3      	adds	r3, r2, r3
 800bc54:	4a1e      	ldr	r2, [pc, #120]	@ (800bcd0 <USB_EPStartXfer+0x1254>)
 800bc56:	4694      	mov	ip, r2
 800bc58:	4463      	add	r3, ip
 800bc5a:	21c0      	movs	r1, #192	@ 0xc0
 800bc5c:	187a      	adds	r2, r7, r1
 800bc5e:	6013      	str	r3, [r2, #0]
 800bc60:	1d7b      	adds	r3, r7, #5
 800bc62:	33ff      	adds	r3, #255	@ 0xff
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	187b      	adds	r3, r7, r1
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	801a      	strh	r2, [r3, #0]
 800bc6e:	e001      	b.n	800bc74 <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 800bc70:	2301      	movs	r3, #1
 800bc72:	e025      	b.n	800bcc0 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	18d3      	adds	r3, r2, r3
 800bc7e:	881b      	ldrh	r3, [r3, #0]
 800bc80:	b29a      	uxth	r2, r3
 800bc82:	208a      	movs	r0, #138	@ 0x8a
 800bc84:	183b      	adds	r3, r7, r0
 800bc86:	4913      	ldr	r1, [pc, #76]	@ (800bcd4 <USB_EPStartXfer+0x1258>)
 800bc88:	400a      	ands	r2, r1
 800bc8a:	801a      	strh	r2, [r3, #0]
 800bc8c:	183b      	adds	r3, r7, r0
 800bc8e:	183a      	adds	r2, r7, r0
 800bc90:	8812      	ldrh	r2, [r2, #0]
 800bc92:	2180      	movs	r1, #128	@ 0x80
 800bc94:	0149      	lsls	r1, r1, #5
 800bc96:	404a      	eors	r2, r1
 800bc98:	801a      	strh	r2, [r3, #0]
 800bc9a:	183b      	adds	r3, r7, r0
 800bc9c:	183a      	adds	r2, r7, r0
 800bc9e:	8812      	ldrh	r2, [r2, #0]
 800bca0:	2180      	movs	r1, #128	@ 0x80
 800bca2:	0189      	lsls	r1, r1, #6
 800bca4:	404a      	eors	r2, r1
 800bca6:	801a      	strh	r2, [r3, #0]
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	18d3      	adds	r3, r2, r3
 800bcb2:	183a      	adds	r2, r7, r0
 800bcb4:	8812      	ldrh	r2, [r2, #0]
 800bcb6:	4908      	ldr	r1, [pc, #32]	@ (800bcd8 <USB_EPStartXfer+0x125c>)
 800bcb8:	430a      	orrs	r2, r1
 800bcba:	b292      	uxth	r2, r2
 800bcbc:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800bcbe:	2300      	movs	r3, #0
}
 800bcc0:	0018      	movs	r0, r3
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	b043      	add	sp, #268	@ 0x10c
 800bcc6:	bd90      	pop	{r4, r7, pc}
 800bcc8:	00000402 	.word	0x00000402
 800bccc:	ffff8000 	.word	0xffff8000
 800bcd0:	00000406 	.word	0x00000406
 800bcd4:	ffffbf8f 	.word	0xffffbf8f
 800bcd8:	ffff8080 	.word	0xffff8080

0800bcdc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	785b      	ldrb	r3, [r3, #1]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d01d      	beq.n	800bd2a <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	18d3      	adds	r3, r2, r3
 800bcf8:	881b      	ldrh	r3, [r3, #0]
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	200c      	movs	r0, #12
 800bcfe:	183b      	adds	r3, r7, r0
 800bd00:	491b      	ldr	r1, [pc, #108]	@ (800bd70 <USB_EPSetStall+0x94>)
 800bd02:	400a      	ands	r2, r1
 800bd04:	801a      	strh	r2, [r3, #0]
 800bd06:	183b      	adds	r3, r7, r0
 800bd08:	183a      	adds	r2, r7, r0
 800bd0a:	8812      	ldrh	r2, [r2, #0]
 800bd0c:	2110      	movs	r1, #16
 800bd0e:	404a      	eors	r2, r1
 800bd10:	801a      	strh	r2, [r3, #0]
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	781b      	ldrb	r3, [r3, #0]
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	18d3      	adds	r3, r2, r3
 800bd1c:	183a      	adds	r2, r7, r0
 800bd1e:	8812      	ldrh	r2, [r2, #0]
 800bd20:	4914      	ldr	r1, [pc, #80]	@ (800bd74 <USB_EPSetStall+0x98>)
 800bd22:	430a      	orrs	r2, r1
 800bd24:	b292      	uxth	r2, r2
 800bd26:	801a      	strh	r2, [r3, #0]
 800bd28:	e01d      	b.n	800bd66 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	18d3      	adds	r3, r2, r3
 800bd34:	881b      	ldrh	r3, [r3, #0]
 800bd36:	b29a      	uxth	r2, r3
 800bd38:	200e      	movs	r0, #14
 800bd3a:	183b      	adds	r3, r7, r0
 800bd3c:	490e      	ldr	r1, [pc, #56]	@ (800bd78 <USB_EPSetStall+0x9c>)
 800bd3e:	400a      	ands	r2, r1
 800bd40:	801a      	strh	r2, [r3, #0]
 800bd42:	183b      	adds	r3, r7, r0
 800bd44:	183a      	adds	r2, r7, r0
 800bd46:	8812      	ldrh	r2, [r2, #0]
 800bd48:	2180      	movs	r1, #128	@ 0x80
 800bd4a:	0149      	lsls	r1, r1, #5
 800bd4c:	404a      	eors	r2, r1
 800bd4e:	801a      	strh	r2, [r3, #0]
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	18d3      	adds	r3, r2, r3
 800bd5a:	183a      	adds	r2, r7, r0
 800bd5c:	8812      	ldrh	r2, [r2, #0]
 800bd5e:	4905      	ldr	r1, [pc, #20]	@ (800bd74 <USB_EPSetStall+0x98>)
 800bd60:	430a      	orrs	r2, r1
 800bd62:	b292      	uxth	r2, r2
 800bd64:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800bd66:	2300      	movs	r3, #0
}
 800bd68:	0018      	movs	r0, r3
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	b004      	add	sp, #16
 800bd6e:	bd80      	pop	{r7, pc}
 800bd70:	ffff8fbf 	.word	0xffff8fbf
 800bd74:	ffff8080 	.word	0xffff8080
 800bd78:	ffffbf8f 	.word	0xffffbf8f

0800bd7c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b086      	sub	sp, #24
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
 800bd84:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	7b1b      	ldrb	r3, [r3, #12]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d000      	beq.n	800bd90 <USB_EPClearStall+0x14>
 800bd8e:	e095      	b.n	800bebc <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	785b      	ldrb	r3, [r3, #1]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d046      	beq.n	800be26 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bd98:	687a      	ldr	r2, [r7, #4]
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	18d2      	adds	r2, r2, r3
 800bda2:	2110      	movs	r1, #16
 800bda4:	187b      	adds	r3, r7, r1
 800bda6:	8812      	ldrh	r2, [r2, #0]
 800bda8:	801a      	strh	r2, [r3, #0]
 800bdaa:	187b      	adds	r3, r7, r1
 800bdac:	881b      	ldrh	r3, [r3, #0]
 800bdae:	2240      	movs	r2, #64	@ 0x40
 800bdb0:	4013      	ands	r3, r2
 800bdb2:	d016      	beq.n	800bde2 <USB_EPClearStall+0x66>
 800bdb4:	687a      	ldr	r2, [r7, #4]
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	781b      	ldrb	r3, [r3, #0]
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	18d3      	adds	r3, r2, r3
 800bdbe:	881b      	ldrh	r3, [r3, #0]
 800bdc0:	b29a      	uxth	r2, r3
 800bdc2:	200e      	movs	r0, #14
 800bdc4:	183b      	adds	r3, r7, r0
 800bdc6:	4940      	ldr	r1, [pc, #256]	@ (800bec8 <USB_EPClearStall+0x14c>)
 800bdc8:	400a      	ands	r2, r1
 800bdca:	801a      	strh	r2, [r3, #0]
 800bdcc:	687a      	ldr	r2, [r7, #4]
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	18d3      	adds	r3, r2, r3
 800bdd6:	183a      	adds	r2, r7, r0
 800bdd8:	8812      	ldrh	r2, [r2, #0]
 800bdda:	493c      	ldr	r1, [pc, #240]	@ (800becc <USB_EPClearStall+0x150>)
 800bddc:	430a      	orrs	r2, r1
 800bdde:	b292      	uxth	r2, r2
 800bde0:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	78db      	ldrb	r3, [r3, #3]
 800bde6:	2b01      	cmp	r3, #1
 800bde8:	d068      	beq.n	800bebc <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	009b      	lsls	r3, r3, #2
 800bdf2:	18d3      	adds	r3, r2, r3
 800bdf4:	881b      	ldrh	r3, [r3, #0]
 800bdf6:	b29a      	uxth	r2, r3
 800bdf8:	200c      	movs	r0, #12
 800bdfa:	183b      	adds	r3, r7, r0
 800bdfc:	4934      	ldr	r1, [pc, #208]	@ (800bed0 <USB_EPClearStall+0x154>)
 800bdfe:	400a      	ands	r2, r1
 800be00:	801a      	strh	r2, [r3, #0]
 800be02:	183b      	adds	r3, r7, r0
 800be04:	183a      	adds	r2, r7, r0
 800be06:	8812      	ldrh	r2, [r2, #0]
 800be08:	2120      	movs	r1, #32
 800be0a:	404a      	eors	r2, r1
 800be0c:	801a      	strh	r2, [r3, #0]
 800be0e:	687a      	ldr	r2, [r7, #4]
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	781b      	ldrb	r3, [r3, #0]
 800be14:	009b      	lsls	r3, r3, #2
 800be16:	18d3      	adds	r3, r2, r3
 800be18:	183a      	adds	r2, r7, r0
 800be1a:	8812      	ldrh	r2, [r2, #0]
 800be1c:	492d      	ldr	r1, [pc, #180]	@ (800bed4 <USB_EPClearStall+0x158>)
 800be1e:	430a      	orrs	r2, r1
 800be20:	b292      	uxth	r2, r2
 800be22:	801a      	strh	r2, [r3, #0]
 800be24:	e04a      	b.n	800bebc <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	781b      	ldrb	r3, [r3, #0]
 800be2c:	009b      	lsls	r3, r3, #2
 800be2e:	18d2      	adds	r2, r2, r3
 800be30:	2116      	movs	r1, #22
 800be32:	187b      	adds	r3, r7, r1
 800be34:	8812      	ldrh	r2, [r2, #0]
 800be36:	801a      	strh	r2, [r3, #0]
 800be38:	187b      	adds	r3, r7, r1
 800be3a:	881a      	ldrh	r2, [r3, #0]
 800be3c:	2380      	movs	r3, #128	@ 0x80
 800be3e:	01db      	lsls	r3, r3, #7
 800be40:	4013      	ands	r3, r2
 800be42:	d016      	beq.n	800be72 <USB_EPClearStall+0xf6>
 800be44:	687a      	ldr	r2, [r7, #4]
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	009b      	lsls	r3, r3, #2
 800be4c:	18d3      	adds	r3, r2, r3
 800be4e:	881b      	ldrh	r3, [r3, #0]
 800be50:	b29a      	uxth	r2, r3
 800be52:	2014      	movs	r0, #20
 800be54:	183b      	adds	r3, r7, r0
 800be56:	491c      	ldr	r1, [pc, #112]	@ (800bec8 <USB_EPClearStall+0x14c>)
 800be58:	400a      	ands	r2, r1
 800be5a:	801a      	strh	r2, [r3, #0]
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	18d3      	adds	r3, r2, r3
 800be66:	183a      	adds	r2, r7, r0
 800be68:	8812      	ldrh	r2, [r2, #0]
 800be6a:	491b      	ldr	r1, [pc, #108]	@ (800bed8 <USB_EPClearStall+0x15c>)
 800be6c:	430a      	orrs	r2, r1
 800be6e:	b292      	uxth	r2, r2
 800be70:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	009b      	lsls	r3, r3, #2
 800be7a:	18d3      	adds	r3, r2, r3
 800be7c:	881b      	ldrh	r3, [r3, #0]
 800be7e:	b29a      	uxth	r2, r3
 800be80:	2012      	movs	r0, #18
 800be82:	183b      	adds	r3, r7, r0
 800be84:	4915      	ldr	r1, [pc, #84]	@ (800bedc <USB_EPClearStall+0x160>)
 800be86:	400a      	ands	r2, r1
 800be88:	801a      	strh	r2, [r3, #0]
 800be8a:	183b      	adds	r3, r7, r0
 800be8c:	183a      	adds	r2, r7, r0
 800be8e:	8812      	ldrh	r2, [r2, #0]
 800be90:	2180      	movs	r1, #128	@ 0x80
 800be92:	0149      	lsls	r1, r1, #5
 800be94:	404a      	eors	r2, r1
 800be96:	801a      	strh	r2, [r3, #0]
 800be98:	183b      	adds	r3, r7, r0
 800be9a:	183a      	adds	r2, r7, r0
 800be9c:	8812      	ldrh	r2, [r2, #0]
 800be9e:	2180      	movs	r1, #128	@ 0x80
 800bea0:	0189      	lsls	r1, r1, #6
 800bea2:	404a      	eors	r2, r1
 800bea4:	801a      	strh	r2, [r3, #0]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	18d3      	adds	r3, r2, r3
 800beb0:	183a      	adds	r2, r7, r0
 800beb2:	8812      	ldrh	r2, [r2, #0]
 800beb4:	4907      	ldr	r1, [pc, #28]	@ (800bed4 <USB_EPClearStall+0x158>)
 800beb6:	430a      	orrs	r2, r1
 800beb8:	b292      	uxth	r2, r2
 800beba:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800bebc:	2300      	movs	r3, #0
}
 800bebe:	0018      	movs	r0, r3
 800bec0:	46bd      	mov	sp, r7
 800bec2:	b006      	add	sp, #24
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	46c0      	nop			@ (mov r8, r8)
 800bec8:	ffff8f8f 	.word	0xffff8f8f
 800becc:	ffff80c0 	.word	0xffff80c0
 800bed0:	ffff8fbf 	.word	0xffff8fbf
 800bed4:	ffff8080 	.word	0xffff8080
 800bed8:	ffffc080 	.word	0xffffc080
 800bedc:	ffffbf8f 	.word	0xffffbf8f

0800bee0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	000a      	movs	r2, r1
 800beea:	1cfb      	adds	r3, r7, #3
 800beec:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800beee:	1cfb      	adds	r3, r7, #3
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d103      	bne.n	800befe <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	224c      	movs	r2, #76	@ 0x4c
 800befa:	2180      	movs	r1, #128	@ 0x80
 800befc:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	0018      	movs	r0, r3
 800bf02:	46bd      	mov	sp, r7
 800bf04:	b002      	add	sp, #8
 800bf06:	bd80      	pop	{r7, pc}

0800bf08 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b082      	sub	sp, #8
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2258      	movs	r2, #88	@ 0x58
 800bf14:	5a9b      	ldrh	r3, [r3, r2]
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	4a05      	ldr	r2, [pc, #20]	@ (800bf30 <USB_DevConnect+0x28>)
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	b299      	uxth	r1, r3
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2258      	movs	r2, #88	@ 0x58
 800bf22:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800bf24:	2300      	movs	r3, #0
}
 800bf26:	0018      	movs	r0, r3
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	b002      	add	sp, #8
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	46c0      	nop			@ (mov r8, r8)
 800bf30:	ffff8000 	.word	0xffff8000

0800bf34 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2244      	movs	r2, #68	@ 0x44
 800bf40:	5a9b      	ldrh	r3, [r3, r2]
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bf46:	68fb      	ldr	r3, [r7, #12]
}
 800bf48:	0018      	movs	r0, r3
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	b004      	add	sp, #16
 800bf4e:	bd80      	pop	{r7, pc}

0800bf50 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b08a      	sub	sp, #40	@ 0x28
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	60f8      	str	r0, [r7, #12]
 800bf58:	60b9      	str	r1, [r7, #8]
 800bf5a:	0019      	movs	r1, r3
 800bf5c:	1dbb      	adds	r3, r7, #6
 800bf5e:	801a      	strh	r2, [r3, #0]
 800bf60:	1d3b      	adds	r3, r7, #4
 800bf62:	1c0a      	adds	r2, r1, #0
 800bf64:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800bf66:	1d3b      	adds	r3, r7, #4
 800bf68:	881b      	ldrh	r3, [r3, #0]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	085b      	lsrs	r3, r3, #1
 800bf6e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bf78:	1dbb      	adds	r3, r7, #6
 800bf7a:	881a      	ldrh	r2, [r3, #0]
 800bf7c:	697b      	ldr	r3, [r7, #20]
 800bf7e:	18d3      	adds	r3, r2, r3
 800bf80:	2280      	movs	r2, #128	@ 0x80
 800bf82:	00d2      	lsls	r2, r2, #3
 800bf84:	4694      	mov	ip, r2
 800bf86:	4463      	add	r3, ip
 800bf88:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bf8a:	69bb      	ldr	r3, [r7, #24]
 800bf8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf8e:	e021      	b.n	800bfd4 <USB_WritePMA+0x84>
  {
    WrVal = pBuf[0];
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	781a      	ldrb	r2, [r3, #0]
 800bf94:	2112      	movs	r1, #18
 800bf96:	187b      	adds	r3, r7, r1
 800bf98:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800bf9a:	69fb      	ldr	r3, [r7, #28]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	781b      	ldrb	r3, [r3, #0]
 800bfa0:	b21b      	sxth	r3, r3
 800bfa2:	021b      	lsls	r3, r3, #8
 800bfa4:	b21a      	sxth	r2, r3
 800bfa6:	187b      	adds	r3, r7, r1
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	5e1b      	ldrsh	r3, [r3, r0]
 800bfac:	4313      	orrs	r3, r2
 800bfae:	b21a      	sxth	r2, r3
 800bfb0:	187b      	adds	r3, r7, r1
 800bfb2:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800bfb4:	6a3b      	ldr	r3, [r7, #32]
 800bfb6:	187a      	adds	r2, r7, r1
 800bfb8:	8812      	ldrh	r2, [r2, #0]
 800bfba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bfbc:	6a3b      	ldr	r3, [r7, #32]
 800bfbe:	3302      	adds	r3, #2
 800bfc0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bfc8:	69fb      	ldr	r3, [r7, #28]
 800bfca:	3301      	adds	r3, #1
 800bfcc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd0:	3b01      	subs	r3, #1
 800bfd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1da      	bne.n	800bf90 <USB_WritePMA+0x40>
  }
}
 800bfda:	46c0      	nop			@ (mov r8, r8)
 800bfdc:	46c0      	nop			@ (mov r8, r8)
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	b00a      	add	sp, #40	@ 0x28
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b08a      	sub	sp, #40	@ 0x28
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	60f8      	str	r0, [r7, #12]
 800bfec:	60b9      	str	r1, [r7, #8]
 800bfee:	0019      	movs	r1, r3
 800bff0:	1dbb      	adds	r3, r7, #6
 800bff2:	801a      	strh	r2, [r3, #0]
 800bff4:	1d3b      	adds	r3, r7, #4
 800bff6:	1c0a      	adds	r2, r1, #0
 800bff8:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bffa:	1d3b      	adds	r3, r7, #4
 800bffc:	881b      	ldrh	r3, [r3, #0]
 800bffe:	085b      	lsrs	r3, r3, #1
 800c000:	b29b      	uxth	r3, r3
 800c002:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c00c:	1dbb      	adds	r3, r7, #6
 800c00e:	881a      	ldrh	r2, [r3, #0]
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	18d3      	adds	r3, r2, r3
 800c014:	2280      	movs	r2, #128	@ 0x80
 800c016:	00d2      	lsls	r2, r2, #3
 800c018:	4694      	mov	ip, r2
 800c01a:	4463      	add	r3, ip
 800c01c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c01e:	69bb      	ldr	r3, [r7, #24]
 800c020:	627b      	str	r3, [r7, #36]	@ 0x24
 800c022:	e018      	b.n	800c056 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c024:	6a3b      	ldr	r3, [r7, #32]
 800c026:	881b      	ldrh	r3, [r3, #0]
 800c028:	b29b      	uxth	r3, r3
 800c02a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c02c:	6a3b      	ldr	r3, [r7, #32]
 800c02e:	3302      	adds	r3, #2
 800c030:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c032:	693b      	ldr	r3, [r7, #16]
 800c034:	b2da      	uxtb	r2, r3
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c03a:	69fb      	ldr	r3, [r7, #28]
 800c03c:	3301      	adds	r3, #1
 800c03e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	0a1b      	lsrs	r3, r3, #8
 800c044:	b2da      	uxtb	r2, r3
 800c046:	69fb      	ldr	r3, [r7, #28]
 800c048:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	3301      	adds	r3, #1
 800c04e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c052:	3b01      	subs	r3, #1
 800c054:	627b      	str	r3, [r7, #36]	@ 0x24
 800c056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d1e3      	bne.n	800c024 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c05c:	1d3b      	adds	r3, r7, #4
 800c05e:	881b      	ldrh	r3, [r3, #0]
 800c060:	2201      	movs	r2, #1
 800c062:	4013      	ands	r3, r2
 800c064:	b29b      	uxth	r3, r3
 800c066:	2b00      	cmp	r3, #0
 800c068:	d007      	beq.n	800c07a <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	881b      	ldrh	r3, [r3, #0]
 800c06e:	b29b      	uxth	r3, r3
 800c070:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	b2da      	uxtb	r2, r3
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	701a      	strb	r2, [r3, #0]
  }
}
 800c07a:	46c0      	nop			@ (mov r8, r8)
 800c07c:	46bd      	mov	sp, r7
 800c07e:	b00a      	add	sp, #40	@ 0x28
 800c080:	bd80      	pop	{r7, pc}

0800c082 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c082:	b580      	push	{r7, lr}
 800c084:	b084      	sub	sp, #16
 800c086:	af00      	add	r7, sp, #0
 800c088:	6078      	str	r0, [r7, #4]
 800c08a:	000a      	movs	r2, r1
 800c08c:	1cfb      	adds	r3, r7, #3
 800c08e:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800c090:	230f      	movs	r3, #15
 800c092:	18fb      	adds	r3, r7, r3
 800c094:	2200      	movs	r2, #0
 800c096:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	7c1b      	ldrb	r3, [r3, #16]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d116      	bne.n	800c0ce <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c0a0:	2380      	movs	r3, #128	@ 0x80
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	2181      	movs	r1, #129	@ 0x81
 800c0aa:	f004 fee0 	bl	8010e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c0b4:	2380      	movs	r3, #128	@ 0x80
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	2202      	movs	r2, #2
 800c0bc:	2101      	movs	r1, #1
 800c0be:	f004 fed6 	bl	8010e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	23b6      	movs	r3, #182	@ 0xb6
 800c0c6:	005b      	lsls	r3, r3, #1
 800c0c8:	2101      	movs	r1, #1
 800c0ca:	50d1      	str	r1, [r2, r3]
 800c0cc:	e013      	b.n	800c0f6 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	2340      	movs	r3, #64	@ 0x40
 800c0d2:	2202      	movs	r2, #2
 800c0d4:	2181      	movs	r1, #129	@ 0x81
 800c0d6:	f004 feca 	bl	8010e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2201      	movs	r2, #1
 800c0de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	2340      	movs	r3, #64	@ 0x40
 800c0e4:	2202      	movs	r2, #2
 800c0e6:	2101      	movs	r1, #1
 800c0e8:	f004 fec1 	bl	8010e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	23b6      	movs	r3, #182	@ 0xb6
 800c0f0:	005b      	lsls	r3, r3, #1
 800c0f2:	2101      	movs	r1, #1
 800c0f4:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	2308      	movs	r3, #8
 800c0fa:	2203      	movs	r2, #3
 800c0fc:	2182      	movs	r1, #130	@ 0x82
 800c0fe:	f004 feb6 	bl	8010e6e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2201      	movs	r2, #1
 800c106:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c108:	2387      	movs	r3, #135	@ 0x87
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	0018      	movs	r0, r3
 800c10e:	f005 f845 	bl	801119c <USBD_static_malloc>
 800c112:	0001      	movs	r1, r0
 800c114:	687a      	ldr	r2, [r7, #4]
 800c116:	23ae      	movs	r3, #174	@ 0xae
 800c118:	009b      	lsls	r3, r3, #2
 800c11a:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	23ae      	movs	r3, #174	@ 0xae
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	58d3      	ldr	r3, [r2, r3]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d104      	bne.n	800c132 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800c128:	230f      	movs	r3, #15
 800c12a:	18fb      	adds	r3, r7, r3
 800c12c:	2201      	movs	r2, #1
 800c12e:	701a      	strb	r2, [r3, #0]
 800c130:	e02c      	b.n	800c18c <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c132:	687a      	ldr	r2, [r7, #4]
 800c134:	23ae      	movs	r3, #174	@ 0xae
 800c136:	009b      	lsls	r3, r3, #2
 800c138:	58d3      	ldr	r3, [r2, r3]
 800c13a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	23af      	movs	r3, #175	@ 0xaf
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	58d3      	ldr	r3, [r2, r3]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c148:	68ba      	ldr	r2, [r7, #8]
 800c14a:	2385      	movs	r3, #133	@ 0x85
 800c14c:	009b      	lsls	r3, r3, #2
 800c14e:	2100      	movs	r1, #0
 800c150:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800c152:	68ba      	ldr	r2, [r7, #8]
 800c154:	2386      	movs	r3, #134	@ 0x86
 800c156:	009b      	lsls	r3, r3, #2
 800c158:	2100      	movs	r1, #0
 800c15a:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	7c1b      	ldrb	r3, [r3, #16]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d10a      	bne.n	800c17a <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c164:	68ba      	ldr	r2, [r7, #8]
 800c166:	2381      	movs	r3, #129	@ 0x81
 800c168:	009b      	lsls	r3, r3, #2
 800c16a:	58d2      	ldr	r2, [r2, r3]
 800c16c:	2380      	movs	r3, #128	@ 0x80
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	2101      	movs	r1, #1
 800c174:	f004 ffc5 	bl	8011102 <USBD_LL_PrepareReceive>
 800c178:	e008      	b.n	800c18c <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c17a:	68ba      	ldr	r2, [r7, #8]
 800c17c:	2381      	movs	r3, #129	@ 0x81
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	58d2      	ldr	r2, [r2, r3]
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	2340      	movs	r3, #64	@ 0x40
 800c186:	2101      	movs	r1, #1
 800c188:	f004 ffbb 	bl	8011102 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800c18c:	230f      	movs	r3, #15
 800c18e:	18fb      	adds	r3, r7, r3
 800c190:	781b      	ldrb	r3, [r3, #0]
}
 800c192:	0018      	movs	r0, r3
 800c194:	46bd      	mov	sp, r7
 800c196:	b004      	add	sp, #16
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b084      	sub	sp, #16
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]
 800c1a2:	000a      	movs	r2, r1
 800c1a4:	1cfb      	adds	r3, r7, #3
 800c1a6:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800c1a8:	230f      	movs	r3, #15
 800c1aa:	18fb      	adds	r3, r7, r3
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2181      	movs	r1, #129	@ 0x81
 800c1b4:	0018      	movs	r0, r3
 800c1b6:	f004 fe91 	bl	8010edc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2101      	movs	r1, #1
 800c1c4:	0018      	movs	r0, r3
 800c1c6:	f004 fe89 	bl	8010edc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	23b6      	movs	r3, #182	@ 0xb6
 800c1ce:	005b      	lsls	r3, r3, #1
 800c1d0:	2100      	movs	r1, #0
 800c1d2:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2182      	movs	r1, #130	@ 0x82
 800c1d8:	0018      	movs	r0, r3
 800c1da:	f004 fe7f 	bl	8010edc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	23ae      	movs	r3, #174	@ 0xae
 800c1e8:	009b      	lsls	r3, r3, #2
 800c1ea:	58d3      	ldr	r3, [r2, r3]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d011      	beq.n	800c214 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	23af      	movs	r3, #175	@ 0xaf
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	58d3      	ldr	r3, [r2, r3]
 800c1f8:	685b      	ldr	r3, [r3, #4]
 800c1fa:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	23ae      	movs	r3, #174	@ 0xae
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	58d3      	ldr	r3, [r2, r3]
 800c204:	0018      	movs	r0, r3
 800c206:	f004 ffd5 	bl	80111b4 <USBD_static_free>
    pdev->pClassData = NULL;
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	23ae      	movs	r3, #174	@ 0xae
 800c20e:	009b      	lsls	r3, r3, #2
 800c210:	2100      	movs	r1, #0
 800c212:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800c214:	230f      	movs	r3, #15
 800c216:	18fb      	adds	r3, r7, r3
 800c218:	781b      	ldrb	r3, [r3, #0]
}
 800c21a:	0018      	movs	r0, r3
 800c21c:	46bd      	mov	sp, r7
 800c21e:	b004      	add	sp, #16
 800c220:	bd80      	pop	{r7, pc}
	...

0800c224 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	23ae      	movs	r3, #174	@ 0xae
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	58d3      	ldr	r3, [r2, r3]
 800c236:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c238:	230f      	movs	r3, #15
 800c23a:	18fb      	adds	r3, r7, r3
 800c23c:	2200      	movs	r2, #0
 800c23e:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800c240:	230c      	movs	r3, #12
 800c242:	18fb      	adds	r3, r7, r3
 800c244:	2200      	movs	r2, #0
 800c246:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800c248:	2317      	movs	r3, #23
 800c24a:	18fb      	adds	r3, r7, r3
 800c24c:	2200      	movs	r2, #0
 800c24e:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	001a      	movs	r2, r3
 800c256:	2360      	movs	r3, #96	@ 0x60
 800c258:	4013      	ands	r3, r2
 800c25a:	d03d      	beq.n	800c2d8 <USBD_CDC_Setup+0xb4>
 800c25c:	2b20      	cmp	r3, #32
 800c25e:	d000      	beq.n	800c262 <USBD_CDC_Setup+0x3e>
 800c260:	e094      	b.n	800c38c <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	88db      	ldrh	r3, [r3, #6]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d02b      	beq.n	800c2c2 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	b25b      	sxtb	r3, r3
 800c270:	2b00      	cmp	r3, #0
 800c272:	da12      	bge.n	800c29a <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c274:	687a      	ldr	r2, [r7, #4]
 800c276:	23af      	movs	r3, #175	@ 0xaf
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	58d3      	ldr	r3, [r2, r3]
 800c27c:	689b      	ldr	r3, [r3, #8]
 800c27e:	683a      	ldr	r2, [r7, #0]
 800c280:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800c282:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c284:	683a      	ldr	r2, [r7, #0]
 800c286:	88d2      	ldrh	r2, [r2, #6]
 800c288:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c28a:	6939      	ldr	r1, [r7, #16]
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	88da      	ldrh	r2, [r3, #6]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	0018      	movs	r0, r3
 800c294:	f001 fbaf 	bl	800d9f6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800c298:	e083      	b.n	800c3a2 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	7859      	ldrb	r1, [r3, #1]
 800c29e:	693a      	ldr	r2, [r7, #16]
 800c2a0:	2380      	movs	r3, #128	@ 0x80
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	88db      	ldrh	r3, [r3, #6]
 800c2aa:	b2d9      	uxtb	r1, r3
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	4a40      	ldr	r2, [pc, #256]	@ (800c3b0 <USBD_CDC_Setup+0x18c>)
 800c2b0:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c2b2:	6939      	ldr	r1, [r7, #16]
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	88da      	ldrh	r2, [r3, #6]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	0018      	movs	r0, r3
 800c2bc:	f001 fbce 	bl	800da5c <USBD_CtlPrepareRx>
      break;
 800c2c0:	e06f      	b.n	800c3a2 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	23af      	movs	r3, #175	@ 0xaf
 800c2c6:	009b      	lsls	r3, r3, #2
 800c2c8:	58d3      	ldr	r3, [r2, r3]
 800c2ca:	689b      	ldr	r3, [r3, #8]
 800c2cc:	683a      	ldr	r2, [r7, #0]
 800c2ce:	7850      	ldrb	r0, [r2, #1]
 800c2d0:	6839      	ldr	r1, [r7, #0]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	4798      	blx	r3
      break;
 800c2d6:	e064      	b.n	800c3a2 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	785b      	ldrb	r3, [r3, #1]
 800c2dc:	2b0b      	cmp	r3, #11
 800c2de:	d037      	beq.n	800c350 <USBD_CDC_Setup+0x12c>
 800c2e0:	dc47      	bgt.n	800c372 <USBD_CDC_Setup+0x14e>
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d002      	beq.n	800c2ec <USBD_CDC_Setup+0xc8>
 800c2e6:	2b0a      	cmp	r3, #10
 800c2e8:	d019      	beq.n	800c31e <USBD_CDC_Setup+0xfa>
 800c2ea:	e042      	b.n	800c372 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2ec:	687a      	ldr	r2, [r7, #4]
 800c2ee:	23a7      	movs	r3, #167	@ 0xa7
 800c2f0:	009b      	lsls	r3, r3, #2
 800c2f2:	5cd3      	ldrb	r3, [r2, r3]
 800c2f4:	2b03      	cmp	r3, #3
 800c2f6:	d107      	bne.n	800c308 <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800c2f8:	230c      	movs	r3, #12
 800c2fa:	18f9      	adds	r1, r7, r3
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2202      	movs	r2, #2
 800c300:	0018      	movs	r0, r3
 800c302:	f001 fb78 	bl	800d9f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c306:	e040      	b.n	800c38a <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	0011      	movs	r1, r2
 800c30e:	0018      	movs	r0, r3
 800c310:	f001 faf3 	bl	800d8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800c314:	2317      	movs	r3, #23
 800c316:	18fb      	adds	r3, r7, r3
 800c318:	2202      	movs	r2, #2
 800c31a:	701a      	strb	r2, [r3, #0]
          break;
 800c31c:	e035      	b.n	800c38a <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	23a7      	movs	r3, #167	@ 0xa7
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	5cd3      	ldrb	r3, [r2, r3]
 800c326:	2b03      	cmp	r3, #3
 800c328:	d107      	bne.n	800c33a <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800c32a:	230f      	movs	r3, #15
 800c32c:	18f9      	adds	r1, r7, r3
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2201      	movs	r2, #1
 800c332:	0018      	movs	r0, r3
 800c334:	f001 fb5f 	bl	800d9f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c338:	e027      	b.n	800c38a <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800c33a:	683a      	ldr	r2, [r7, #0]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	0011      	movs	r1, r2
 800c340:	0018      	movs	r0, r3
 800c342:	f001 fada 	bl	800d8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800c346:	2317      	movs	r3, #23
 800c348:	18fb      	adds	r3, r7, r3
 800c34a:	2202      	movs	r2, #2
 800c34c:	701a      	strb	r2, [r3, #0]
          break;
 800c34e:	e01c      	b.n	800c38a <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c350:	687a      	ldr	r2, [r7, #4]
 800c352:	23a7      	movs	r3, #167	@ 0xa7
 800c354:	009b      	lsls	r3, r3, #2
 800c356:	5cd3      	ldrb	r3, [r2, r3]
 800c358:	2b03      	cmp	r3, #3
 800c35a:	d015      	beq.n	800c388 <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	0011      	movs	r1, r2
 800c362:	0018      	movs	r0, r3
 800c364:	f001 fac9 	bl	800d8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800c368:	2317      	movs	r3, #23
 800c36a:	18fb      	adds	r3, r7, r3
 800c36c:	2202      	movs	r2, #2
 800c36e:	701a      	strb	r2, [r3, #0]
          }
          break;
 800c370:	e00a      	b.n	800c388 <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	0011      	movs	r1, r2
 800c378:	0018      	movs	r0, r3
 800c37a:	f001 fabe 	bl	800d8fa <USBD_CtlError>
          ret = USBD_FAIL;
 800c37e:	2317      	movs	r3, #23
 800c380:	18fb      	adds	r3, r7, r3
 800c382:	2202      	movs	r2, #2
 800c384:	701a      	strb	r2, [r3, #0]
          break;
 800c386:	e000      	b.n	800c38a <USBD_CDC_Setup+0x166>
          break;
 800c388:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800c38a:	e00a      	b.n	800c3a2 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800c38c:	683a      	ldr	r2, [r7, #0]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	0011      	movs	r1, r2
 800c392:	0018      	movs	r0, r3
 800c394:	f001 fab1 	bl	800d8fa <USBD_CtlError>
      ret = USBD_FAIL;
 800c398:	2317      	movs	r3, #23
 800c39a:	18fb      	adds	r3, r7, r3
 800c39c:	2202      	movs	r2, #2
 800c39e:	701a      	strb	r2, [r3, #0]
      break;
 800c3a0:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800c3a2:	2317      	movs	r3, #23
 800c3a4:	18fb      	adds	r3, r7, r3
 800c3a6:	781b      	ldrb	r3, [r3, #0]
}
 800c3a8:	0018      	movs	r0, r3
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	b006      	add	sp, #24
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	00000201 	.word	0x00000201

0800c3b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b084      	sub	sp, #16
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
 800c3bc:	000a      	movs	r2, r1
 800c3be:	1cfb      	adds	r3, r7, #3
 800c3c0:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	23ae      	movs	r3, #174	@ 0xae
 800c3c6:	009b      	lsls	r3, r3, #2
 800c3c8:	58d3      	ldr	r3, [r2, r3]
 800c3ca:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c3cc:	687a      	ldr	r2, [r7, #4]
 800c3ce:	23b0      	movs	r3, #176	@ 0xb0
 800c3d0:	009b      	lsls	r3, r3, #2
 800c3d2:	58d3      	ldr	r3, [r2, r3]
 800c3d4:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800c3d6:	687a      	ldr	r2, [r7, #4]
 800c3d8:	23ae      	movs	r3, #174	@ 0xae
 800c3da:	009b      	lsls	r3, r3, #2
 800c3dc:	58d3      	ldr	r3, [r2, r3]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d03e      	beq.n	800c460 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c3e2:	1cfb      	adds	r3, r7, #3
 800c3e4:	781a      	ldrb	r2, [r3, #0]
 800c3e6:	6879      	ldr	r1, [r7, #4]
 800c3e8:	0013      	movs	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	189b      	adds	r3, r3, r2
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	18cb      	adds	r3, r1, r3
 800c3f2:	331c      	adds	r3, #28
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d02b      	beq.n	800c452 <USBD_CDC_DataIn+0x9e>
 800c3fa:	1cfb      	adds	r3, r7, #3
 800c3fc:	781a      	ldrb	r2, [r3, #0]
 800c3fe:	6879      	ldr	r1, [r7, #4]
 800c400:	0013      	movs	r3, r2
 800c402:	009b      	lsls	r3, r3, #2
 800c404:	189b      	adds	r3, r3, r2
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	18cb      	adds	r3, r1, r3
 800c40a:	331c      	adds	r3, #28
 800c40c:	6818      	ldr	r0, [r3, #0]
 800c40e:	1cfb      	adds	r3, r7, #3
 800c410:	781a      	ldrb	r2, [r3, #0]
 800c412:	68b9      	ldr	r1, [r7, #8]
 800c414:	0013      	movs	r3, r2
 800c416:	009b      	lsls	r3, r3, #2
 800c418:	189b      	adds	r3, r3, r2
 800c41a:	00db      	lsls	r3, r3, #3
 800c41c:	18cb      	adds	r3, r1, r3
 800c41e:	3320      	adds	r3, #32
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	0019      	movs	r1, r3
 800c424:	f7f3 ff12 	bl	800024c <__aeabi_uidivmod>
 800c428:	1e0b      	subs	r3, r1, #0
 800c42a:	d112      	bne.n	800c452 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800c42c:	1cfb      	adds	r3, r7, #3
 800c42e:	781a      	ldrb	r2, [r3, #0]
 800c430:	6879      	ldr	r1, [r7, #4]
 800c432:	0013      	movs	r3, r2
 800c434:	009b      	lsls	r3, r3, #2
 800c436:	189b      	adds	r3, r3, r2
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	18cb      	adds	r3, r1, r3
 800c43c:	331c      	adds	r3, #28
 800c43e:	2200      	movs	r2, #0
 800c440:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c442:	1cfb      	adds	r3, r7, #3
 800c444:	7819      	ldrb	r1, [r3, #0]
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	2300      	movs	r3, #0
 800c44a:	2200      	movs	r2, #0
 800c44c:	f004 fe22 	bl	8011094 <USBD_LL_Transmit>
 800c450:	e004      	b.n	800c45c <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800c452:	68fa      	ldr	r2, [r7, #12]
 800c454:	2385      	movs	r3, #133	@ 0x85
 800c456:	009b      	lsls	r3, r3, #2
 800c458:	2100      	movs	r1, #0
 800c45a:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800c45c:	2300      	movs	r3, #0
 800c45e:	e000      	b.n	800c462 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800c460:	2302      	movs	r3, #2
  }
}
 800c462:	0018      	movs	r0, r3
 800c464:	46bd      	mov	sp, r7
 800c466:	b004      	add	sp, #16
 800c468:	bd80      	pop	{r7, pc}

0800c46a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b084      	sub	sp, #16
 800c46e:	af00      	add	r7, sp, #0
 800c470:	6078      	str	r0, [r7, #4]
 800c472:	000a      	movs	r2, r1
 800c474:	1cfb      	adds	r3, r7, #3
 800c476:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c478:	687a      	ldr	r2, [r7, #4]
 800c47a:	23ae      	movs	r3, #174	@ 0xae
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	58d3      	ldr	r3, [r2, r3]
 800c480:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c482:	1cfb      	adds	r3, r7, #3
 800c484:	781a      	ldrb	r2, [r3, #0]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	0011      	movs	r1, r2
 800c48a:	0018      	movs	r0, r3
 800c48c:	f004 fe70 	bl	8011170 <USBD_LL_GetRxDataSize>
 800c490:	0001      	movs	r1, r0
 800c492:	68fa      	ldr	r2, [r7, #12]
 800c494:	2383      	movs	r3, #131	@ 0x83
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	23ae      	movs	r3, #174	@ 0xae
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	58d3      	ldr	r3, [r2, r3]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d011      	beq.n	800c4ca <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c4a6:	687a      	ldr	r2, [r7, #4]
 800c4a8:	23af      	movs	r3, #175	@ 0xaf
 800c4aa:	009b      	lsls	r3, r3, #2
 800c4ac:	58d3      	ldr	r3, [r2, r3]
 800c4ae:	68da      	ldr	r2, [r3, #12]
 800c4b0:	68f9      	ldr	r1, [r7, #12]
 800c4b2:	2381      	movs	r3, #129	@ 0x81
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	58c8      	ldr	r0, [r1, r3]
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2183      	movs	r1, #131	@ 0x83
 800c4bc:	0089      	lsls	r1, r1, #2
 800c4be:	468c      	mov	ip, r1
 800c4c0:	4463      	add	r3, ip
 800c4c2:	0019      	movs	r1, r3
 800c4c4:	4790      	blx	r2

    return USBD_OK;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	e000      	b.n	800c4cc <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800c4ca:	2302      	movs	r3, #2
  }
}
 800c4cc:	0018      	movs	r0, r3
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	b004      	add	sp, #16
 800c4d2:	bd80      	pop	{r7, pc}

0800c4d4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c4d4:	b590      	push	{r4, r7, lr}
 800c4d6:	b085      	sub	sp, #20
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	23ae      	movs	r3, #174	@ 0xae
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	58d3      	ldr	r3, [r2, r3]
 800c4e4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c4e6:	687a      	ldr	r2, [r7, #4]
 800c4e8:	23af      	movs	r3, #175	@ 0xaf
 800c4ea:	009b      	lsls	r3, r3, #2
 800c4ec:	58d3      	ldr	r3, [r2, r3]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d018      	beq.n	800c524 <USBD_CDC_EP0_RxReady+0x50>
 800c4f2:	68fa      	ldr	r2, [r7, #12]
 800c4f4:	2380      	movs	r3, #128	@ 0x80
 800c4f6:	009b      	lsls	r3, r3, #2
 800c4f8:	5cd3      	ldrb	r3, [r2, r3]
 800c4fa:	2bff      	cmp	r3, #255	@ 0xff
 800c4fc:	d012      	beq.n	800c524 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	23af      	movs	r3, #175	@ 0xaf
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	58d3      	ldr	r3, [r2, r3]
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	68f9      	ldr	r1, [r7, #12]
 800c50a:	2280      	movs	r2, #128	@ 0x80
 800c50c:	0092      	lsls	r2, r2, #2
 800c50e:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800c510:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c512:	68fa      	ldr	r2, [r7, #12]
 800c514:	4c06      	ldr	r4, [pc, #24]	@ (800c530 <USBD_CDC_EP0_RxReady+0x5c>)
 800c516:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c518:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c51a:	68fa      	ldr	r2, [r7, #12]
 800c51c:	2380      	movs	r3, #128	@ 0x80
 800c51e:	009b      	lsls	r3, r3, #2
 800c520:	21ff      	movs	r1, #255	@ 0xff
 800c522:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800c524:	2300      	movs	r3, #0
}
 800c526:	0018      	movs	r0, r3
 800c528:	46bd      	mov	sp, r7
 800c52a:	b005      	add	sp, #20
 800c52c:	bd90      	pop	{r4, r7, pc}
 800c52e:	46c0      	nop			@ (mov r8, r8)
 800c530:	00000201 	.word	0x00000201

0800c534 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b082      	sub	sp, #8
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2243      	movs	r2, #67	@ 0x43
 800c540:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800c542:	4b02      	ldr	r3, [pc, #8]	@ (800c54c <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800c544:	0018      	movs	r0, r3
 800c546:	46bd      	mov	sp, r7
 800c548:	b002      	add	sp, #8
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	2000010c 	.word	0x2000010c

0800c550 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2243      	movs	r2, #67	@ 0x43
 800c55c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800c55e:	4b02      	ldr	r3, [pc, #8]	@ (800c568 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800c560:	0018      	movs	r0, r3
 800c562:	46bd      	mov	sp, r7
 800c564:	b002      	add	sp, #8
 800c566:	bd80      	pop	{r7, pc}
 800c568:	200000c8 	.word	0x200000c8

0800c56c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2243      	movs	r2, #67	@ 0x43
 800c578:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800c57a:	4b02      	ldr	r3, [pc, #8]	@ (800c584 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800c57c:	0018      	movs	r0, r3
 800c57e:	46bd      	mov	sp, r7
 800c580:	b002      	add	sp, #8
 800c582:	bd80      	pop	{r7, pc}
 800c584:	20000150 	.word	0x20000150

0800c588 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	220a      	movs	r2, #10
 800c594:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800c596:	4b02      	ldr	r3, [pc, #8]	@ (800c5a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800c598:	0018      	movs	r0, r3
 800c59a:	46bd      	mov	sp, r7
 800c59c:	b002      	add	sp, #8
 800c59e:	bd80      	pop	{r7, pc}
 800c5a0:	20000084 	.word	0x20000084

0800c5a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b084      	sub	sp, #16
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
 800c5ac:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c5ae:	200f      	movs	r0, #15
 800c5b0:	183b      	adds	r3, r7, r0
 800c5b2:	2202      	movs	r2, #2
 800c5b4:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d007      	beq.n	800c5cc <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800c5bc:	687a      	ldr	r2, [r7, #4]
 800c5be:	23af      	movs	r3, #175	@ 0xaf
 800c5c0:	009b      	lsls	r3, r3, #2
 800c5c2:	6839      	ldr	r1, [r7, #0]
 800c5c4:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800c5c6:	183b      	adds	r3, r7, r0
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800c5cc:	230f      	movs	r3, #15
 800c5ce:	18fb      	adds	r3, r7, r3
 800c5d0:	781b      	ldrb	r3, [r3, #0]
}
 800c5d2:	0018      	movs	r0, r3
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	b004      	add	sp, #16
 800c5d8:	bd80      	pop	{r7, pc}

0800c5da <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b086      	sub	sp, #24
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	60f8      	str	r0, [r7, #12]
 800c5e2:	60b9      	str	r1, [r7, #8]
 800c5e4:	1dbb      	adds	r3, r7, #6
 800c5e6:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c5e8:	68fa      	ldr	r2, [r7, #12]
 800c5ea:	23ae      	movs	r3, #174	@ 0xae
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	58d3      	ldr	r3, [r2, r3]
 800c5f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c5f2:	697a      	ldr	r2, [r7, #20]
 800c5f4:	2382      	movs	r3, #130	@ 0x82
 800c5f6:	009b      	lsls	r3, r3, #2
 800c5f8:	68b9      	ldr	r1, [r7, #8]
 800c5fa:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800c5fc:	1dbb      	adds	r3, r7, #6
 800c5fe:	8819      	ldrh	r1, [r3, #0]
 800c600:	697a      	ldr	r2, [r7, #20]
 800c602:	2384      	movs	r3, #132	@ 0x84
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800c608:	2300      	movs	r3, #0
}
 800c60a:	0018      	movs	r0, r3
 800c60c:	46bd      	mov	sp, r7
 800c60e:	b006      	add	sp, #24
 800c610:	bd80      	pop	{r7, pc}

0800c612 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800c612:	b580      	push	{r7, lr}
 800c614:	b084      	sub	sp, #16
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
 800c61a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	23ae      	movs	r3, #174	@ 0xae
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	58d3      	ldr	r3, [r2, r3]
 800c624:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c626:	68fa      	ldr	r2, [r7, #12]
 800c628:	2381      	movs	r3, #129	@ 0x81
 800c62a:	009b      	lsls	r3, r3, #2
 800c62c:	6839      	ldr	r1, [r7, #0]
 800c62e:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800c630:	2300      	movs	r3, #0
}
 800c632:	0018      	movs	r0, r3
 800c634:	46bd      	mov	sp, r7
 800c636:	b004      	add	sp, #16
 800c638:	bd80      	pop	{r7, pc}

0800c63a <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b084      	sub	sp, #16
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c642:	687a      	ldr	r2, [r7, #4]
 800c644:	23ae      	movs	r3, #174	@ 0xae
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	58d3      	ldr	r3, [r2, r3]
 800c64a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800c64c:	687a      	ldr	r2, [r7, #4]
 800c64e:	23ae      	movs	r3, #174	@ 0xae
 800c650:	009b      	lsls	r3, r3, #2
 800c652:	58d3      	ldr	r3, [r2, r3]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d022      	beq.n	800c69e <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	2385      	movs	r3, #133	@ 0x85
 800c65c:	009b      	lsls	r3, r3, #2
 800c65e:	58d3      	ldr	r3, [r2, r3]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d11a      	bne.n	800c69a <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c664:	68fa      	ldr	r2, [r7, #12]
 800c666:	2385      	movs	r3, #133	@ 0x85
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	2101      	movs	r1, #1
 800c66c:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c66e:	68fa      	ldr	r2, [r7, #12]
 800c670:	2384      	movs	r3, #132	@ 0x84
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	58d2      	ldr	r2, [r2, r3]
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	2382      	movs	r3, #130	@ 0x82
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800c682:	68fa      	ldr	r2, [r7, #12]
 800c684:	2384      	movs	r3, #132	@ 0x84
 800c686:	009b      	lsls	r3, r3, #2
 800c688:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	000a      	movs	r2, r1
 800c690:	2181      	movs	r1, #129	@ 0x81
 800c692:	f004 fcff 	bl	8011094 <USBD_LL_Transmit>

      return USBD_OK;
 800c696:	2300      	movs	r3, #0
 800c698:	e002      	b.n	800c6a0 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800c69a:	2301      	movs	r3, #1
 800c69c:	e000      	b.n	800c6a0 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800c69e:	2302      	movs	r3, #2
  }
}
 800c6a0:	0018      	movs	r0, r3
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	b004      	add	sp, #16
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c6b0:	687a      	ldr	r2, [r7, #4]
 800c6b2:	23ae      	movs	r3, #174	@ 0xae
 800c6b4:	009b      	lsls	r3, r3, #2
 800c6b6:	58d3      	ldr	r3, [r2, r3]
 800c6b8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	23ae      	movs	r3, #174	@ 0xae
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	58d3      	ldr	r3, [r2, r3]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d019      	beq.n	800c6fa <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	7c1b      	ldrb	r3, [r3, #16]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d10a      	bne.n	800c6e4 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c6ce:	68fa      	ldr	r2, [r7, #12]
 800c6d0:	2381      	movs	r3, #129	@ 0x81
 800c6d2:	009b      	lsls	r3, r3, #2
 800c6d4:	58d2      	ldr	r2, [r2, r3]
 800c6d6:	2380      	movs	r3, #128	@ 0x80
 800c6d8:	009b      	lsls	r3, r3, #2
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	2101      	movs	r1, #1
 800c6de:	f004 fd10 	bl	8011102 <USBD_LL_PrepareReceive>
 800c6e2:	e008      	b.n	800c6f6 <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c6e4:	68fa      	ldr	r2, [r7, #12]
 800c6e6:	2381      	movs	r3, #129	@ 0x81
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	58d2      	ldr	r2, [r2, r3]
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	2340      	movs	r3, #64	@ 0x40
 800c6f0:	2101      	movs	r1, #1
 800c6f2:	f004 fd06 	bl	8011102 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	e000      	b.n	800c6fc <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800c6fa:	2302      	movs	r3, #2
  }
}
 800c6fc:	0018      	movs	r0, r3
 800c6fe:	46bd      	mov	sp, r7
 800c700:	b004      	add	sp, #16
 800c702:	bd80      	pop	{r7, pc}

0800c704 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b084      	sub	sp, #16
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	60b9      	str	r1, [r7, #8]
 800c70e:	1dfb      	adds	r3, r7, #7
 800c710:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d101      	bne.n	800c71c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c718:	2302      	movs	r3, #2
 800c71a:	e020      	b.n	800c75e <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	23ad      	movs	r3, #173	@ 0xad
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	58d3      	ldr	r3, [r2, r3]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d004      	beq.n	800c732 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800c728:	68fa      	ldr	r2, [r7, #12]
 800c72a:	23ad      	movs	r3, #173	@ 0xad
 800c72c:	009b      	lsls	r3, r3, #2
 800c72e:	2100      	movs	r1, #0
 800c730:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d004      	beq.n	800c742 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c738:	68fa      	ldr	r2, [r7, #12]
 800c73a:	23ac      	movs	r3, #172	@ 0xac
 800c73c:	009b      	lsls	r3, r3, #2
 800c73e:	68b9      	ldr	r1, [r7, #8]
 800c740:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	23a7      	movs	r3, #167	@ 0xa7
 800c746:	009b      	lsls	r3, r3, #2
 800c748:	2101      	movs	r1, #1
 800c74a:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	1dfa      	adds	r2, r7, #7
 800c750:	7812      	ldrb	r2, [r2, #0]
 800c752:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	0018      	movs	r0, r3
 800c758:	f004 fb00 	bl	8010d5c <USBD_LL_Init>

  return USBD_OK;
 800c75c:	2300      	movs	r3, #0
}
 800c75e:	0018      	movs	r0, r3
 800c760:	46bd      	mov	sp, r7
 800c762:	b004      	add	sp, #16
 800c764:	bd80      	pop	{r7, pc}

0800c766 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c766:	b580      	push	{r7, lr}
 800c768:	b084      	sub	sp, #16
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800c770:	200f      	movs	r0, #15
 800c772:	183b      	adds	r3, r7, r0
 800c774:	2200      	movs	r2, #0
 800c776:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d008      	beq.n	800c790 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	23ad      	movs	r3, #173	@ 0xad
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	6839      	ldr	r1, [r7, #0]
 800c786:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800c788:	183b      	adds	r3, r7, r0
 800c78a:	2200      	movs	r2, #0
 800c78c:	701a      	strb	r2, [r3, #0]
 800c78e:	e003      	b.n	800c798 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c790:	230f      	movs	r3, #15
 800c792:	18fb      	adds	r3, r7, r3
 800c794:	2202      	movs	r2, #2
 800c796:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800c798:	230f      	movs	r3, #15
 800c79a:	18fb      	adds	r3, r7, r3
 800c79c:	781b      	ldrb	r3, [r3, #0]
}
 800c79e:	0018      	movs	r0, r3
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	b004      	add	sp, #16
 800c7a4:	bd80      	pop	{r7, pc}

0800c7a6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b082      	sub	sp, #8
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	0018      	movs	r0, r3
 800c7b2:	f004 fb37 	bl	8010e24 <USBD_LL_Start>

  return USBD_OK;
 800c7b6:	2300      	movs	r3, #0
}
 800c7b8:	0018      	movs	r0, r3
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	b002      	add	sp, #8
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	0018      	movs	r0, r3
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	b002      	add	sp, #8
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c7d2:	b590      	push	{r4, r7, lr}
 800c7d4:	b085      	sub	sp, #20
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	000a      	movs	r2, r1
 800c7dc:	1cfb      	adds	r3, r7, #3
 800c7de:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c7e0:	240f      	movs	r4, #15
 800c7e2:	193b      	adds	r3, r7, r4
 800c7e4:	2202      	movs	r2, #2
 800c7e6:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	23ad      	movs	r3, #173	@ 0xad
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	58d3      	ldr	r3, [r2, r3]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00e      	beq.n	800c812 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	23ad      	movs	r3, #173	@ 0xad
 800c7f8:	009b      	lsls	r3, r3, #2
 800c7fa:	58d3      	ldr	r3, [r2, r3]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	1cfa      	adds	r2, r7, #3
 800c800:	7811      	ldrb	r1, [r2, #0]
 800c802:	687a      	ldr	r2, [r7, #4]
 800c804:	0010      	movs	r0, r2
 800c806:	4798      	blx	r3
 800c808:	1e03      	subs	r3, r0, #0
 800c80a:	d102      	bne.n	800c812 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800c80c:	193b      	adds	r3, r7, r4
 800c80e:	2200      	movs	r2, #0
 800c810:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800c812:	230f      	movs	r3, #15
 800c814:	18fb      	adds	r3, r7, r3
 800c816:	781b      	ldrb	r3, [r3, #0]
}
 800c818:	0018      	movs	r0, r3
 800c81a:	46bd      	mov	sp, r7
 800c81c:	b005      	add	sp, #20
 800c81e:	bd90      	pop	{r4, r7, pc}

0800c820 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b082      	sub	sp, #8
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	000a      	movs	r2, r1
 800c82a:	1cfb      	adds	r3, r7, #3
 800c82c:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	23ad      	movs	r3, #173	@ 0xad
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	58d3      	ldr	r3, [r2, r3]
 800c836:	685b      	ldr	r3, [r3, #4]
 800c838:	1cfa      	adds	r2, r7, #3
 800c83a:	7811      	ldrb	r1, [r2, #0]
 800c83c:	687a      	ldr	r2, [r7, #4]
 800c83e:	0010      	movs	r0, r2
 800c840:	4798      	blx	r3

  return USBD_OK;
 800c842:	2300      	movs	r3, #0
}
 800c844:	0018      	movs	r0, r3
 800c846:	46bd      	mov	sp, r7
 800c848:	b002      	add	sp, #8
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b082      	sub	sp, #8
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	22aa      	movs	r2, #170	@ 0xaa
 800c85a:	0092      	lsls	r2, r2, #2
 800c85c:	4694      	mov	ip, r2
 800c85e:	4463      	add	r3, ip
 800c860:	683a      	ldr	r2, [r7, #0]
 800c862:	0011      	movs	r1, r2
 800c864:	0018      	movs	r0, r3
 800c866:	f001 f810 	bl	800d88a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c86a:	687a      	ldr	r2, [r7, #4]
 800c86c:	23a5      	movs	r3, #165	@ 0xa5
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	2101      	movs	r1, #1
 800c872:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	4a23      	ldr	r2, [pc, #140]	@ (800c904 <USBD_LL_SetupStage+0xb8>)
 800c878:	5a9b      	ldrh	r3, [r3, r2]
 800c87a:	0019      	movs	r1, r3
 800c87c:	687a      	ldr	r2, [r7, #4]
 800c87e:	23a6      	movs	r3, #166	@ 0xa6
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	23aa      	movs	r3, #170	@ 0xaa
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	5cd3      	ldrb	r3, [r2, r3]
 800c88c:	001a      	movs	r2, r3
 800c88e:	231f      	movs	r3, #31
 800c890:	4013      	ands	r3, r2
 800c892:	2b02      	cmp	r3, #2
 800c894:	d019      	beq.n	800c8ca <USBD_LL_SetupStage+0x7e>
 800c896:	d822      	bhi.n	800c8de <USBD_LL_SetupStage+0x92>
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d002      	beq.n	800c8a2 <USBD_LL_SetupStage+0x56>
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d00a      	beq.n	800c8b6 <USBD_LL_SetupStage+0x6a>
 800c8a0:	e01d      	b.n	800c8de <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	22aa      	movs	r2, #170	@ 0xaa
 800c8a6:	0092      	lsls	r2, r2, #2
 800c8a8:	189a      	adds	r2, r3, r2
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	0011      	movs	r1, r2
 800c8ae:	0018      	movs	r0, r3
 800c8b0:	f000 fa10 	bl	800ccd4 <USBD_StdDevReq>
      break;
 800c8b4:	e020      	b.n	800c8f8 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	22aa      	movs	r2, #170	@ 0xaa
 800c8ba:	0092      	lsls	r2, r2, #2
 800c8bc:	189a      	adds	r2, r3, r2
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	0011      	movs	r1, r2
 800c8c2:	0018      	movs	r0, r3
 800c8c4:	f000 fa78 	bl	800cdb8 <USBD_StdItfReq>
      break;
 800c8c8:	e016      	b.n	800c8f8 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	22aa      	movs	r2, #170	@ 0xaa
 800c8ce:	0092      	lsls	r2, r2, #2
 800c8d0:	189a      	adds	r2, r3, r2
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	0011      	movs	r1, r2
 800c8d6:	0018      	movs	r0, r3
 800c8d8:	f000 fac5 	bl	800ce66 <USBD_StdEPReq>
      break;
 800c8dc:	e00c      	b.n	800c8f8 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c8de:	687a      	ldr	r2, [r7, #4]
 800c8e0:	23aa      	movs	r3, #170	@ 0xaa
 800c8e2:	009b      	lsls	r3, r3, #2
 800c8e4:	5cd3      	ldrb	r3, [r2, r3]
 800c8e6:	227f      	movs	r2, #127	@ 0x7f
 800c8e8:	4393      	bics	r3, r2
 800c8ea:	b2da      	uxtb	r2, r3
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	0011      	movs	r1, r2
 800c8f0:	0018      	movs	r0, r3
 800c8f2:	f004 fb1e 	bl	8010f32 <USBD_LL_StallEP>
      break;
 800c8f6:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800c8f8:	2300      	movs	r3, #0
}
 800c8fa:	0018      	movs	r0, r3
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	b002      	add	sp, #8
 800c900:	bd80      	pop	{r7, pc}
 800c902:	46c0      	nop			@ (mov r8, r8)
 800c904:	000002ae 	.word	0x000002ae

0800c908 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b086      	sub	sp, #24
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	607a      	str	r2, [r7, #4]
 800c912:	200b      	movs	r0, #11
 800c914:	183b      	adds	r3, r7, r0
 800c916:	1c0a      	adds	r2, r1, #0
 800c918:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c91a:	183b      	adds	r3, r7, r0
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d154      	bne.n	800c9cc <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	3355      	adds	r3, #85	@ 0x55
 800c926:	33ff      	adds	r3, #255	@ 0xff
 800c928:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	23a5      	movs	r3, #165	@ 0xa5
 800c92e:	009b      	lsls	r3, r3, #2
 800c930:	58d3      	ldr	r3, [r2, r3]
 800c932:	2b03      	cmp	r3, #3
 800c934:	d139      	bne.n	800c9aa <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	68da      	ldr	r2, [r3, #12]
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	429a      	cmp	r2, r3
 800c940:	d919      	bls.n	800c976 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	68da      	ldr	r2, [r3, #12]
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	1ad2      	subs	r2, r2, r3
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	68da      	ldr	r2, [r3, #12]
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c958:	429a      	cmp	r2, r3
 800c95a:	d203      	bcs.n	800c964 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c960:	b29b      	uxth	r3, r3
 800c962:	e002      	b.n	800c96a <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c968:	b29b      	uxth	r3, r3
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	68f8      	ldr	r0, [r7, #12]
 800c96e:	001a      	movs	r2, r3
 800c970:	f001 f898 	bl	800daa4 <USBD_CtlContinueRx>
 800c974:	e045      	b.n	800ca02 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	23ad      	movs	r3, #173	@ 0xad
 800c97a:	009b      	lsls	r3, r3, #2
 800c97c:	58d3      	ldr	r3, [r2, r3]
 800c97e:	691b      	ldr	r3, [r3, #16]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d00d      	beq.n	800c9a0 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c984:	68fa      	ldr	r2, [r7, #12]
 800c986:	23a7      	movs	r3, #167	@ 0xa7
 800c988:	009b      	lsls	r3, r3, #2
 800c98a:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c98c:	2b03      	cmp	r3, #3
 800c98e:	d107      	bne.n	800c9a0 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c990:	68fa      	ldr	r2, [r7, #12]
 800c992:	23ad      	movs	r3, #173	@ 0xad
 800c994:	009b      	lsls	r3, r3, #2
 800c996:	58d3      	ldr	r3, [r2, r3]
 800c998:	691b      	ldr	r3, [r3, #16]
 800c99a:	68fa      	ldr	r2, [r7, #12]
 800c99c:	0010      	movs	r0, r2
 800c99e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	0018      	movs	r0, r3
 800c9a4:	f001 f891 	bl	800daca <USBD_CtlSendStatus>
 800c9a8:	e02b      	b.n	800ca02 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c9aa:	68fa      	ldr	r2, [r7, #12]
 800c9ac:	23a5      	movs	r3, #165	@ 0xa5
 800c9ae:	009b      	lsls	r3, r3, #2
 800c9b0:	58d3      	ldr	r3, [r2, r3]
 800c9b2:	2b05      	cmp	r3, #5
 800c9b4:	d125      	bne.n	800ca02 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c9b6:	68fa      	ldr	r2, [r7, #12]
 800c9b8:	23a5      	movs	r3, #165	@ 0xa5
 800c9ba:	009b      	lsls	r3, r3, #2
 800c9bc:	2100      	movs	r1, #0
 800c9be:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2100      	movs	r1, #0
 800c9c4:	0018      	movs	r0, r3
 800c9c6:	f004 fab4 	bl	8010f32 <USBD_LL_StallEP>
 800c9ca:	e01a      	b.n	800ca02 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c9cc:	68fa      	ldr	r2, [r7, #12]
 800c9ce:	23ad      	movs	r3, #173	@ 0xad
 800c9d0:	009b      	lsls	r3, r3, #2
 800c9d2:	58d3      	ldr	r3, [r2, r3]
 800c9d4:	699b      	ldr	r3, [r3, #24]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d011      	beq.n	800c9fe <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c9da:	68fa      	ldr	r2, [r7, #12]
 800c9dc:	23a7      	movs	r3, #167	@ 0xa7
 800c9de:	009b      	lsls	r3, r3, #2
 800c9e0:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800c9e2:	2b03      	cmp	r3, #3
 800c9e4:	d10b      	bne.n	800c9fe <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c9e6:	68fa      	ldr	r2, [r7, #12]
 800c9e8:	23ad      	movs	r3, #173	@ 0xad
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	58d3      	ldr	r3, [r2, r3]
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	220b      	movs	r2, #11
 800c9f2:	18ba      	adds	r2, r7, r2
 800c9f4:	7811      	ldrb	r1, [r2, #0]
 800c9f6:	68fa      	ldr	r2, [r7, #12]
 800c9f8:	0010      	movs	r0, r2
 800c9fa:	4798      	blx	r3
 800c9fc:	e001      	b.n	800ca02 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e000      	b.n	800ca04 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800ca02:	2300      	movs	r3, #0
}
 800ca04:	0018      	movs	r0, r3
 800ca06:	46bd      	mov	sp, r7
 800ca08:	b006      	add	sp, #24
 800ca0a:	bd80      	pop	{r7, pc}

0800ca0c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b086      	sub	sp, #24
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	60f8      	str	r0, [r7, #12]
 800ca14:	607a      	str	r2, [r7, #4]
 800ca16:	200b      	movs	r0, #11
 800ca18:	183b      	adds	r3, r7, r0
 800ca1a:	1c0a      	adds	r2, r1, #0
 800ca1c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ca1e:	183b      	adds	r3, r7, r0
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d000      	beq.n	800ca28 <USBD_LL_DataInStage+0x1c>
 800ca26:	e08e      	b.n	800cb46 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	3314      	adds	r3, #20
 800ca2c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ca2e:	68fa      	ldr	r2, [r7, #12]
 800ca30:	23a5      	movs	r3, #165	@ 0xa5
 800ca32:	009b      	lsls	r3, r3, #2
 800ca34:	58d3      	ldr	r3, [r2, r3]
 800ca36:	2b02      	cmp	r3, #2
 800ca38:	d164      	bne.n	800cb04 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	68da      	ldr	r2, [r3, #12]
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	691b      	ldr	r3, [r3, #16]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d915      	bls.n	800ca72 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	68da      	ldr	r2, [r3, #12]
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	691b      	ldr	r3, [r3, #16]
 800ca4e:	1ad2      	subs	r2, r2, r3
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ca54:	697b      	ldr	r3, [r7, #20]
 800ca56:	68db      	ldr	r3, [r3, #12]
 800ca58:	b29a      	uxth	r2, r3
 800ca5a:	6879      	ldr	r1, [r7, #4]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	0018      	movs	r0, r3
 800ca60:	f000 ffe9 	bl	800da36 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca64:	68f8      	ldr	r0, [r7, #12]
 800ca66:	2300      	movs	r3, #0
 800ca68:	2200      	movs	r2, #0
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	f004 fb49 	bl	8011102 <USBD_LL_PrepareReceive>
 800ca70:	e059      	b.n	800cb26 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	689a      	ldr	r2, [r3, #8]
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	691b      	ldr	r3, [r3, #16]
 800ca7a:	0019      	movs	r1, r3
 800ca7c:	0010      	movs	r0, r2
 800ca7e:	f7f3 fbe5 	bl	800024c <__aeabi_uidivmod>
 800ca82:	1e0b      	subs	r3, r1, #0
 800ca84:	d11f      	bne.n	800cac6 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	689a      	ldr	r2, [r3, #8]
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d319      	bcc.n	800cac6 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	689a      	ldr	r2, [r3, #8]
 800ca96:	68f9      	ldr	r1, [r7, #12]
 800ca98:	23a6      	movs	r3, #166	@ 0xa6
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d211      	bcs.n	800cac6 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2200      	movs	r2, #0
 800caa6:	2100      	movs	r1, #0
 800caa8:	0018      	movs	r0, r3
 800caaa:	f000 ffc4 	bl	800da36 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	23a6      	movs	r3, #166	@ 0xa6
 800cab2:	009b      	lsls	r3, r3, #2
 800cab4:	2100      	movs	r1, #0
 800cab6:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cab8:	68f8      	ldr	r0, [r7, #12]
 800caba:	2300      	movs	r3, #0
 800cabc:	2200      	movs	r2, #0
 800cabe:	2100      	movs	r1, #0
 800cac0:	f004 fb1f 	bl	8011102 <USBD_LL_PrepareReceive>
 800cac4:	e02f      	b.n	800cb26 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800cac6:	68fa      	ldr	r2, [r7, #12]
 800cac8:	23ad      	movs	r3, #173	@ 0xad
 800caca:	009b      	lsls	r3, r3, #2
 800cacc:	58d3      	ldr	r3, [r2, r3]
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d00d      	beq.n	800caf0 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	23a7      	movs	r3, #167	@ 0xa7
 800cad8:	009b      	lsls	r3, r3, #2
 800cada:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800cadc:	2b03      	cmp	r3, #3
 800cade:	d107      	bne.n	800caf0 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800cae0:	68fa      	ldr	r2, [r7, #12]
 800cae2:	23ad      	movs	r3, #173	@ 0xad
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	58d3      	ldr	r3, [r2, r3]
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	68fa      	ldr	r2, [r7, #12]
 800caec:	0010      	movs	r0, r2
 800caee:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2180      	movs	r1, #128	@ 0x80
 800caf4:	0018      	movs	r0, r3
 800caf6:	f004 fa1c 	bl	8010f32 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	0018      	movs	r0, r3
 800cafe:	f000 fff8 	bl	800daf2 <USBD_CtlReceiveStatus>
 800cb02:	e010      	b.n	800cb26 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cb04:	68fa      	ldr	r2, [r7, #12]
 800cb06:	23a5      	movs	r3, #165	@ 0xa5
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	58d3      	ldr	r3, [r2, r3]
 800cb0c:	2b04      	cmp	r3, #4
 800cb0e:	d005      	beq.n	800cb1c <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	23a5      	movs	r3, #165	@ 0xa5
 800cb14:	009b      	lsls	r3, r3, #2
 800cb16:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d104      	bne.n	800cb26 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2180      	movs	r1, #128	@ 0x80
 800cb20:	0018      	movs	r0, r3
 800cb22:	f004 fa06 	bl	8010f32 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800cb26:	68fa      	ldr	r2, [r7, #12]
 800cb28:	23a8      	movs	r3, #168	@ 0xa8
 800cb2a:	009b      	lsls	r3, r3, #2
 800cb2c:	5cd3      	ldrb	r3, [r2, r3]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d124      	bne.n	800cb7c <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	0018      	movs	r0, r3
 800cb36:	f7ff fe43 	bl	800c7c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cb3a:	68fa      	ldr	r2, [r7, #12]
 800cb3c:	23a8      	movs	r3, #168	@ 0xa8
 800cb3e:	009b      	lsls	r3, r3, #2
 800cb40:	2100      	movs	r1, #0
 800cb42:	54d1      	strb	r1, [r2, r3]
 800cb44:	e01a      	b.n	800cb7c <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800cb46:	68fa      	ldr	r2, [r7, #12]
 800cb48:	23ad      	movs	r3, #173	@ 0xad
 800cb4a:	009b      	lsls	r3, r3, #2
 800cb4c:	58d3      	ldr	r3, [r2, r3]
 800cb4e:	695b      	ldr	r3, [r3, #20]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d011      	beq.n	800cb78 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	23a7      	movs	r3, #167	@ 0xa7
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800cb5c:	2b03      	cmp	r3, #3
 800cb5e:	d10b      	bne.n	800cb78 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800cb60:	68fa      	ldr	r2, [r7, #12]
 800cb62:	23ad      	movs	r3, #173	@ 0xad
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	58d3      	ldr	r3, [r2, r3]
 800cb68:	695b      	ldr	r3, [r3, #20]
 800cb6a:	220b      	movs	r2, #11
 800cb6c:	18ba      	adds	r2, r7, r2
 800cb6e:	7811      	ldrb	r1, [r2, #0]
 800cb70:	68fa      	ldr	r2, [r7, #12]
 800cb72:	0010      	movs	r0, r2
 800cb74:	4798      	blx	r3
 800cb76:	e001      	b.n	800cb7c <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cb78:	2302      	movs	r3, #2
 800cb7a:	e000      	b.n	800cb7e <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	0018      	movs	r0, r3
 800cb80:	46bd      	mov	sp, r7
 800cb82:	b006      	add	sp, #24
 800cb84:	bd80      	pop	{r7, pc}

0800cb86 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b082      	sub	sp, #8
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	2340      	movs	r3, #64	@ 0x40
 800cb92:	2200      	movs	r2, #0
 800cb94:	2100      	movs	r1, #0
 800cb96:	f004 f96a 	bl	8010e6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cb9a:	687a      	ldr	r2, [r7, #4]
 800cb9c:	23ac      	movs	r3, #172	@ 0xac
 800cb9e:	005b      	lsls	r3, r3, #1
 800cba0:	2101      	movs	r1, #1
 800cba2:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	23b2      	movs	r3, #178	@ 0xb2
 800cba8:	005b      	lsls	r3, r3, #1
 800cbaa:	2140      	movs	r1, #64	@ 0x40
 800cbac:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	2340      	movs	r3, #64	@ 0x40
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	2180      	movs	r1, #128	@ 0x80
 800cbb6:	f004 f95a 	bl	8010e6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2240      	movs	r2, #64	@ 0x40
 800cbc4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	23a7      	movs	r3, #167	@ 0xa7
 800cbca:	009b      	lsls	r3, r3, #2
 800cbcc:	2101      	movs	r1, #1
 800cbce:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800cbd0:	687a      	ldr	r2, [r7, #4]
 800cbd2:	23a5      	movs	r3, #165	@ 0xa5
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	2100      	movs	r1, #0
 800cbd8:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	23a9      	movs	r3, #169	@ 0xa9
 800cbe4:	009b      	lsls	r3, r3, #2
 800cbe6:	2100      	movs	r1, #0
 800cbe8:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800cbea:	687a      	ldr	r2, [r7, #4]
 800cbec:	23ae      	movs	r3, #174	@ 0xae
 800cbee:	009b      	lsls	r3, r3, #2
 800cbf0:	58d3      	ldr	r3, [r2, r3]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d00a      	beq.n	800cc0c <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cbf6:	687a      	ldr	r2, [r7, #4]
 800cbf8:	23ad      	movs	r3, #173	@ 0xad
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	58d3      	ldr	r3, [r2, r3]
 800cbfe:	685a      	ldr	r2, [r3, #4]
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	b2d9      	uxtb	r1, r3
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	0018      	movs	r0, r3
 800cc0a:	4790      	blx	r2
  }

  return USBD_OK;
 800cc0c:	2300      	movs	r3, #0
}
 800cc0e:	0018      	movs	r0, r3
 800cc10:	46bd      	mov	sp, r7
 800cc12:	b002      	add	sp, #8
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b082      	sub	sp, #8
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
 800cc1e:	000a      	movs	r2, r1
 800cc20:	1cfb      	adds	r3, r7, #3
 800cc22:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	1cfa      	adds	r2, r7, #3
 800cc28:	7812      	ldrb	r2, [r2, #0]
 800cc2a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cc2c:	2300      	movs	r3, #0
}
 800cc2e:	0018      	movs	r0, r3
 800cc30:	46bd      	mov	sp, r7
 800cc32:	b002      	add	sp, #8
 800cc34:	bd80      	pop	{r7, pc}
	...

0800cc38 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	23a7      	movs	r3, #167	@ 0xa7
 800cc44:	009b      	lsls	r3, r3, #2
 800cc46:	5cd1      	ldrb	r1, [r2, r3]
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	4a06      	ldr	r2, [pc, #24]	@ (800cc64 <USBD_LL_Suspend+0x2c>)
 800cc4c:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	23a7      	movs	r3, #167	@ 0xa7
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	2104      	movs	r1, #4
 800cc56:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800cc58:	2300      	movs	r3, #0
}
 800cc5a:	0018      	movs	r0, r3
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	b002      	add	sp, #8
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	46c0      	nop			@ (mov r8, r8)
 800cc64:	0000029d 	.word	0x0000029d

0800cc68 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	23a7      	movs	r3, #167	@ 0xa7
 800cc74:	009b      	lsls	r3, r3, #2
 800cc76:	5cd3      	ldrb	r3, [r2, r3]
 800cc78:	2b04      	cmp	r3, #4
 800cc7a:	d106      	bne.n	800cc8a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a05      	ldr	r2, [pc, #20]	@ (800cc94 <USBD_LL_Resume+0x2c>)
 800cc80:	5c99      	ldrb	r1, [r3, r2]
 800cc82:	687a      	ldr	r2, [r7, #4]
 800cc84:	23a7      	movs	r3, #167	@ 0xa7
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	0018      	movs	r0, r3
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	b002      	add	sp, #8
 800cc92:	bd80      	pop	{r7, pc}
 800cc94:	0000029d 	.word	0x0000029d

0800cc98 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b082      	sub	sp, #8
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cca0:	687a      	ldr	r2, [r7, #4]
 800cca2:	23a7      	movs	r3, #167	@ 0xa7
 800cca4:	009b      	lsls	r3, r3, #2
 800cca6:	5cd3      	ldrb	r3, [r2, r3]
 800cca8:	2b03      	cmp	r3, #3
 800ccaa:	d10e      	bne.n	800ccca <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800ccac:	687a      	ldr	r2, [r7, #4]
 800ccae:	23ad      	movs	r3, #173	@ 0xad
 800ccb0:	009b      	lsls	r3, r3, #2
 800ccb2:	58d3      	ldr	r3, [r2, r3]
 800ccb4:	69db      	ldr	r3, [r3, #28]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d007      	beq.n	800ccca <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800ccba:	687a      	ldr	r2, [r7, #4]
 800ccbc:	23ad      	movs	r3, #173	@ 0xad
 800ccbe:	009b      	lsls	r3, r3, #2
 800ccc0:	58d3      	ldr	r3, [r2, r3]
 800ccc2:	69db      	ldr	r3, [r3, #28]
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	0010      	movs	r0, r2
 800ccc8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	0018      	movs	r0, r3
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	b002      	add	sp, #8
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b084      	sub	sp, #16
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
 800ccdc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccde:	230f      	movs	r3, #15
 800cce0:	18fb      	adds	r3, r7, r3
 800cce2:	2200      	movs	r2, #0
 800cce4:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	781b      	ldrb	r3, [r3, #0]
 800ccea:	001a      	movs	r2, r3
 800ccec:	2360      	movs	r3, #96	@ 0x60
 800ccee:	4013      	ands	r3, r2
 800ccf0:	2b40      	cmp	r3, #64	@ 0x40
 800ccf2:	d004      	beq.n	800ccfe <USBD_StdDevReq+0x2a>
 800ccf4:	d84f      	bhi.n	800cd96 <USBD_StdDevReq+0xc2>
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d00b      	beq.n	800cd12 <USBD_StdDevReq+0x3e>
 800ccfa:	2b20      	cmp	r3, #32
 800ccfc:	d14b      	bne.n	800cd96 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	23ad      	movs	r3, #173	@ 0xad
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	58d3      	ldr	r3, [r2, r3]
 800cd06:	689b      	ldr	r3, [r3, #8]
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	0010      	movs	r0, r2
 800cd0e:	4798      	blx	r3
      break;
 800cd10:	e048      	b.n	800cda4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	785b      	ldrb	r3, [r3, #1]
 800cd16:	2b09      	cmp	r3, #9
 800cd18:	d835      	bhi.n	800cd86 <USBD_StdDevReq+0xb2>
 800cd1a:	009a      	lsls	r2, r3, #2
 800cd1c:	4b25      	ldr	r3, [pc, #148]	@ (800cdb4 <USBD_StdDevReq+0xe0>)
 800cd1e:	18d3      	adds	r3, r2, r3
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cd24:	683a      	ldr	r2, [r7, #0]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	0011      	movs	r1, r2
 800cd2a:	0018      	movs	r0, r3
 800cd2c:	f000 fa52 	bl	800d1d4 <USBD_GetDescriptor>
          break;
 800cd30:	e030      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cd32:	683a      	ldr	r2, [r7, #0]
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	0011      	movs	r1, r2
 800cd38:	0018      	movs	r0, r3
 800cd3a:	f000 fbfd 	bl	800d538 <USBD_SetAddress>
          break;
 800cd3e:	e029      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800cd40:	683a      	ldr	r2, [r7, #0]
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	0011      	movs	r1, r2
 800cd46:	0018      	movs	r0, r3
 800cd48:	f000 fc4a 	bl	800d5e0 <USBD_SetConfig>
          break;
 800cd4c:	e022      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cd4e:	683a      	ldr	r2, [r7, #0]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	0011      	movs	r1, r2
 800cd54:	0018      	movs	r0, r3
 800cd56:	f000 fce7 	bl	800d728 <USBD_GetConfig>
          break;
 800cd5a:	e01b      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cd5c:	683a      	ldr	r2, [r7, #0]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	0011      	movs	r1, r2
 800cd62:	0018      	movs	r0, r3
 800cd64:	f000 fd1b 	bl	800d79e <USBD_GetStatus>
          break;
 800cd68:	e014      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cd6a:	683a      	ldr	r2, [r7, #0]
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	0011      	movs	r1, r2
 800cd70:	0018      	movs	r0, r3
 800cd72:	f000 fd4e 	bl	800d812 <USBD_SetFeature>
          break;
 800cd76:	e00d      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cd78:	683a      	ldr	r2, [r7, #0]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	0011      	movs	r1, r2
 800cd7e:	0018      	movs	r0, r3
 800cd80:	f000 fd5d 	bl	800d83e <USBD_ClrFeature>
          break;
 800cd84:	e006      	b.n	800cd94 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cd86:	683a      	ldr	r2, [r7, #0]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	0011      	movs	r1, r2
 800cd8c:	0018      	movs	r0, r3
 800cd8e:	f000 fdb4 	bl	800d8fa <USBD_CtlError>
          break;
 800cd92:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800cd94:	e006      	b.n	800cda4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800cd96:	683a      	ldr	r2, [r7, #0]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	0011      	movs	r1, r2
 800cd9c:	0018      	movs	r0, r3
 800cd9e:	f000 fdac 	bl	800d8fa <USBD_CtlError>
      break;
 800cda2:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800cda4:	230f      	movs	r3, #15
 800cda6:	18fb      	adds	r3, r7, r3
 800cda8:	781b      	ldrb	r3, [r3, #0]
}
 800cdaa:	0018      	movs	r0, r3
 800cdac:	46bd      	mov	sp, r7
 800cdae:	b004      	add	sp, #16
 800cdb0:	bd80      	pop	{r7, pc}
 800cdb2:	46c0      	nop			@ (mov r8, r8)
 800cdb4:	08015294 	.word	0x08015294

0800cdb8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800cdb8:	b5b0      	push	{r4, r5, r7, lr}
 800cdba:	b084      	sub	sp, #16
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
 800cdc0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cdc2:	230f      	movs	r3, #15
 800cdc4:	18fb      	adds	r3, r7, r3
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	001a      	movs	r2, r3
 800cdd0:	2360      	movs	r3, #96	@ 0x60
 800cdd2:	4013      	ands	r3, r2
 800cdd4:	2b40      	cmp	r3, #64	@ 0x40
 800cdd6:	d004      	beq.n	800cde2 <USBD_StdItfReq+0x2a>
 800cdd8:	d839      	bhi.n	800ce4e <USBD_StdItfReq+0x96>
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d001      	beq.n	800cde2 <USBD_StdItfReq+0x2a>
 800cdde:	2b20      	cmp	r3, #32
 800cde0:	d135      	bne.n	800ce4e <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	23a7      	movs	r3, #167	@ 0xa7
 800cde6:	009b      	lsls	r3, r3, #2
 800cde8:	5cd3      	ldrb	r3, [r2, r3]
 800cdea:	3b01      	subs	r3, #1
 800cdec:	2b02      	cmp	r3, #2
 800cdee:	d825      	bhi.n	800ce3c <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	889b      	ldrh	r3, [r3, #4]
 800cdf4:	b2db      	uxtb	r3, r3
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d819      	bhi.n	800ce2e <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	23ad      	movs	r3, #173	@ 0xad
 800cdfe:	009b      	lsls	r3, r3, #2
 800ce00:	58d3      	ldr	r3, [r2, r3]
 800ce02:	689b      	ldr	r3, [r3, #8]
 800ce04:	250f      	movs	r5, #15
 800ce06:	197c      	adds	r4, r7, r5
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	687a      	ldr	r2, [r7, #4]
 800ce0c:	0010      	movs	r0, r2
 800ce0e:	4798      	blx	r3
 800ce10:	0003      	movs	r3, r0
 800ce12:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	88db      	ldrh	r3, [r3, #6]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d116      	bne.n	800ce4a <USBD_StdItfReq+0x92>
 800ce1c:	197b      	adds	r3, r7, r5
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d112      	bne.n	800ce4a <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	0018      	movs	r0, r3
 800ce28:	f000 fe4f 	bl	800daca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ce2c:	e00d      	b.n	800ce4a <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800ce2e:	683a      	ldr	r2, [r7, #0]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	0011      	movs	r1, r2
 800ce34:	0018      	movs	r0, r3
 800ce36:	f000 fd60 	bl	800d8fa <USBD_CtlError>
          break;
 800ce3a:	e006      	b.n	800ce4a <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800ce3c:	683a      	ldr	r2, [r7, #0]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	0011      	movs	r1, r2
 800ce42:	0018      	movs	r0, r3
 800ce44:	f000 fd59 	bl	800d8fa <USBD_CtlError>
          break;
 800ce48:	e000      	b.n	800ce4c <USBD_StdItfReq+0x94>
          break;
 800ce4a:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ce4c:	e006      	b.n	800ce5c <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800ce4e:	683a      	ldr	r2, [r7, #0]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	0011      	movs	r1, r2
 800ce54:	0018      	movs	r0, r3
 800ce56:	f000 fd50 	bl	800d8fa <USBD_CtlError>
      break;
 800ce5a:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800ce5c:	2300      	movs	r3, #0
}
 800ce5e:	0018      	movs	r0, r3
 800ce60:	46bd      	mov	sp, r7
 800ce62:	b004      	add	sp, #16
 800ce64:	bdb0      	pop	{r4, r5, r7, pc}

0800ce66 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ce66:	b5b0      	push	{r4, r5, r7, lr}
 800ce68:	b084      	sub	sp, #16
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	6078      	str	r0, [r7, #4]
 800ce6e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ce70:	230f      	movs	r3, #15
 800ce72:	18fb      	adds	r3, r7, r3
 800ce74:	2200      	movs	r2, #0
 800ce76:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	889a      	ldrh	r2, [r3, #4]
 800ce7c:	230e      	movs	r3, #14
 800ce7e:	18fb      	adds	r3, r7, r3
 800ce80:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	001a      	movs	r2, r3
 800ce88:	2360      	movs	r3, #96	@ 0x60
 800ce8a:	4013      	ands	r3, r2
 800ce8c:	2b40      	cmp	r3, #64	@ 0x40
 800ce8e:	d006      	beq.n	800ce9e <USBD_StdEPReq+0x38>
 800ce90:	d900      	bls.n	800ce94 <USBD_StdEPReq+0x2e>
 800ce92:	e190      	b.n	800d1b6 <USBD_StdEPReq+0x350>
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d00c      	beq.n	800ceb2 <USBD_StdEPReq+0x4c>
 800ce98:	2b20      	cmp	r3, #32
 800ce9a:	d000      	beq.n	800ce9e <USBD_StdEPReq+0x38>
 800ce9c:	e18b      	b.n	800d1b6 <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	23ad      	movs	r3, #173	@ 0xad
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	58d3      	ldr	r3, [r2, r3]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	6839      	ldr	r1, [r7, #0]
 800ceaa:	687a      	ldr	r2, [r7, #4]
 800ceac:	0010      	movs	r0, r2
 800ceae:	4798      	blx	r3
      break;
 800ceb0:	e188      	b.n	800d1c4 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	781b      	ldrb	r3, [r3, #0]
 800ceb6:	001a      	movs	r2, r3
 800ceb8:	2360      	movs	r3, #96	@ 0x60
 800ceba:	4013      	ands	r3, r2
 800cebc:	2b20      	cmp	r3, #32
 800cebe:	d10f      	bne.n	800cee0 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cec0:	687a      	ldr	r2, [r7, #4]
 800cec2:	23ad      	movs	r3, #173	@ 0xad
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	58d3      	ldr	r3, [r2, r3]
 800cec8:	689b      	ldr	r3, [r3, #8]
 800ceca:	250f      	movs	r5, #15
 800cecc:	197c      	adds	r4, r7, r5
 800cece:	6839      	ldr	r1, [r7, #0]
 800ced0:	687a      	ldr	r2, [r7, #4]
 800ced2:	0010      	movs	r0, r2
 800ced4:	4798      	blx	r3
 800ced6:	0003      	movs	r3, r0
 800ced8:	7023      	strb	r3, [r4, #0]

        return ret;
 800ceda:	197b      	adds	r3, r7, r5
 800cedc:	781b      	ldrb	r3, [r3, #0]
 800cede:	e174      	b.n	800d1ca <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	785b      	ldrb	r3, [r3, #1]
 800cee4:	2b03      	cmp	r3, #3
 800cee6:	d007      	beq.n	800cef8 <USBD_StdEPReq+0x92>
 800cee8:	dd00      	ble.n	800ceec <USBD_StdEPReq+0x86>
 800ceea:	e15c      	b.n	800d1a6 <USBD_StdEPReq+0x340>
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d100      	bne.n	800cef2 <USBD_StdEPReq+0x8c>
 800cef0:	e092      	b.n	800d018 <USBD_StdEPReq+0x1b2>
 800cef2:	2b01      	cmp	r3, #1
 800cef4:	d04b      	beq.n	800cf8e <USBD_StdEPReq+0x128>
 800cef6:	e156      	b.n	800d1a6 <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cef8:	687a      	ldr	r2, [r7, #4]
 800cefa:	23a7      	movs	r3, #167	@ 0xa7
 800cefc:	009b      	lsls	r3, r3, #2
 800cefe:	5cd3      	ldrb	r3, [r2, r3]
 800cf00:	2b02      	cmp	r3, #2
 800cf02:	d002      	beq.n	800cf0a <USBD_StdEPReq+0xa4>
 800cf04:	2b03      	cmp	r3, #3
 800cf06:	d01d      	beq.n	800cf44 <USBD_StdEPReq+0xde>
 800cf08:	e039      	b.n	800cf7e <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf0a:	220e      	movs	r2, #14
 800cf0c:	18bb      	adds	r3, r7, r2
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d010      	beq.n	800cf36 <USBD_StdEPReq+0xd0>
 800cf14:	18bb      	adds	r3, r7, r2
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	2b80      	cmp	r3, #128	@ 0x80
 800cf1a:	d00c      	beq.n	800cf36 <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800cf1c:	18bb      	adds	r3, r7, r2
 800cf1e:	781a      	ldrb	r2, [r3, #0]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	0011      	movs	r1, r2
 800cf24:	0018      	movs	r0, r3
 800cf26:	f004 f804 	bl	8010f32 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2180      	movs	r1, #128	@ 0x80
 800cf2e:	0018      	movs	r0, r3
 800cf30:	f003 ffff 	bl	8010f32 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cf34:	e02a      	b.n	800cf8c <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800cf36:	683a      	ldr	r2, [r7, #0]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	0011      	movs	r1, r2
 800cf3c:	0018      	movs	r0, r3
 800cf3e:	f000 fcdc 	bl	800d8fa <USBD_CtlError>
              break;
 800cf42:	e023      	b.n	800cf8c <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	885b      	ldrh	r3, [r3, #2]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d113      	bne.n	800cf74 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800cf4c:	220e      	movs	r2, #14
 800cf4e:	18bb      	adds	r3, r7, r2
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d00e      	beq.n	800cf74 <USBD_StdEPReq+0x10e>
 800cf56:	18bb      	adds	r3, r7, r2
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	2b80      	cmp	r3, #128	@ 0x80
 800cf5c:	d00a      	beq.n	800cf74 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	88db      	ldrh	r3, [r3, #6]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d106      	bne.n	800cf74 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800cf66:	18bb      	adds	r3, r7, r2
 800cf68:	781a      	ldrb	r2, [r3, #0]
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	0011      	movs	r1, r2
 800cf6e:	0018      	movs	r0, r3
 800cf70:	f003 ffdf 	bl	8010f32 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	0018      	movs	r0, r3
 800cf78:	f000 fda7 	bl	800daca <USBD_CtlSendStatus>

              break;
 800cf7c:	e006      	b.n	800cf8c <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800cf7e:	683a      	ldr	r2, [r7, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	0011      	movs	r1, r2
 800cf84:	0018      	movs	r0, r3
 800cf86:	f000 fcb8 	bl	800d8fa <USBD_CtlError>
              break;
 800cf8a:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800cf8c:	e112      	b.n	800d1b4 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	23a7      	movs	r3, #167	@ 0xa7
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	5cd3      	ldrb	r3, [r2, r3]
 800cf96:	2b02      	cmp	r3, #2
 800cf98:	d002      	beq.n	800cfa0 <USBD_StdEPReq+0x13a>
 800cf9a:	2b03      	cmp	r3, #3
 800cf9c:	d01d      	beq.n	800cfda <USBD_StdEPReq+0x174>
 800cf9e:	e032      	b.n	800d006 <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cfa0:	220e      	movs	r2, #14
 800cfa2:	18bb      	adds	r3, r7, r2
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d010      	beq.n	800cfcc <USBD_StdEPReq+0x166>
 800cfaa:	18bb      	adds	r3, r7, r2
 800cfac:	781b      	ldrb	r3, [r3, #0]
 800cfae:	2b80      	cmp	r3, #128	@ 0x80
 800cfb0:	d00c      	beq.n	800cfcc <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800cfb2:	18bb      	adds	r3, r7, r2
 800cfb4:	781a      	ldrb	r2, [r3, #0]
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	0011      	movs	r1, r2
 800cfba:	0018      	movs	r0, r3
 800cfbc:	f003 ffb9 	bl	8010f32 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2180      	movs	r1, #128	@ 0x80
 800cfc4:	0018      	movs	r0, r3
 800cfc6:	f003 ffb4 	bl	8010f32 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cfca:	e024      	b.n	800d016 <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800cfcc:	683a      	ldr	r2, [r7, #0]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	0011      	movs	r1, r2
 800cfd2:	0018      	movs	r0, r3
 800cfd4:	f000 fc91 	bl	800d8fa <USBD_CtlError>
              break;
 800cfd8:	e01d      	b.n	800d016 <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	885b      	ldrh	r3, [r3, #2]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d118      	bne.n	800d014 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cfe2:	210e      	movs	r1, #14
 800cfe4:	187b      	adds	r3, r7, r1
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	227f      	movs	r2, #127	@ 0x7f
 800cfea:	4013      	ands	r3, r2
 800cfec:	d006      	beq.n	800cffc <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800cfee:	187b      	adds	r3, r7, r1
 800cff0:	781a      	ldrb	r2, [r3, #0]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	0011      	movs	r1, r2
 800cff6:	0018      	movs	r0, r3
 800cff8:	f003 ffc6 	bl	8010f88 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	0018      	movs	r0, r3
 800d000:	f000 fd63 	bl	800daca <USBD_CtlSendStatus>
              }
              break;
 800d004:	e006      	b.n	800d014 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800d006:	683a      	ldr	r2, [r7, #0]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	0011      	movs	r1, r2
 800d00c:	0018      	movs	r0, r3
 800d00e:	f000 fc74 	bl	800d8fa <USBD_CtlError>
              break;
 800d012:	e000      	b.n	800d016 <USBD_StdEPReq+0x1b0>
              break;
 800d014:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800d016:	e0cd      	b.n	800d1b4 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d018:	687a      	ldr	r2, [r7, #4]
 800d01a:	23a7      	movs	r3, #167	@ 0xa7
 800d01c:	009b      	lsls	r3, r3, #2
 800d01e:	5cd3      	ldrb	r3, [r2, r3]
 800d020:	2b02      	cmp	r3, #2
 800d022:	d002      	beq.n	800d02a <USBD_StdEPReq+0x1c4>
 800d024:	2b03      	cmp	r3, #3
 800d026:	d03c      	beq.n	800d0a2 <USBD_StdEPReq+0x23c>
 800d028:	e0b5      	b.n	800d196 <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d02a:	220e      	movs	r2, #14
 800d02c:	18bb      	adds	r3, r7, r2
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00a      	beq.n	800d04a <USBD_StdEPReq+0x1e4>
 800d034:	18bb      	adds	r3, r7, r2
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	2b80      	cmp	r3, #128	@ 0x80
 800d03a:	d006      	beq.n	800d04a <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800d03c:	683a      	ldr	r2, [r7, #0]
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	0011      	movs	r1, r2
 800d042:	0018      	movs	r0, r3
 800d044:	f000 fc59 	bl	800d8fa <USBD_CtlError>
                break;
 800d048:	e0ac      	b.n	800d1a4 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d04a:	220e      	movs	r2, #14
 800d04c:	18bb      	adds	r3, r7, r2
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	b25b      	sxtb	r3, r3
 800d052:	2b00      	cmp	r3, #0
 800d054:	da0c      	bge.n	800d070 <USBD_StdEPReq+0x20a>
 800d056:	18bb      	adds	r3, r7, r2
 800d058:	781b      	ldrb	r3, [r3, #0]
 800d05a:	227f      	movs	r2, #127	@ 0x7f
 800d05c:	401a      	ands	r2, r3
 800d05e:	0013      	movs	r3, r2
 800d060:	009b      	lsls	r3, r3, #2
 800d062:	189b      	adds	r3, r3, r2
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	3310      	adds	r3, #16
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	18d3      	adds	r3, r2, r3
 800d06c:	3304      	adds	r3, #4
 800d06e:	e00d      	b.n	800d08c <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d070:	230e      	movs	r3, #14
 800d072:	18fb      	adds	r3, r7, r3
 800d074:	781b      	ldrb	r3, [r3, #0]
 800d076:	227f      	movs	r2, #127	@ 0x7f
 800d078:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d07a:	0013      	movs	r3, r2
 800d07c:	009b      	lsls	r3, r3, #2
 800d07e:	189b      	adds	r3, r3, r2
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	3351      	adds	r3, #81	@ 0x51
 800d084:	33ff      	adds	r3, #255	@ 0xff
 800d086:	687a      	ldr	r2, [r7, #4]
 800d088:	18d3      	adds	r3, r2, r3
 800d08a:	3304      	adds	r3, #4
 800d08c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	2200      	movs	r2, #0
 800d092:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d094:	68b9      	ldr	r1, [r7, #8]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2202      	movs	r2, #2
 800d09a:	0018      	movs	r0, r3
 800d09c:	f000 fcab 	bl	800d9f6 <USBD_CtlSendData>
              break;
 800d0a0:	e080      	b.n	800d1a4 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d0a2:	220e      	movs	r2, #14
 800d0a4:	18bb      	adds	r3, r7, r2
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	b25b      	sxtb	r3, r3
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	da14      	bge.n	800d0d8 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d0ae:	18bb      	adds	r3, r7, r2
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	220f      	movs	r2, #15
 800d0b4:	401a      	ands	r2, r3
 800d0b6:	6879      	ldr	r1, [r7, #4]
 800d0b8:	0013      	movs	r3, r2
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	189b      	adds	r3, r3, r2
 800d0be:	009b      	lsls	r3, r3, #2
 800d0c0:	18cb      	adds	r3, r1, r3
 800d0c2:	3318      	adds	r3, #24
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d11e      	bne.n	800d108 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800d0ca:	683a      	ldr	r2, [r7, #0]
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	0011      	movs	r1, r2
 800d0d0:	0018      	movs	r0, r3
 800d0d2:	f000 fc12 	bl	800d8fa <USBD_CtlError>
                  break;
 800d0d6:	e065      	b.n	800d1a4 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d0d8:	230e      	movs	r3, #14
 800d0da:	18fb      	adds	r3, r7, r3
 800d0dc:	781b      	ldrb	r3, [r3, #0]
 800d0de:	220f      	movs	r2, #15
 800d0e0:	401a      	ands	r2, r3
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	23ac      	movs	r3, #172	@ 0xac
 800d0e6:	0059      	lsls	r1, r3, #1
 800d0e8:	0013      	movs	r3, r2
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	189b      	adds	r3, r3, r2
 800d0ee:	009b      	lsls	r3, r3, #2
 800d0f0:	18c3      	adds	r3, r0, r3
 800d0f2:	185b      	adds	r3, r3, r1
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d106      	bne.n	800d108 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800d0fa:	683a      	ldr	r2, [r7, #0]
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	0011      	movs	r1, r2
 800d100:	0018      	movs	r0, r3
 800d102:	f000 fbfa 	bl	800d8fa <USBD_CtlError>
                  break;
 800d106:	e04d      	b.n	800d1a4 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d108:	220e      	movs	r2, #14
 800d10a:	18bb      	adds	r3, r7, r2
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	b25b      	sxtb	r3, r3
 800d110:	2b00      	cmp	r3, #0
 800d112:	da0c      	bge.n	800d12e <USBD_StdEPReq+0x2c8>
 800d114:	18bb      	adds	r3, r7, r2
 800d116:	781b      	ldrb	r3, [r3, #0]
 800d118:	227f      	movs	r2, #127	@ 0x7f
 800d11a:	401a      	ands	r2, r3
 800d11c:	0013      	movs	r3, r2
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	189b      	adds	r3, r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	3310      	adds	r3, #16
 800d126:	687a      	ldr	r2, [r7, #4]
 800d128:	18d3      	adds	r3, r2, r3
 800d12a:	3304      	adds	r3, #4
 800d12c:	e00d      	b.n	800d14a <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d12e:	230e      	movs	r3, #14
 800d130:	18fb      	adds	r3, r7, r3
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	227f      	movs	r2, #127	@ 0x7f
 800d136:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d138:	0013      	movs	r3, r2
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	189b      	adds	r3, r3, r2
 800d13e:	009b      	lsls	r3, r3, #2
 800d140:	3351      	adds	r3, #81	@ 0x51
 800d142:	33ff      	adds	r3, #255	@ 0xff
 800d144:	687a      	ldr	r2, [r7, #4]
 800d146:	18d3      	adds	r3, r2, r3
 800d148:	3304      	adds	r3, #4
 800d14a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d14c:	220e      	movs	r2, #14
 800d14e:	18bb      	adds	r3, r7, r2
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d003      	beq.n	800d15e <USBD_StdEPReq+0x2f8>
 800d156:	18bb      	adds	r3, r7, r2
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	2b80      	cmp	r3, #128	@ 0x80
 800d15c:	d103      	bne.n	800d166 <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	2200      	movs	r2, #0
 800d162:	601a      	str	r2, [r3, #0]
 800d164:	e010      	b.n	800d188 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800d166:	230e      	movs	r3, #14
 800d168:	18fb      	adds	r3, r7, r3
 800d16a:	781a      	ldrb	r2, [r3, #0]
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	0011      	movs	r1, r2
 800d170:	0018      	movs	r0, r3
 800d172:	f003 ff34 	bl	8010fde <USBD_LL_IsStallEP>
 800d176:	1e03      	subs	r3, r0, #0
 800d178:	d003      	beq.n	800d182 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	2201      	movs	r2, #1
 800d17e:	601a      	str	r2, [r3, #0]
 800d180:	e002      	b.n	800d188 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	2200      	movs	r2, #0
 800d186:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d188:	68b9      	ldr	r1, [r7, #8]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2202      	movs	r2, #2
 800d18e:	0018      	movs	r0, r3
 800d190:	f000 fc31 	bl	800d9f6 <USBD_CtlSendData>
              break;
 800d194:	e006      	b.n	800d1a4 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800d196:	683a      	ldr	r2, [r7, #0]
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	0011      	movs	r1, r2
 800d19c:	0018      	movs	r0, r3
 800d19e:	f000 fbac 	bl	800d8fa <USBD_CtlError>
              break;
 800d1a2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800d1a4:	e006      	b.n	800d1b4 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800d1a6:	683a      	ldr	r2, [r7, #0]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	0011      	movs	r1, r2
 800d1ac:	0018      	movs	r0, r3
 800d1ae:	f000 fba4 	bl	800d8fa <USBD_CtlError>
          break;
 800d1b2:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800d1b4:	e006      	b.n	800d1c4 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800d1b6:	683a      	ldr	r2, [r7, #0]
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	0011      	movs	r1, r2
 800d1bc:	0018      	movs	r0, r3
 800d1be:	f000 fb9c 	bl	800d8fa <USBD_CtlError>
      break;
 800d1c2:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800d1c4:	230f      	movs	r3, #15
 800d1c6:	18fb      	adds	r3, r7, r3
 800d1c8:	781b      	ldrb	r3, [r3, #0]
}
 800d1ca:	0018      	movs	r0, r3
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	b004      	add	sp, #16
 800d1d0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800d1d4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b084      	sub	sp, #16
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1de:	2308      	movs	r3, #8
 800d1e0:	18fb      	adds	r3, r7, r3
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d1ea:	230b      	movs	r3, #11
 800d1ec:	18fb      	adds	r3, r7, r3
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	885b      	ldrh	r3, [r3, #2]
 800d1f6:	0a1b      	lsrs	r3, r3, #8
 800d1f8:	b29b      	uxth	r3, r3
 800d1fa:	2b07      	cmp	r3, #7
 800d1fc:	d900      	bls.n	800d200 <USBD_GetDescriptor+0x2c>
 800d1fe:	e159      	b.n	800d4b4 <USBD_GetDescriptor+0x2e0>
 800d200:	009a      	lsls	r2, r3, #2
 800d202:	4bcb      	ldr	r3, [pc, #812]	@ (800d530 <USBD_GetDescriptor+0x35c>)
 800d204:	18d3      	adds	r3, r2, r3
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d20a:	687a      	ldr	r2, [r7, #4]
 800d20c:	23ac      	movs	r3, #172	@ 0xac
 800d20e:	009b      	lsls	r3, r3, #2
 800d210:	58d3      	ldr	r3, [r2, r3]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	7c12      	ldrb	r2, [r2, #16]
 800d218:	2108      	movs	r1, #8
 800d21a:	1879      	adds	r1, r7, r1
 800d21c:	0010      	movs	r0, r2
 800d21e:	4798      	blx	r3
 800d220:	0003      	movs	r3, r0
 800d222:	60fb      	str	r3, [r7, #12]
      break;
 800d224:	e153      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	7c1b      	ldrb	r3, [r3, #16]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d10f      	bne.n	800d24e <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	23ad      	movs	r3, #173	@ 0xad
 800d232:	009b      	lsls	r3, r3, #2
 800d234:	58d3      	ldr	r3, [r2, r3]
 800d236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d238:	2208      	movs	r2, #8
 800d23a:	18ba      	adds	r2, r7, r2
 800d23c:	0010      	movs	r0, r2
 800d23e:	4798      	blx	r3
 800d240:	0003      	movs	r3, r0
 800d242:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	3301      	adds	r3, #1
 800d248:	2202      	movs	r2, #2
 800d24a:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d24c:	e13f      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d24e:	687a      	ldr	r2, [r7, #4]
 800d250:	23ad      	movs	r3, #173	@ 0xad
 800d252:	009b      	lsls	r3, r3, #2
 800d254:	58d3      	ldr	r3, [r2, r3]
 800d256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d258:	2208      	movs	r2, #8
 800d25a:	18ba      	adds	r2, r7, r2
 800d25c:	0010      	movs	r0, r2
 800d25e:	4798      	blx	r3
 800d260:	0003      	movs	r3, r0
 800d262:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	3301      	adds	r3, #1
 800d268:	2202      	movs	r2, #2
 800d26a:	701a      	strb	r2, [r3, #0]
      break;
 800d26c:	e12f      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	885b      	ldrh	r3, [r3, #2]
 800d272:	b2db      	uxtb	r3, r3
 800d274:	2b05      	cmp	r3, #5
 800d276:	d900      	bls.n	800d27a <USBD_GetDescriptor+0xa6>
 800d278:	e0d0      	b.n	800d41c <USBD_GetDescriptor+0x248>
 800d27a:	009a      	lsls	r2, r3, #2
 800d27c:	4bad      	ldr	r3, [pc, #692]	@ (800d534 <USBD_GetDescriptor+0x360>)
 800d27e:	18d3      	adds	r3, r2, r3
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d284:	687a      	ldr	r2, [r7, #4]
 800d286:	23ac      	movs	r3, #172	@ 0xac
 800d288:	009b      	lsls	r3, r3, #2
 800d28a:	58d3      	ldr	r3, [r2, r3]
 800d28c:	685b      	ldr	r3, [r3, #4]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d00d      	beq.n	800d2ae <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	23ac      	movs	r3, #172	@ 0xac
 800d296:	009b      	lsls	r3, r3, #2
 800d298:	58d3      	ldr	r3, [r2, r3]
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	687a      	ldr	r2, [r7, #4]
 800d29e:	7c12      	ldrb	r2, [r2, #16]
 800d2a0:	2108      	movs	r1, #8
 800d2a2:	1879      	adds	r1, r7, r1
 800d2a4:	0010      	movs	r0, r2
 800d2a6:	4798      	blx	r3
 800d2a8:	0003      	movs	r3, r0
 800d2aa:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2ac:	e0c3      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d2ae:	683a      	ldr	r2, [r7, #0]
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	0011      	movs	r1, r2
 800d2b4:	0018      	movs	r0, r3
 800d2b6:	f000 fb20 	bl	800d8fa <USBD_CtlError>
            err++;
 800d2ba:	210b      	movs	r1, #11
 800d2bc:	187b      	adds	r3, r7, r1
 800d2be:	781a      	ldrb	r2, [r3, #0]
 800d2c0:	187b      	adds	r3, r7, r1
 800d2c2:	3201      	adds	r2, #1
 800d2c4:	701a      	strb	r2, [r3, #0]
          break;
 800d2c6:	e0b6      	b.n	800d436 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	23ac      	movs	r3, #172	@ 0xac
 800d2cc:	009b      	lsls	r3, r3, #2
 800d2ce:	58d3      	ldr	r3, [r2, r3]
 800d2d0:	689b      	ldr	r3, [r3, #8]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d00d      	beq.n	800d2f2 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	23ac      	movs	r3, #172	@ 0xac
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	58d3      	ldr	r3, [r2, r3]
 800d2de:	689b      	ldr	r3, [r3, #8]
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	7c12      	ldrb	r2, [r2, #16]
 800d2e4:	2108      	movs	r1, #8
 800d2e6:	1879      	adds	r1, r7, r1
 800d2e8:	0010      	movs	r0, r2
 800d2ea:	4798      	blx	r3
 800d2ec:	0003      	movs	r3, r0
 800d2ee:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2f0:	e0a1      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d2f2:	683a      	ldr	r2, [r7, #0]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	0011      	movs	r1, r2
 800d2f8:	0018      	movs	r0, r3
 800d2fa:	f000 fafe 	bl	800d8fa <USBD_CtlError>
            err++;
 800d2fe:	210b      	movs	r1, #11
 800d300:	187b      	adds	r3, r7, r1
 800d302:	781a      	ldrb	r2, [r3, #0]
 800d304:	187b      	adds	r3, r7, r1
 800d306:	3201      	adds	r2, #1
 800d308:	701a      	strb	r2, [r3, #0]
          break;
 800d30a:	e094      	b.n	800d436 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	23ac      	movs	r3, #172	@ 0xac
 800d310:	009b      	lsls	r3, r3, #2
 800d312:	58d3      	ldr	r3, [r2, r3]
 800d314:	68db      	ldr	r3, [r3, #12]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d00d      	beq.n	800d336 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d31a:	687a      	ldr	r2, [r7, #4]
 800d31c:	23ac      	movs	r3, #172	@ 0xac
 800d31e:	009b      	lsls	r3, r3, #2
 800d320:	58d3      	ldr	r3, [r2, r3]
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	687a      	ldr	r2, [r7, #4]
 800d326:	7c12      	ldrb	r2, [r2, #16]
 800d328:	2108      	movs	r1, #8
 800d32a:	1879      	adds	r1, r7, r1
 800d32c:	0010      	movs	r0, r2
 800d32e:	4798      	blx	r3
 800d330:	0003      	movs	r3, r0
 800d332:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d334:	e07f      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d336:	683a      	ldr	r2, [r7, #0]
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	0011      	movs	r1, r2
 800d33c:	0018      	movs	r0, r3
 800d33e:	f000 fadc 	bl	800d8fa <USBD_CtlError>
            err++;
 800d342:	210b      	movs	r1, #11
 800d344:	187b      	adds	r3, r7, r1
 800d346:	781a      	ldrb	r2, [r3, #0]
 800d348:	187b      	adds	r3, r7, r1
 800d34a:	3201      	adds	r2, #1
 800d34c:	701a      	strb	r2, [r3, #0]
          break;
 800d34e:	e072      	b.n	800d436 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	23ac      	movs	r3, #172	@ 0xac
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	58d3      	ldr	r3, [r2, r3]
 800d358:	691b      	ldr	r3, [r3, #16]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d00d      	beq.n	800d37a <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	23ac      	movs	r3, #172	@ 0xac
 800d362:	009b      	lsls	r3, r3, #2
 800d364:	58d3      	ldr	r3, [r2, r3]
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	687a      	ldr	r2, [r7, #4]
 800d36a:	7c12      	ldrb	r2, [r2, #16]
 800d36c:	2108      	movs	r1, #8
 800d36e:	1879      	adds	r1, r7, r1
 800d370:	0010      	movs	r0, r2
 800d372:	4798      	blx	r3
 800d374:	0003      	movs	r3, r0
 800d376:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d378:	e05d      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	0011      	movs	r1, r2
 800d380:	0018      	movs	r0, r3
 800d382:	f000 faba 	bl	800d8fa <USBD_CtlError>
            err++;
 800d386:	210b      	movs	r1, #11
 800d388:	187b      	adds	r3, r7, r1
 800d38a:	781a      	ldrb	r2, [r3, #0]
 800d38c:	187b      	adds	r3, r7, r1
 800d38e:	3201      	adds	r2, #1
 800d390:	701a      	strb	r2, [r3, #0]
          break;
 800d392:	e050      	b.n	800d436 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d394:	687a      	ldr	r2, [r7, #4]
 800d396:	23ac      	movs	r3, #172	@ 0xac
 800d398:	009b      	lsls	r3, r3, #2
 800d39a:	58d3      	ldr	r3, [r2, r3]
 800d39c:	695b      	ldr	r3, [r3, #20]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00d      	beq.n	800d3be <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	23ac      	movs	r3, #172	@ 0xac
 800d3a6:	009b      	lsls	r3, r3, #2
 800d3a8:	58d3      	ldr	r3, [r2, r3]
 800d3aa:	695b      	ldr	r3, [r3, #20]
 800d3ac:	687a      	ldr	r2, [r7, #4]
 800d3ae:	7c12      	ldrb	r2, [r2, #16]
 800d3b0:	2108      	movs	r1, #8
 800d3b2:	1879      	adds	r1, r7, r1
 800d3b4:	0010      	movs	r0, r2
 800d3b6:	4798      	blx	r3
 800d3b8:	0003      	movs	r3, r0
 800d3ba:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3bc:	e03b      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d3be:	683a      	ldr	r2, [r7, #0]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	0011      	movs	r1, r2
 800d3c4:	0018      	movs	r0, r3
 800d3c6:	f000 fa98 	bl	800d8fa <USBD_CtlError>
            err++;
 800d3ca:	210b      	movs	r1, #11
 800d3cc:	187b      	adds	r3, r7, r1
 800d3ce:	781a      	ldrb	r2, [r3, #0]
 800d3d0:	187b      	adds	r3, r7, r1
 800d3d2:	3201      	adds	r2, #1
 800d3d4:	701a      	strb	r2, [r3, #0]
          break;
 800d3d6:	e02e      	b.n	800d436 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d3d8:	687a      	ldr	r2, [r7, #4]
 800d3da:	23ac      	movs	r3, #172	@ 0xac
 800d3dc:	009b      	lsls	r3, r3, #2
 800d3de:	58d3      	ldr	r3, [r2, r3]
 800d3e0:	699b      	ldr	r3, [r3, #24]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00d      	beq.n	800d402 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	23ac      	movs	r3, #172	@ 0xac
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	58d3      	ldr	r3, [r2, r3]
 800d3ee:	699b      	ldr	r3, [r3, #24]
 800d3f0:	687a      	ldr	r2, [r7, #4]
 800d3f2:	7c12      	ldrb	r2, [r2, #16]
 800d3f4:	2108      	movs	r1, #8
 800d3f6:	1879      	adds	r1, r7, r1
 800d3f8:	0010      	movs	r0, r2
 800d3fa:	4798      	blx	r3
 800d3fc:	0003      	movs	r3, r0
 800d3fe:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d400:	e019      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800d402:	683a      	ldr	r2, [r7, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	0011      	movs	r1, r2
 800d408:	0018      	movs	r0, r3
 800d40a:	f000 fa76 	bl	800d8fa <USBD_CtlError>
            err++;
 800d40e:	210b      	movs	r1, #11
 800d410:	187b      	adds	r3, r7, r1
 800d412:	781a      	ldrb	r2, [r3, #0]
 800d414:	187b      	adds	r3, r7, r1
 800d416:	3201      	adds	r2, #1
 800d418:	701a      	strb	r2, [r3, #0]
          break;
 800d41a:	e00c      	b.n	800d436 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800d41c:	683a      	ldr	r2, [r7, #0]
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	0011      	movs	r1, r2
 800d422:	0018      	movs	r0, r3
 800d424:	f000 fa69 	bl	800d8fa <USBD_CtlError>
          err++;
 800d428:	210b      	movs	r1, #11
 800d42a:	187b      	adds	r3, r7, r1
 800d42c:	781a      	ldrb	r2, [r3, #0]
 800d42e:	187b      	adds	r3, r7, r1
 800d430:	3201      	adds	r2, #1
 800d432:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800d434:	e04b      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>
 800d436:	e04a      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	7c1b      	ldrb	r3, [r3, #16]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10b      	bne.n	800d458 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d440:	687a      	ldr	r2, [r7, #4]
 800d442:	23ad      	movs	r3, #173	@ 0xad
 800d444:	009b      	lsls	r3, r3, #2
 800d446:	58d3      	ldr	r3, [r2, r3]
 800d448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d44a:	2208      	movs	r2, #8
 800d44c:	18ba      	adds	r2, r7, r2
 800d44e:	0010      	movs	r0, r2
 800d450:	4798      	blx	r3
 800d452:	0003      	movs	r3, r0
 800d454:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d456:	e03a      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800d458:	683a      	ldr	r2, [r7, #0]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	0011      	movs	r1, r2
 800d45e:	0018      	movs	r0, r3
 800d460:	f000 fa4b 	bl	800d8fa <USBD_CtlError>
        err++;
 800d464:	210b      	movs	r1, #11
 800d466:	187b      	adds	r3, r7, r1
 800d468:	781a      	ldrb	r2, [r3, #0]
 800d46a:	187b      	adds	r3, r7, r1
 800d46c:	3201      	adds	r2, #1
 800d46e:	701a      	strb	r2, [r3, #0]
      break;
 800d470:	e02d      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	7c1b      	ldrb	r3, [r3, #16]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d10f      	bne.n	800d49a <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d47a:	687a      	ldr	r2, [r7, #4]
 800d47c:	23ad      	movs	r3, #173	@ 0xad
 800d47e:	009b      	lsls	r3, r3, #2
 800d480:	58d3      	ldr	r3, [r2, r3]
 800d482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d484:	2208      	movs	r2, #8
 800d486:	18ba      	adds	r2, r7, r2
 800d488:	0010      	movs	r0, r2
 800d48a:	4798      	blx	r3
 800d48c:	0003      	movs	r3, r0
 800d48e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	3301      	adds	r3, #1
 800d494:	2207      	movs	r2, #7
 800d496:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d498:	e019      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800d49a:	683a      	ldr	r2, [r7, #0]
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	0011      	movs	r1, r2
 800d4a0:	0018      	movs	r0, r3
 800d4a2:	f000 fa2a 	bl	800d8fa <USBD_CtlError>
        err++;
 800d4a6:	210b      	movs	r1, #11
 800d4a8:	187b      	adds	r3, r7, r1
 800d4aa:	781a      	ldrb	r2, [r3, #0]
 800d4ac:	187b      	adds	r3, r7, r1
 800d4ae:	3201      	adds	r2, #1
 800d4b0:	701a      	strb	r2, [r3, #0]
      break;
 800d4b2:	e00c      	b.n	800d4ce <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800d4b4:	683a      	ldr	r2, [r7, #0]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	0011      	movs	r1, r2
 800d4ba:	0018      	movs	r0, r3
 800d4bc:	f000 fa1d 	bl	800d8fa <USBD_CtlError>
      err++;
 800d4c0:	210b      	movs	r1, #11
 800d4c2:	187b      	adds	r3, r7, r1
 800d4c4:	781a      	ldrb	r2, [r3, #0]
 800d4c6:	187b      	adds	r3, r7, r1
 800d4c8:	3201      	adds	r2, #1
 800d4ca:	701a      	strb	r2, [r3, #0]
      break;
 800d4cc:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800d4ce:	230b      	movs	r3, #11
 800d4d0:	18fb      	adds	r3, r7, r3
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d127      	bne.n	800d528 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800d4d8:	2108      	movs	r1, #8
 800d4da:	187b      	adds	r3, r7, r1
 800d4dc:	881b      	ldrh	r3, [r3, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d019      	beq.n	800d516 <USBD_GetDescriptor+0x342>
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	88db      	ldrh	r3, [r3, #6]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d015      	beq.n	800d516 <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800d4ea:	683b      	ldr	r3, [r7, #0]
 800d4ec:	88da      	ldrh	r2, [r3, #6]
 800d4ee:	187b      	adds	r3, r7, r1
 800d4f0:	881b      	ldrh	r3, [r3, #0]
 800d4f2:	1c18      	adds	r0, r3, #0
 800d4f4:	1c11      	adds	r1, r2, #0
 800d4f6:	b28a      	uxth	r2, r1
 800d4f8:	b283      	uxth	r3, r0
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d900      	bls.n	800d500 <USBD_GetDescriptor+0x32c>
 800d4fe:	1c01      	adds	r1, r0, #0
 800d500:	b28a      	uxth	r2, r1
 800d502:	2108      	movs	r1, #8
 800d504:	187b      	adds	r3, r7, r1
 800d506:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d508:	187b      	adds	r3, r7, r1
 800d50a:	881a      	ldrh	r2, [r3, #0]
 800d50c:	68f9      	ldr	r1, [r7, #12]
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	0018      	movs	r0, r3
 800d512:	f000 fa70 	bl	800d9f6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	88db      	ldrh	r3, [r3, #6]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d105      	bne.n	800d52a <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	0018      	movs	r0, r3
 800d522:	f000 fad2 	bl	800daca <USBD_CtlSendStatus>
 800d526:	e000      	b.n	800d52a <USBD_GetDescriptor+0x356>
    return;
 800d528:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800d52a:	46bd      	mov	sp, r7
 800d52c:	b004      	add	sp, #16
 800d52e:	bd80      	pop	{r7, pc}
 800d530:	080152bc 	.word	0x080152bc
 800d534:	080152dc 	.word	0x080152dc

0800d538 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d538:	b590      	push	{r4, r7, lr}
 800d53a:	b085      	sub	sp, #20
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
 800d540:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	889b      	ldrh	r3, [r3, #4]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d13d      	bne.n	800d5c6 <USBD_SetAddress+0x8e>
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	88db      	ldrh	r3, [r3, #6]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d139      	bne.n	800d5c6 <USBD_SetAddress+0x8e>
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	885b      	ldrh	r3, [r3, #2]
 800d556:	2b7f      	cmp	r3, #127	@ 0x7f
 800d558:	d835      	bhi.n	800d5c6 <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	885b      	ldrh	r3, [r3, #2]
 800d55e:	b2da      	uxtb	r2, r3
 800d560:	230f      	movs	r3, #15
 800d562:	18fb      	adds	r3, r7, r3
 800d564:	217f      	movs	r1, #127	@ 0x7f
 800d566:	400a      	ands	r2, r1
 800d568:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d56a:	687a      	ldr	r2, [r7, #4]
 800d56c:	23a7      	movs	r3, #167	@ 0xa7
 800d56e:	009b      	lsls	r3, r3, #2
 800d570:	5cd3      	ldrb	r3, [r2, r3]
 800d572:	2b03      	cmp	r3, #3
 800d574:	d106      	bne.n	800d584 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800d576:	683a      	ldr	r2, [r7, #0]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	0011      	movs	r1, r2
 800d57c:	0018      	movs	r0, r3
 800d57e:	f000 f9bc 	bl	800d8fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d582:	e027      	b.n	800d5d4 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	240f      	movs	r4, #15
 800d588:	193a      	adds	r2, r7, r4
 800d58a:	4914      	ldr	r1, [pc, #80]	@ (800d5dc <USBD_SetAddress+0xa4>)
 800d58c:	7812      	ldrb	r2, [r2, #0]
 800d58e:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d590:	193b      	adds	r3, r7, r4
 800d592:	781a      	ldrb	r2, [r3, #0]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	0011      	movs	r1, r2
 800d598:	0018      	movs	r0, r3
 800d59a:	f003 fd50 	bl	801103e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	0018      	movs	r0, r3
 800d5a2:	f000 fa92 	bl	800daca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d5a6:	193b      	adds	r3, r7, r4
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d005      	beq.n	800d5ba <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	23a7      	movs	r3, #167	@ 0xa7
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	2102      	movs	r1, #2
 800d5b6:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5b8:	e00c      	b.n	800d5d4 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	23a7      	movs	r3, #167	@ 0xa7
 800d5be:	009b      	lsls	r3, r3, #2
 800d5c0:	2101      	movs	r1, #1
 800d5c2:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5c4:	e006      	b.n	800d5d4 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d5c6:	683a      	ldr	r2, [r7, #0]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	0011      	movs	r1, r2
 800d5cc:	0018      	movs	r0, r3
 800d5ce:	f000 f994 	bl	800d8fa <USBD_CtlError>
  }
}
 800d5d2:	46c0      	nop			@ (mov r8, r8)
 800d5d4:	46c0      	nop			@ (mov r8, r8)
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	b005      	add	sp, #20
 800d5da:	bd90      	pop	{r4, r7, pc}
 800d5dc:	0000029e 	.word	0x0000029e

0800d5e0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b082      	sub	sp, #8
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
 800d5e8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	885b      	ldrh	r3, [r3, #2]
 800d5ee:	b2da      	uxtb	r2, r3
 800d5f0:	4b4c      	ldr	r3, [pc, #304]	@ (800d724 <USBD_SetConfig+0x144>)
 800d5f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d5f4:	4b4b      	ldr	r3, [pc, #300]	@ (800d724 <USBD_SetConfig+0x144>)
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d906      	bls.n	800d60a <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800d5fc:	683a      	ldr	r2, [r7, #0]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	0011      	movs	r1, r2
 800d602:	0018      	movs	r0, r3
 800d604:	f000 f979 	bl	800d8fa <USBD_CtlError>
 800d608:	e088      	b.n	800d71c <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	23a7      	movs	r3, #167	@ 0xa7
 800d60e:	009b      	lsls	r3, r3, #2
 800d610:	5cd3      	ldrb	r3, [r2, r3]
 800d612:	2b02      	cmp	r3, #2
 800d614:	d002      	beq.n	800d61c <USBD_SetConfig+0x3c>
 800d616:	2b03      	cmp	r3, #3
 800d618:	d029      	beq.n	800d66e <USBD_SetConfig+0x8e>
 800d61a:	e071      	b.n	800d700 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800d61c:	4b41      	ldr	r3, [pc, #260]	@ (800d724 <USBD_SetConfig+0x144>)
 800d61e:	781b      	ldrb	r3, [r3, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d01f      	beq.n	800d664 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800d624:	4b3f      	ldr	r3, [pc, #252]	@ (800d724 <USBD_SetConfig+0x144>)
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	001a      	movs	r2, r3
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d62e:	687a      	ldr	r2, [r7, #4]
 800d630:	23a7      	movs	r3, #167	@ 0xa7
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	2103      	movs	r1, #3
 800d636:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d638:	4b3a      	ldr	r3, [pc, #232]	@ (800d724 <USBD_SetConfig+0x144>)
 800d63a:	781a      	ldrb	r2, [r3, #0]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	0011      	movs	r1, r2
 800d640:	0018      	movs	r0, r3
 800d642:	f7ff f8c6 	bl	800c7d2 <USBD_SetClassConfig>
 800d646:	0003      	movs	r3, r0
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d106      	bne.n	800d65a <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800d64c:	683a      	ldr	r2, [r7, #0]
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	0011      	movs	r1, r2
 800d652:	0018      	movs	r0, r3
 800d654:	f000 f951 	bl	800d8fa <USBD_CtlError>
            return;
 800d658:	e060      	b.n	800d71c <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	0018      	movs	r0, r3
 800d65e:	f000 fa34 	bl	800daca <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800d662:	e05b      	b.n	800d71c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	0018      	movs	r0, r3
 800d668:	f000 fa2f 	bl	800daca <USBD_CtlSendStatus>
        break;
 800d66c:	e056      	b.n	800d71c <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800d66e:	4b2d      	ldr	r3, [pc, #180]	@ (800d724 <USBD_SetConfig+0x144>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d115      	bne.n	800d6a2 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	23a7      	movs	r3, #167	@ 0xa7
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	2102      	movs	r1, #2
 800d67e:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800d680:	4b28      	ldr	r3, [pc, #160]	@ (800d724 <USBD_SetConfig+0x144>)
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	001a      	movs	r2, r3
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800d68a:	4b26      	ldr	r3, [pc, #152]	@ (800d724 <USBD_SetConfig+0x144>)
 800d68c:	781a      	ldrb	r2, [r3, #0]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	0011      	movs	r1, r2
 800d692:	0018      	movs	r0, r3
 800d694:	f7ff f8c4 	bl	800c820 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	0018      	movs	r0, r3
 800d69c:	f000 fa15 	bl	800daca <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800d6a0:	e03c      	b.n	800d71c <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800d6a2:	4b20      	ldr	r3, [pc, #128]	@ (800d724 <USBD_SetConfig+0x144>)
 800d6a4:	781b      	ldrb	r3, [r3, #0]
 800d6a6:	001a      	movs	r2, r3
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	685b      	ldr	r3, [r3, #4]
 800d6ac:	429a      	cmp	r2, r3
 800d6ae:	d022      	beq.n	800d6f6 <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	685b      	ldr	r3, [r3, #4]
 800d6b4:	b2da      	uxtb	r2, r3
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	0011      	movs	r1, r2
 800d6ba:	0018      	movs	r0, r3
 800d6bc:	f7ff f8b0 	bl	800c820 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800d6c0:	4b18      	ldr	r3, [pc, #96]	@ (800d724 <USBD_SetConfig+0x144>)
 800d6c2:	781b      	ldrb	r3, [r3, #0]
 800d6c4:	001a      	movs	r2, r3
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d6ca:	4b16      	ldr	r3, [pc, #88]	@ (800d724 <USBD_SetConfig+0x144>)
 800d6cc:	781a      	ldrb	r2, [r3, #0]
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	0011      	movs	r1, r2
 800d6d2:	0018      	movs	r0, r3
 800d6d4:	f7ff f87d 	bl	800c7d2 <USBD_SetClassConfig>
 800d6d8:	0003      	movs	r3, r0
 800d6da:	2b02      	cmp	r3, #2
 800d6dc:	d106      	bne.n	800d6ec <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800d6de:	683a      	ldr	r2, [r7, #0]
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	0011      	movs	r1, r2
 800d6e4:	0018      	movs	r0, r3
 800d6e6:	f000 f908 	bl	800d8fa <USBD_CtlError>
            return;
 800d6ea:	e017      	b.n	800d71c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	0018      	movs	r0, r3
 800d6f0:	f000 f9eb 	bl	800daca <USBD_CtlSendStatus>
        break;
 800d6f4:	e012      	b.n	800d71c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	0018      	movs	r0, r3
 800d6fa:	f000 f9e6 	bl	800daca <USBD_CtlSendStatus>
        break;
 800d6fe:	e00d      	b.n	800d71c <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800d700:	683a      	ldr	r2, [r7, #0]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	0011      	movs	r1, r2
 800d706:	0018      	movs	r0, r3
 800d708:	f000 f8f7 	bl	800d8fa <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800d70c:	4b05      	ldr	r3, [pc, #20]	@ (800d724 <USBD_SetConfig+0x144>)
 800d70e:	781a      	ldrb	r2, [r3, #0]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	0011      	movs	r1, r2
 800d714:	0018      	movs	r0, r3
 800d716:	f7ff f883 	bl	800c820 <USBD_ClrClassConfig>
        break;
 800d71a:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800d71c:	46bd      	mov	sp, r7
 800d71e:	b002      	add	sp, #8
 800d720:	bd80      	pop	{r7, pc}
 800d722:	46c0      	nop			@ (mov r8, r8)
 800d724:	20000ac4 	.word	0x20000ac4

0800d728 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b082      	sub	sp, #8
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
 800d730:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	88db      	ldrh	r3, [r3, #6]
 800d736:	2b01      	cmp	r3, #1
 800d738:	d006      	beq.n	800d748 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800d73a:	683a      	ldr	r2, [r7, #0]
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	0011      	movs	r1, r2
 800d740:	0018      	movs	r0, r3
 800d742:	f000 f8da 	bl	800d8fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d746:	e026      	b.n	800d796 <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800d748:	687a      	ldr	r2, [r7, #4]
 800d74a:	23a7      	movs	r3, #167	@ 0xa7
 800d74c:	009b      	lsls	r3, r3, #2
 800d74e:	5cd3      	ldrb	r3, [r2, r3]
 800d750:	2b02      	cmp	r3, #2
 800d752:	dc02      	bgt.n	800d75a <USBD_GetConfig+0x32>
 800d754:	2b00      	cmp	r3, #0
 800d756:	dc03      	bgt.n	800d760 <USBD_GetConfig+0x38>
 800d758:	e016      	b.n	800d788 <USBD_GetConfig+0x60>
 800d75a:	2b03      	cmp	r3, #3
 800d75c:	d00c      	beq.n	800d778 <USBD_GetConfig+0x50>
 800d75e:	e013      	b.n	800d788 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2200      	movs	r2, #0
 800d764:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	3308      	adds	r3, #8
 800d76a:	0019      	movs	r1, r3
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2201      	movs	r2, #1
 800d770:	0018      	movs	r0, r3
 800d772:	f000 f940 	bl	800d9f6 <USBD_CtlSendData>
        break;
 800d776:	e00e      	b.n	800d796 <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	1d19      	adds	r1, r3, #4
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2201      	movs	r2, #1
 800d780:	0018      	movs	r0, r3
 800d782:	f000 f938 	bl	800d9f6 <USBD_CtlSendData>
        break;
 800d786:	e006      	b.n	800d796 <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800d788:	683a      	ldr	r2, [r7, #0]
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	0011      	movs	r1, r2
 800d78e:	0018      	movs	r0, r3
 800d790:	f000 f8b3 	bl	800d8fa <USBD_CtlError>
        break;
 800d794:	46c0      	nop			@ (mov r8, r8)
}
 800d796:	46c0      	nop			@ (mov r8, r8)
 800d798:	46bd      	mov	sp, r7
 800d79a:	b002      	add	sp, #8
 800d79c:	bd80      	pop	{r7, pc}

0800d79e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d79e:	b580      	push	{r7, lr}
 800d7a0:	b082      	sub	sp, #8
 800d7a2:	af00      	add	r7, sp, #0
 800d7a4:	6078      	str	r0, [r7, #4]
 800d7a6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	23a7      	movs	r3, #167	@ 0xa7
 800d7ac:	009b      	lsls	r3, r3, #2
 800d7ae:	5cd3      	ldrb	r3, [r2, r3]
 800d7b0:	3b01      	subs	r3, #1
 800d7b2:	2b02      	cmp	r3, #2
 800d7b4:	d822      	bhi.n	800d7fc <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	88db      	ldrh	r3, [r3, #6]
 800d7ba:	2b02      	cmp	r3, #2
 800d7bc:	d006      	beq.n	800d7cc <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800d7be:	683a      	ldr	r2, [r7, #0]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	0011      	movs	r1, r2
 800d7c4:	0018      	movs	r0, r3
 800d7c6:	f000 f898 	bl	800d8fa <USBD_CtlError>
        break;
 800d7ca:	e01e      	b.n	800d80a <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800d7d2:	687a      	ldr	r2, [r7, #4]
 800d7d4:	23a9      	movs	r3, #169	@ 0xa9
 800d7d6:	009b      	lsls	r3, r3, #2
 800d7d8:	58d3      	ldr	r3, [r2, r3]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d005      	beq.n	800d7ea <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	2202      	movs	r2, #2
 800d7e4:	431a      	orrs	r2, r3
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	330c      	adds	r3, #12
 800d7ee:	0019      	movs	r1, r3
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2202      	movs	r2, #2
 800d7f4:	0018      	movs	r0, r3
 800d7f6:	f000 f8fe 	bl	800d9f6 <USBD_CtlSendData>
      break;
 800d7fa:	e006      	b.n	800d80a <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800d7fc:	683a      	ldr	r2, [r7, #0]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	0011      	movs	r1, r2
 800d802:	0018      	movs	r0, r3
 800d804:	f000 f879 	bl	800d8fa <USBD_CtlError>
      break;
 800d808:	46c0      	nop			@ (mov r8, r8)
  }
}
 800d80a:	46c0      	nop			@ (mov r8, r8)
 800d80c:	46bd      	mov	sp, r7
 800d80e:	b002      	add	sp, #8
 800d810:	bd80      	pop	{r7, pc}

0800d812 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d812:	b580      	push	{r7, lr}
 800d814:	b082      	sub	sp, #8
 800d816:	af00      	add	r7, sp, #0
 800d818:	6078      	str	r0, [r7, #4]
 800d81a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	885b      	ldrh	r3, [r3, #2]
 800d820:	2b01      	cmp	r3, #1
 800d822:	d108      	bne.n	800d836 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	23a9      	movs	r3, #169	@ 0xa9
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	2101      	movs	r1, #1
 800d82c:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	0018      	movs	r0, r3
 800d832:	f000 f94a 	bl	800daca <USBD_CtlSendStatus>
  }
}
 800d836:	46c0      	nop			@ (mov r8, r8)
 800d838:	46bd      	mov	sp, r7
 800d83a:	b002      	add	sp, #8
 800d83c:	bd80      	pop	{r7, pc}

0800d83e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d83e:	b580      	push	{r7, lr}
 800d840:	b082      	sub	sp, #8
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
 800d846:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d848:	687a      	ldr	r2, [r7, #4]
 800d84a:	23a7      	movs	r3, #167	@ 0xa7
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	5cd3      	ldrb	r3, [r2, r3]
 800d850:	3b01      	subs	r3, #1
 800d852:	2b02      	cmp	r3, #2
 800d854:	d80d      	bhi.n	800d872 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	885b      	ldrh	r3, [r3, #2]
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d110      	bne.n	800d880 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800d85e:	687a      	ldr	r2, [r7, #4]
 800d860:	23a9      	movs	r3, #169	@ 0xa9
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	2100      	movs	r1, #0
 800d866:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	0018      	movs	r0, r3
 800d86c:	f000 f92d 	bl	800daca <USBD_CtlSendStatus>
      }
      break;
 800d870:	e006      	b.n	800d880 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800d872:	683a      	ldr	r2, [r7, #0]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	0011      	movs	r1, r2
 800d878:	0018      	movs	r0, r3
 800d87a:	f000 f83e 	bl	800d8fa <USBD_CtlError>
      break;
 800d87e:	e000      	b.n	800d882 <USBD_ClrFeature+0x44>
      break;
 800d880:	46c0      	nop			@ (mov r8, r8)
  }
}
 800d882:	46c0      	nop			@ (mov r8, r8)
 800d884:	46bd      	mov	sp, r7
 800d886:	b002      	add	sp, #8
 800d888:	bd80      	pop	{r7, pc}

0800d88a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d88a:	b580      	push	{r7, lr}
 800d88c:	b082      	sub	sp, #8
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
 800d892:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	781a      	ldrb	r2, [r3, #0]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	785a      	ldrb	r2, [r3, #1]
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	3302      	adds	r3, #2
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	001a      	movs	r2, r3
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	3303      	adds	r3, #3
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	021b      	lsls	r3, r3, #8
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	18d3      	adds	r3, r2, r3
 800d8b8:	b29a      	uxth	r2, r3
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	3304      	adds	r3, #4
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	001a      	movs	r2, r3
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	3305      	adds	r3, #5
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	021b      	lsls	r3, r3, #8
 800d8ce:	b29b      	uxth	r3, r3
 800d8d0:	18d3      	adds	r3, r2, r3
 800d8d2:	b29a      	uxth	r2, r3
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	3306      	adds	r3, #6
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	001a      	movs	r2, r3
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	3307      	adds	r3, #7
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	021b      	lsls	r3, r3, #8
 800d8e8:	b29b      	uxth	r3, r3
 800d8ea:	18d3      	adds	r3, r2, r3
 800d8ec:	b29a      	uxth	r2, r3
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	80da      	strh	r2, [r3, #6]

}
 800d8f2:	46c0      	nop			@ (mov r8, r8)
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	b002      	add	sp, #8
 800d8f8:	bd80      	pop	{r7, pc}

0800d8fa <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800d8fa:	b580      	push	{r7, lr}
 800d8fc:	b082      	sub	sp, #8
 800d8fe:	af00      	add	r7, sp, #0
 800d900:	6078      	str	r0, [r7, #4]
 800d902:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2180      	movs	r1, #128	@ 0x80
 800d908:	0018      	movs	r0, r3
 800d90a:	f003 fb12 	bl	8010f32 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2100      	movs	r1, #0
 800d912:	0018      	movs	r0, r3
 800d914:	f003 fb0d 	bl	8010f32 <USBD_LL_StallEP>
}
 800d918:	46c0      	nop			@ (mov r8, r8)
 800d91a:	46bd      	mov	sp, r7
 800d91c:	b002      	add	sp, #8
 800d91e:	bd80      	pop	{r7, pc}

0800d920 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d920:	b590      	push	{r4, r7, lr}
 800d922:	b087      	sub	sp, #28
 800d924:	af00      	add	r7, sp, #0
 800d926:	60f8      	str	r0, [r7, #12]
 800d928:	60b9      	str	r1, [r7, #8]
 800d92a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d92c:	2417      	movs	r4, #23
 800d92e:	193b      	adds	r3, r7, r4
 800d930:	2200      	movs	r2, #0
 800d932:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d03c      	beq.n	800d9b4 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	0018      	movs	r0, r3
 800d93e:	f000 f83d 	bl	800d9bc <USBD_GetLen>
 800d942:	0003      	movs	r3, r0
 800d944:	3301      	adds	r3, #1
 800d946:	b29b      	uxth	r3, r3
 800d948:	18db      	adds	r3, r3, r3
 800d94a:	b29a      	uxth	r2, r3
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d950:	193b      	adds	r3, r7, r4
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	193a      	adds	r2, r7, r4
 800d956:	1c59      	adds	r1, r3, #1
 800d958:	7011      	strb	r1, [r2, #0]
 800d95a:	001a      	movs	r2, r3
 800d95c:	68bb      	ldr	r3, [r7, #8]
 800d95e:	189b      	adds	r3, r3, r2
 800d960:	687a      	ldr	r2, [r7, #4]
 800d962:	7812      	ldrb	r2, [r2, #0]
 800d964:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d966:	193b      	adds	r3, r7, r4
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	193a      	adds	r2, r7, r4
 800d96c:	1c59      	adds	r1, r3, #1
 800d96e:	7011      	strb	r1, [r2, #0]
 800d970:	001a      	movs	r2, r3
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	189b      	adds	r3, r3, r2
 800d976:	2203      	movs	r2, #3
 800d978:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d97a:	e017      	b.n	800d9ac <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	1c5a      	adds	r2, r3, #1
 800d980:	60fa      	str	r2, [r7, #12]
 800d982:	2417      	movs	r4, #23
 800d984:	193a      	adds	r2, r7, r4
 800d986:	7812      	ldrb	r2, [r2, #0]
 800d988:	1939      	adds	r1, r7, r4
 800d98a:	1c50      	adds	r0, r2, #1
 800d98c:	7008      	strb	r0, [r1, #0]
 800d98e:	0011      	movs	r1, r2
 800d990:	68ba      	ldr	r2, [r7, #8]
 800d992:	1852      	adds	r2, r2, r1
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d998:	193b      	adds	r3, r7, r4
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	193a      	adds	r2, r7, r4
 800d99e:	1c59      	adds	r1, r3, #1
 800d9a0:	7011      	strb	r1, [r2, #0]
 800d9a2:	001a      	movs	r2, r3
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	189b      	adds	r3, r3, r2
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	781b      	ldrb	r3, [r3, #0]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d1e3      	bne.n	800d97c <USBD_GetString+0x5c>
    }
  }
}
 800d9b4:	46c0      	nop			@ (mov r8, r8)
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	b007      	add	sp, #28
 800d9ba:	bd90      	pop	{r4, r7, pc}

0800d9bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d9c4:	230f      	movs	r3, #15
 800d9c6:	18fb      	adds	r3, r7, r3
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800d9cc:	e008      	b.n	800d9e0 <USBD_GetLen+0x24>
  {
    len++;
 800d9ce:	210f      	movs	r1, #15
 800d9d0:	187b      	adds	r3, r7, r1
 800d9d2:	781a      	ldrb	r2, [r3, #0]
 800d9d4:	187b      	adds	r3, r7, r1
 800d9d6:	3201      	adds	r2, #1
 800d9d8:	701a      	strb	r2, [r3, #0]
    buf++;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	3301      	adds	r3, #1
 800d9de:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	781b      	ldrb	r3, [r3, #0]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d1f2      	bne.n	800d9ce <USBD_GetLen+0x12>
  }

  return len;
 800d9e8:	230f      	movs	r3, #15
 800d9ea:	18fb      	adds	r3, r7, r3
 800d9ec:	781b      	ldrb	r3, [r3, #0]
}
 800d9ee:	0018      	movs	r0, r3
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	b004      	add	sp, #16
 800d9f4:	bd80      	pop	{r7, pc}

0800d9f6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d9f6:	b580      	push	{r7, lr}
 800d9f8:	b084      	sub	sp, #16
 800d9fa:	af00      	add	r7, sp, #0
 800d9fc:	60f8      	str	r0, [r7, #12]
 800d9fe:	60b9      	str	r1, [r7, #8]
 800da00:	1dbb      	adds	r3, r7, #6
 800da02:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800da04:	68fa      	ldr	r2, [r7, #12]
 800da06:	23a5      	movs	r3, #165	@ 0xa5
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	2102      	movs	r1, #2
 800da0c:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800da0e:	1dbb      	adds	r3, r7, #6
 800da10:	881a      	ldrh	r2, [r3, #0]
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800da16:	1dbb      	adds	r3, r7, #6
 800da18:	881a      	ldrh	r2, [r3, #0]
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da1e:	1dbb      	adds	r3, r7, #6
 800da20:	881b      	ldrh	r3, [r3, #0]
 800da22:	68ba      	ldr	r2, [r7, #8]
 800da24:	68f8      	ldr	r0, [r7, #12]
 800da26:	2100      	movs	r1, #0
 800da28:	f003 fb34 	bl	8011094 <USBD_LL_Transmit>

  return USBD_OK;
 800da2c:	2300      	movs	r3, #0
}
 800da2e:	0018      	movs	r0, r3
 800da30:	46bd      	mov	sp, r7
 800da32:	b004      	add	sp, #16
 800da34:	bd80      	pop	{r7, pc}

0800da36 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800da36:	b580      	push	{r7, lr}
 800da38:	b084      	sub	sp, #16
 800da3a:	af00      	add	r7, sp, #0
 800da3c:	60f8      	str	r0, [r7, #12]
 800da3e:	60b9      	str	r1, [r7, #8]
 800da40:	1dbb      	adds	r3, r7, #6
 800da42:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da44:	1dbb      	adds	r3, r7, #6
 800da46:	881b      	ldrh	r3, [r3, #0]
 800da48:	68ba      	ldr	r2, [r7, #8]
 800da4a:	68f8      	ldr	r0, [r7, #12]
 800da4c:	2100      	movs	r1, #0
 800da4e:	f003 fb21 	bl	8011094 <USBD_LL_Transmit>

  return USBD_OK;
 800da52:	2300      	movs	r3, #0
}
 800da54:	0018      	movs	r0, r3
 800da56:	46bd      	mov	sp, r7
 800da58:	b004      	add	sp, #16
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
 800da62:	60f8      	str	r0, [r7, #12]
 800da64:	60b9      	str	r1, [r7, #8]
 800da66:	1dbb      	adds	r3, r7, #6
 800da68:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800da6a:	68fa      	ldr	r2, [r7, #12]
 800da6c:	23a5      	movs	r3, #165	@ 0xa5
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	2103      	movs	r1, #3
 800da72:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800da74:	1dbb      	adds	r3, r7, #6
 800da76:	8819      	ldrh	r1, [r3, #0]
 800da78:	68fa      	ldr	r2, [r7, #12]
 800da7a:	23ae      	movs	r3, #174	@ 0xae
 800da7c:	005b      	lsls	r3, r3, #1
 800da7e:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800da80:	1dbb      	adds	r3, r7, #6
 800da82:	8819      	ldrh	r1, [r3, #0]
 800da84:	68fa      	ldr	r2, [r7, #12]
 800da86:	23b0      	movs	r3, #176	@ 0xb0
 800da88:	005b      	lsls	r3, r3, #1
 800da8a:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da8c:	1dbb      	adds	r3, r7, #6
 800da8e:	881b      	ldrh	r3, [r3, #0]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	68f8      	ldr	r0, [r7, #12]
 800da94:	2100      	movs	r1, #0
 800da96:	f003 fb34 	bl	8011102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da9a:	2300      	movs	r3, #0
}
 800da9c:	0018      	movs	r0, r3
 800da9e:	46bd      	mov	sp, r7
 800daa0:	b004      	add	sp, #16
 800daa2:	bd80      	pop	{r7, pc}

0800daa4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	60b9      	str	r1, [r7, #8]
 800daae:	1dbb      	adds	r3, r7, #6
 800dab0:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dab2:	1dbb      	adds	r3, r7, #6
 800dab4:	881b      	ldrh	r3, [r3, #0]
 800dab6:	68ba      	ldr	r2, [r7, #8]
 800dab8:	68f8      	ldr	r0, [r7, #12]
 800daba:	2100      	movs	r1, #0
 800dabc:	f003 fb21 	bl	8011102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dac0:	2300      	movs	r3, #0
}
 800dac2:	0018      	movs	r0, r3
 800dac4:	46bd      	mov	sp, r7
 800dac6:	b004      	add	sp, #16
 800dac8:	bd80      	pop	{r7, pc}

0800daca <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b082      	sub	sp, #8
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dad2:	687a      	ldr	r2, [r7, #4]
 800dad4:	23a5      	movs	r3, #165	@ 0xa5
 800dad6:	009b      	lsls	r3, r3, #2
 800dad8:	2104      	movs	r1, #4
 800dada:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	2300      	movs	r3, #0
 800dae0:	2200      	movs	r2, #0
 800dae2:	2100      	movs	r1, #0
 800dae4:	f003 fad6 	bl	8011094 <USBD_LL_Transmit>

  return USBD_OK;
 800dae8:	2300      	movs	r3, #0
}
 800daea:	0018      	movs	r0, r3
 800daec:	46bd      	mov	sp, r7
 800daee:	b002      	add	sp, #8
 800daf0:	bd80      	pop	{r7, pc}

0800daf2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800daf2:	b580      	push	{r7, lr}
 800daf4:	b082      	sub	sp, #8
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800dafa:	687a      	ldr	r2, [r7, #4]
 800dafc:	23a5      	movs	r3, #165	@ 0xa5
 800dafe:	009b      	lsls	r3, r3, #2
 800db00:	2105      	movs	r1, #5
 800db02:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	2300      	movs	r3, #0
 800db08:	2200      	movs	r2, #0
 800db0a:	2100      	movs	r1, #0
 800db0c:	f003 faf9 	bl	8011102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db10:	2300      	movs	r3, #0
}
 800db12:	0018      	movs	r0, r3
 800db14:	46bd      	mov	sp, r7
 800db16:	b002      	add	sp, #8
 800db18:	bd80      	pop	{r7, pc}
	...

0800db1c <setSPI_Size>:
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b082      	sub	sp, #8
 800db20:	af00      	add	r7, sp, #0
 800db22:	0002      	movs	r2, r0
 800db24:	1dfb      	adds	r3, r7, #7
 800db26:	701a      	strb	r2, [r3, #0]
  if (config.spi_sz != size)
 800db28:	4b14      	ldr	r3, [pc, #80]	@ (800db7c <setSPI_Size+0x60>)
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	b25b      	sxtb	r3, r3
 800db2e:	1dfa      	adds	r2, r7, #7
 800db30:	7812      	ldrb	r2, [r2, #0]
 800db32:	b252      	sxtb	r2, r2
 800db34:	429a      	cmp	r2, r3
 800db36:	d01d      	beq.n	800db74 <setSPI_Size+0x58>
  {
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 800db38:	4b11      	ldr	r3, [pc, #68]	@ (800db80 <setSPI_Size+0x64>)
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	681a      	ldr	r2, [r3, #0]
 800db3e:	4b10      	ldr	r3, [pc, #64]	@ (800db80 <setSPI_Size+0x64>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2140      	movs	r1, #64	@ 0x40
 800db44:	438a      	bics	r2, r1
 800db46:	601a      	str	r2, [r3, #0]
    config.spi_sz = size;
 800db48:	4b0c      	ldr	r3, [pc, #48]	@ (800db7c <setSPI_Size+0x60>)
 800db4a:	1dfa      	adds	r2, r7, #7
 800db4c:	7812      	ldrb	r2, [r2, #0]
 800db4e:	701a      	strb	r2, [r3, #0]

    if (size == mode_16bit)
 800db50:	1dfb      	adds	r3, r7, #7
 800db52:	781b      	ldrb	r3, [r3, #0]
 800db54:	b25b      	sxtb	r3, r3
 800db56:	2b01      	cmp	r3, #1
 800db58:	d104      	bne.n	800db64 <setSPI_Size+0x48>
    {
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 800db5a:	4b09      	ldr	r3, [pc, #36]	@ (800db80 <setSPI_Size+0x64>)
 800db5c:	22f0      	movs	r2, #240	@ 0xf0
 800db5e:	0112      	lsls	r2, r2, #4
 800db60:	60da      	str	r2, [r3, #12]
 800db62:	e003      	b.n	800db6c <setSPI_Size+0x50>
    }
    else
    {
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 800db64:	4b06      	ldr	r3, [pc, #24]	@ (800db80 <setSPI_Size+0x64>)
 800db66:	22e0      	movs	r2, #224	@ 0xe0
 800db68:	00d2      	lsls	r2, r2, #3
 800db6a:	60da      	str	r2, [r3, #12]
    }

    HAL_SPI_Init(&LCD_HANDLE); // Re-initialize to apply new data size
 800db6c:	4b04      	ldr	r3, [pc, #16]	@ (800db80 <setSPI_Size+0x64>)
 800db6e:	0018      	movs	r0, r3
 800db70:	f7f9 fa06 	bl	8006f80 <HAL_SPI_Init>
  }
}
 800db74:	46c0      	nop			@ (mov r8, r8)
 800db76:	46bd      	mov	sp, r7
 800db78:	b002      	add	sp, #8
 800db7a:	bd80      	pop	{r7, pc}
 800db7c:	20000194 	.word	0x20000194
 800db80:	20000490 	.word	0x20000490

0800db84 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b082      	sub	sp, #8
 800db88:	af00      	add	r7, sp, #0
 800db8a:	0002      	movs	r2, r0
 800db8c:	1dfb      	adds	r3, r7, #7
 800db8e:	701a      	strb	r2, [r3, #0]
 800db90:	1dbb      	adds	r3, r7, #6
 800db92:	1c0a      	adds	r2, r1, #0
 800db94:	701a      	strb	r2, [r3, #0]
  setSPI_Size(size);
 800db96:	1dbb      	adds	r3, r7, #6
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	b25b      	sxtb	r3, r3
 800db9c:	0018      	movs	r0, r3
 800db9e:	f7ff ffbd 	bl	800db1c <setSPI_Size>
  if (config.dma_sz != size || config.dma_mem_inc != memInc)
 800dba2:	4b3f      	ldr	r3, [pc, #252]	@ (800dca0 <setDMAMemMode+0x11c>)
 800dba4:	785b      	ldrb	r3, [r3, #1]
 800dba6:	b25b      	sxtb	r3, r3
 800dba8:	001a      	movs	r2, r3
 800dbaa:	1dbb      	adds	r3, r7, #6
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	429a      	cmp	r2, r3
 800dbb0:	d107      	bne.n	800dbc2 <setDMAMemMode+0x3e>
 800dbb2:	4b3b      	ldr	r3, [pc, #236]	@ (800dca0 <setDMAMemMode+0x11c>)
 800dbb4:	789b      	ldrb	r3, [r3, #2]
 800dbb6:	b25b      	sxtb	r3, r3
 800dbb8:	001a      	movs	r2, r3
 800dbba:	1dfb      	adds	r3, r7, #7
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	429a      	cmp	r2, r3
 800dbc0:	d06a      	beq.n	800dc98 <setDMAMemMode+0x114>
  {
    config.dma_sz = size;
 800dbc2:	1dbb      	adds	r3, r7, #6
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	569a      	ldrsb	r2, [r3, r2]
 800dbc8:	4b35      	ldr	r3, [pc, #212]	@ (800dca0 <setDMAMemMode+0x11c>)
 800dbca:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 800dbcc:	1dfb      	adds	r3, r7, #7
 800dbce:	2200      	movs	r2, #0
 800dbd0:	569a      	ldrsb	r2, [r3, r2]
 800dbd2:	4b33      	ldr	r3, [pc, #204]	@ (800dca0 <setDMAMemMode+0x11c>)
 800dbd4:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);
 800dbd6:	4b33      	ldr	r3, [pc, #204]	@ (800dca4 <setDMAMemMode+0x120>)
 800dbd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	681a      	ldr	r2, [r3, #0]
 800dbde:	4b31      	ldr	r3, [pc, #196]	@ (800dca4 <setDMAMemMode+0x120>)
 800dbe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	2101      	movs	r1, #1
 800dbe6:	438a      	bics	r2, r1
 800dbe8:	601a      	str	r2, [r3, #0]
    ;
#ifdef DMA_SxCR_EN
    while ((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET)
      ;
#elif defined DMA_CCR_EN
    while ((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET)
 800dbea:	46c0      	nop			@ (mov r8, r8)
 800dbec:	4b2d      	ldr	r3, [pc, #180]	@ (800dca4 <setDMAMemMode+0x120>)
 800dbee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2201      	movs	r2, #1
 800dbf6:	4013      	ands	r3, r2
 800dbf8:	d1f8      	bne.n	800dbec <setDMAMemMode+0x68>
      ;
#endif
    if (memInc == mem_increase)
 800dbfa:	1dfb      	adds	r3, r7, #7
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	2b01      	cmp	r3, #1
 800dc00:	d10e      	bne.n	800dc20 <setDMAMemMode+0x9c>
    {
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 800dc02:	4b28      	ldr	r3, [pc, #160]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc06:	2280      	movs	r2, #128	@ 0x80
 800dc08:	60da      	str	r2, [r3, #12]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
 800dc0a:	4b26      	ldr	r3, [pc, #152]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	4b24      	ldr	r3, [pc, #144]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2180      	movs	r1, #128	@ 0x80
 800dc1a:	430a      	orrs	r2, r1
 800dc1c:	601a      	str	r2, [r3, #0]
 800dc1e:	e00d      	b.n	800dc3c <setDMAMemMode+0xb8>
#endif
    }
    else
    {
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 800dc20:	4b20      	ldr	r3, [pc, #128]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc24:	2200      	movs	r2, #0
 800dc26:	60da      	str	r2, [r3, #12]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
 800dc28:	4b1e      	ldr	r3, [pc, #120]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	4b1c      	ldr	r3, [pc, #112]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	2180      	movs	r1, #128	@ 0x80
 800dc38:	438a      	bics	r2, r1
 800dc3a:	601a      	str	r2, [r3, #0]
#endif
    }

    if (size == mode_16bit)
 800dc3c:	1dbb      	adds	r3, r7, #6
 800dc3e:	781b      	ldrb	r3, [r3, #0]
 800dc40:	2b01      	cmp	r3, #1
 800dc42:	d117      	bne.n	800dc74 <setDMAMemMode+0xf0>
    {
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800dc44:	4b17      	ldr	r3, [pc, #92]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc48:	2280      	movs	r2, #128	@ 0x80
 800dc4a:	0052      	lsls	r2, r2, #1
 800dc4c:	611a      	str	r2, [r3, #16]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800dc4e:	4b15      	ldr	r3, [pc, #84]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc52:	2280      	movs	r2, #128	@ 0x80
 800dc54:	00d2      	lsls	r2, r2, #3
 800dc56:	615a      	str	r2, [r3, #20]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
                                        (1 << DMA_SxCR_PSIZE_Pos | 1 << DMA_SxCR_MSIZE_Pos);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk)) |
 800dc58:	4b12      	ldr	r3, [pc, #72]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a11      	ldr	r2, [pc, #68]	@ (800dca8 <setDMAMemMode+0x124>)
 800dc62:	401a      	ands	r2, r3
 800dc64:	4b0f      	ldr	r3, [pc, #60]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	21a0      	movs	r1, #160	@ 0xa0
 800dc6c:	00c9      	lsls	r1, r1, #3
 800dc6e:	430a      	orrs	r2, r1
 800dc70:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 800dc72:	e011      	b.n	800dc98 <setDMAMemMode+0x114>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800dc74:	4b0b      	ldr	r3, [pc, #44]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc78:	2200      	movs	r2, #0
 800dc7a:	611a      	str	r2, [r3, #16]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800dc7c:	4b09      	ldr	r3, [pc, #36]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc80:	2200      	movs	r2, #0
 800dc82:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
 800dc84:	4b07      	ldr	r3, [pc, #28]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	4b05      	ldr	r3, [pc, #20]	@ (800dca4 <setDMAMemMode+0x120>)
 800dc8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4905      	ldr	r1, [pc, #20]	@ (800dca8 <setDMAMemMode+0x124>)
 800dc94:	400a      	ands	r2, r1
 800dc96:	601a      	str	r2, [r3, #0]
}
 800dc98:	46c0      	nop			@ (mov r8, r8)
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	b002      	add	sp, #8
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	20000194 	.word	0x20000194
 800dca4:	20000490 	.word	0x20000490
 800dca8:	fffff0ff 	.word	0xfffff0ff

0800dcac <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b082      	sub	sp, #8
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	000a      	movs	r2, r1
 800dcb6:	1cfb      	adds	r3, r7, #3
 800dcb8:	701a      	strb	r2, [r3, #0]
  setSPI_Size(mode_8bit);
 800dcba:	2000      	movs	r0, #0
 800dcbc:	f7ff ff2e 	bl	800db1c <setSPI_Size>
  LCD_PIN(LCD_DC, RESET);
 800dcc0:	4b14      	ldr	r3, [pc, #80]	@ (800dd14 <LCD_WriteCommand+0x68>)
 800dcc2:	2280      	movs	r2, #128	@ 0x80
 800dcc4:	0452      	lsls	r2, r2, #17
 800dcc6:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800dcc8:	4b12      	ldr	r3, [pc, #72]	@ (800dd14 <LCD_WriteCommand+0x68>)
 800dcca:	2280      	movs	r2, #128	@ 0x80
 800dccc:	0552      	lsls	r2, r2, #21
 800dcce:	619a      	str	r2, [r3, #24]
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	425b      	negs	r3, r3
 800dcd4:	6879      	ldr	r1, [r7, #4]
 800dcd6:	4810      	ldr	r0, [pc, #64]	@ (800dd18 <LCD_WriteCommand+0x6c>)
 800dcd8:	2201      	movs	r2, #1
 800dcda:	f7f9 fa09 	bl	80070f0 <HAL_SPI_Transmit>
  if (argc)
 800dcde:	1cfb      	adds	r3, r7, #3
 800dce0:	781b      	ldrb	r3, [r3, #0]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d00d      	beq.n	800dd02 <LCD_WriteCommand+0x56>
  {
    LCD_PIN(LCD_DC, SET);
 800dce6:	4b0b      	ldr	r3, [pc, #44]	@ (800dd14 <LCD_WriteCommand+0x68>)
 800dce8:	2280      	movs	r2, #128	@ 0x80
 800dcea:	0052      	lsls	r2, r2, #1
 800dcec:	619a      	str	r2, [r3, #24]
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd + 1), argc, HAL_MAX_DELAY);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	1c59      	adds	r1, r3, #1
 800dcf2:	1cfb      	adds	r3, r7, #3
 800dcf4:	781b      	ldrb	r3, [r3, #0]
 800dcf6:	b29a      	uxth	r2, r3
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	425b      	negs	r3, r3
 800dcfc:	4806      	ldr	r0, [pc, #24]	@ (800dd18 <LCD_WriteCommand+0x6c>)
 800dcfe:	f7f9 f9f7 	bl	80070f0 <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800dd02:	4b04      	ldr	r3, [pc, #16]	@ (800dd14 <LCD_WriteCommand+0x68>)
 800dd04:	2280      	movs	r2, #128	@ 0x80
 800dd06:	0152      	lsls	r2, r2, #5
 800dd08:	619a      	str	r2, [r3, #24]
#endif
}
 800dd0a:	46c0      	nop			@ (mov r8, r8)
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	b002      	add	sp, #8
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	46c0      	nop			@ (mov r8, r8)
 800dd14:	48000400 	.word	0x48000400
 800dd18:	20000490 	.word	0x20000490

0800dd1c <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 800dd1c:	b5b0      	push	{r4, r5, r7, lr}
 800dd1e:	b084      	sub	sp, #16
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
 800dd24:	6039      	str	r1, [r7, #0]
  LCD_PIN(LCD_DC, SET);
 800dd26:	4b36      	ldr	r3, [pc, #216]	@ (800de00 <LCD_WriteData+0xe4>)
 800dd28:	2280      	movs	r2, #128	@ 0x80
 800dd2a:	0052      	lsls	r2, r2, #1
 800dd2c:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800dd2e:	4b34      	ldr	r3, [pc, #208]	@ (800de00 <LCD_WriteData+0xe4>)
 800dd30:	2280      	movs	r2, #128	@ 0x80
 800dd32:	0552      	lsls	r2, r2, #21
 800dd34:	619a      	str	r2, [r3, #24]
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0)
 800dd36:	e058      	b.n	800ddea <LCD_WriteData+0xce>
  {
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	2280      	movs	r2, #128	@ 0x80
 800dd3c:	0252      	lsls	r2, r2, #9
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d300      	bcc.n	800dd44 <LCD_WriteData+0x28>
 800dd42:	4b30      	ldr	r3, [pc, #192]	@ (800de04 <LCD_WriteData+0xe8>)
 800dd44:	210e      	movs	r1, #14
 800dd46:	187a      	adds	r2, r7, r1
 800dd48:	8013      	strh	r3, [r2, #0]
#ifdef USE_DMA
    if (buff_size > DMA_Min_Pixels)
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	2b20      	cmp	r3, #32
 800dd4e:	d929      	bls.n	800dda4 <LCD_WriteData+0x88>
    {
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 800dd50:	187b      	adds	r3, r7, r1
 800dd52:	881a      	ldrh	r2, [r3, #0]
 800dd54:	6879      	ldr	r1, [r7, #4]
 800dd56:	4b2c      	ldr	r3, [pc, #176]	@ (800de08 <LCD_WriteData+0xec>)
 800dd58:	0018      	movs	r0, r3
 800dd5a:	f7f9 fe5d 	bl	8007a18 <HAL_SPI_Transmit_DMA>
      while (HAL_DMA_GetState(LCD_HANDLE.hdmatx) != HAL_DMA_STATE_READY)
 800dd5e:	46c0      	nop			@ (mov r8, r8)
 800dd60:	4b29      	ldr	r3, [pc, #164]	@ (800de08 <LCD_WriteData+0xec>)
 800dd62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd64:	0018      	movs	r0, r3
 800dd66:	f7f6 fab6 	bl	80042d6 <HAL_DMA_GetState>
 800dd6a:	0003      	movs	r3, r0
 800dd6c:	2b01      	cmp	r3, #1
 800dd6e:	d1f7      	bne.n	800dd60 <LCD_WriteData+0x44>
        ;
      if (config.dma_mem_inc == mem_increase)
 800dd70:	4b26      	ldr	r3, [pc, #152]	@ (800de0c <LCD_WriteData+0xf0>)
 800dd72:	789b      	ldrb	r3, [r3, #2]
 800dd74:	b25b      	sxtb	r3, r3
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d131      	bne.n	800ddde <LCD_WriteData+0xc2>
      {
        if (config.dma_sz == mode_16bit)
 800dd7a:	4b24      	ldr	r3, [pc, #144]	@ (800de0c <LCD_WriteData+0xf0>)
 800dd7c:	785b      	ldrb	r3, [r3, #1]
 800dd7e:	b25b      	sxtb	r3, r3
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	d106      	bne.n	800dd92 <LCD_WriteData+0x76>
          buff += chunk_size;
 800dd84:	230e      	movs	r3, #14
 800dd86:	18fb      	adds	r3, r7, r3
 800dd88:	881b      	ldrh	r3, [r3, #0]
 800dd8a:	687a      	ldr	r2, [r7, #4]
 800dd8c:	18d3      	adds	r3, r2, r3
 800dd8e:	607b      	str	r3, [r7, #4]
 800dd90:	e025      	b.n	800ddde <LCD_WriteData+0xc2>
        else
          buff += chunk_size * 2;
 800dd92:	230e      	movs	r3, #14
 800dd94:	18fb      	adds	r3, r7, r3
 800dd96:	881b      	ldrh	r3, [r3, #0]
 800dd98:	005b      	lsls	r3, r3, #1
 800dd9a:	001a      	movs	r2, r3
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	189b      	adds	r3, r3, r2
 800dda0:	607b      	str	r3, [r7, #4]
 800dda2:	e01c      	b.n	800ddde <LCD_WriteData+0xc2>
      }
    }
    else
    {
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 800dda4:	2301      	movs	r3, #1
 800dda6:	425c      	negs	r4, r3
 800dda8:	250e      	movs	r5, #14
 800ddaa:	197b      	adds	r3, r7, r5
 800ddac:	881a      	ldrh	r2, [r3, #0]
 800ddae:	6879      	ldr	r1, [r7, #4]
 800ddb0:	4815      	ldr	r0, [pc, #84]	@ (800de08 <LCD_WriteData+0xec>)
 800ddb2:	0023      	movs	r3, r4
 800ddb4:	f7f9 f99c 	bl	80070f0 <HAL_SPI_Transmit>
      if (config.spi_sz == mode_16bit)
 800ddb8:	4b14      	ldr	r3, [pc, #80]	@ (800de0c <LCD_WriteData+0xf0>)
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	b25b      	sxtb	r3, r3
 800ddbe:	2b01      	cmp	r3, #1
 800ddc0:	d105      	bne.n	800ddce <LCD_WriteData+0xb2>
        buff += chunk_size;
 800ddc2:	197b      	adds	r3, r7, r5
 800ddc4:	881b      	ldrh	r3, [r3, #0]
 800ddc6:	687a      	ldr	r2, [r7, #4]
 800ddc8:	18d3      	adds	r3, r2, r3
 800ddca:	607b      	str	r3, [r7, #4]
 800ddcc:	e007      	b.n	800ddde <LCD_WriteData+0xc2>
      else
        buff += chunk_size * 2;
 800ddce:	230e      	movs	r3, #14
 800ddd0:	18fb      	adds	r3, r7, r3
 800ddd2:	881b      	ldrh	r3, [r3, #0]
 800ddd4:	005b      	lsls	r3, r3, #1
 800ddd6:	001a      	movs	r2, r3
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	189b      	adds	r3, r3, r2
 800dddc:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 800ddde:	230e      	movs	r3, #14
 800dde0:	18fb      	adds	r3, r7, r3
 800dde2:	881b      	ldrh	r3, [r3, #0]
 800dde4:	683a      	ldr	r2, [r7, #0]
 800dde6:	1ad3      	subs	r3, r2, r3
 800dde8:	603b      	str	r3, [r7, #0]
  while (buff_size > 0)
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d1a3      	bne.n	800dd38 <LCD_WriteData+0x1c>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800ddf0:	4b03      	ldr	r3, [pc, #12]	@ (800de00 <LCD_WriteData+0xe4>)
 800ddf2:	2280      	movs	r2, #128	@ 0x80
 800ddf4:	0152      	lsls	r2, r2, #5
 800ddf6:	619a      	str	r2, [r3, #24]
#endif
}
 800ddf8:	46c0      	nop			@ (mov r8, r8)
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	b004      	add	sp, #16
 800ddfe:	bdb0      	pop	{r4, r5, r7, pc}
 800de00:	48000400 	.word	0x48000400
 800de04:	0000ffff 	.word	0x0000ffff
 800de08:	20000490 	.word	0x20000490
 800de0c:	20000194 	.word	0x20000194

0800de10 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 800de10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de12:	b08b      	sub	sp, #44	@ 0x2c
 800de14:	af00      	add	r7, sp, #0
 800de16:	0005      	movs	r5, r0
 800de18:	000c      	movs	r4, r1
 800de1a:	0010      	movs	r0, r2
 800de1c:	0019      	movs	r1, r3
 800de1e:	1dbb      	adds	r3, r7, #6
 800de20:	1c2a      	adds	r2, r5, #0
 800de22:	801a      	strh	r2, [r3, #0]
 800de24:	1d3b      	adds	r3, r7, #4
 800de26:	1c22      	adds	r2, r4, #0
 800de28:	801a      	strh	r2, [r3, #0]
 800de2a:	1cbb      	adds	r3, r7, #2
 800de2c:	1c02      	adds	r2, r0, #0
 800de2e:	801a      	strh	r2, [r3, #0]
 800de30:	003b      	movs	r3, r7
 800de32:	1c0a      	adds	r2, r1, #0
 800de34:	801a      	strh	r2, [r3, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 800de36:	2026      	movs	r0, #38	@ 0x26
 800de38:	183b      	adds	r3, r7, r0
 800de3a:	1dba      	adds	r2, r7, #6
 800de3c:	8812      	ldrh	r2, [r2, #0]
 800de3e:	801a      	strh	r2, [r3, #0]
 800de40:	2424      	movs	r4, #36	@ 0x24
 800de42:	193b      	adds	r3, r7, r4
 800de44:	1cba      	adds	r2, r7, #2
 800de46:	8812      	ldrh	r2, [r2, #0]
 800de48:	801a      	strh	r2, [r3, #0]
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 800de4a:	1d3b      	adds	r3, r7, #4
 800de4c:	881b      	ldrh	r3, [r3, #0]
 800de4e:	331e      	adds	r3, #30
 800de50:	b29a      	uxth	r2, r3
 800de52:	2522      	movs	r5, #34	@ 0x22
 800de54:	197b      	adds	r3, r7, r5
 800de56:	801a      	strh	r2, [r3, #0]
 800de58:	003b      	movs	r3, r7
 800de5a:	881b      	ldrh	r3, [r3, #0]
 800de5c:	331e      	adds	r3, #30
 800de5e:	b29a      	uxth	r2, r3
 800de60:	2620      	movs	r6, #32
 800de62:	19bb      	adds	r3, r7, r6
 800de64:	801a      	strh	r2, [r3, #0]

  /* Column Address set */
  {
    uint8_t cmd[] = {CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800de66:	2118      	movs	r1, #24
 800de68:	187b      	adds	r3, r7, r1
 800de6a:	222a      	movs	r2, #42	@ 0x2a
 800de6c:	701a      	strb	r2, [r3, #0]
 800de6e:	183b      	adds	r3, r7, r0
 800de70:	2200      	movs	r2, #0
 800de72:	5e9b      	ldrsh	r3, [r3, r2]
 800de74:	121b      	asrs	r3, r3, #8
 800de76:	b21b      	sxth	r3, r3
 800de78:	b2da      	uxtb	r2, r3
 800de7a:	187b      	adds	r3, r7, r1
 800de7c:	705a      	strb	r2, [r3, #1]
 800de7e:	183b      	adds	r3, r7, r0
 800de80:	881b      	ldrh	r3, [r3, #0]
 800de82:	b2da      	uxtb	r2, r3
 800de84:	187b      	adds	r3, r7, r1
 800de86:	709a      	strb	r2, [r3, #2]
 800de88:	193b      	adds	r3, r7, r4
 800de8a:	2200      	movs	r2, #0
 800de8c:	5e9b      	ldrsh	r3, [r3, r2]
 800de8e:	121b      	asrs	r3, r3, #8
 800de90:	b21b      	sxth	r3, r3
 800de92:	b2da      	uxtb	r2, r3
 800de94:	187b      	adds	r3, r7, r1
 800de96:	70da      	strb	r2, [r3, #3]
 800de98:	193b      	adds	r3, r7, r4
 800de9a:	881b      	ldrh	r3, [r3, #0]
 800de9c:	b2da      	uxtb	r2, r3
 800de9e:	187b      	adds	r3, r7, r1
 800dea0:	711a      	strb	r2, [r3, #4]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800dea2:	187b      	adds	r3, r7, r1
 800dea4:	2104      	movs	r1, #4
 800dea6:	0018      	movs	r0, r3
 800dea8:	f7ff ff00 	bl	800dcac <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = {CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 800deac:	2110      	movs	r1, #16
 800deae:	187b      	adds	r3, r7, r1
 800deb0:	222b      	movs	r2, #43	@ 0x2b
 800deb2:	701a      	strb	r2, [r3, #0]
 800deb4:	197b      	adds	r3, r7, r5
 800deb6:	2200      	movs	r2, #0
 800deb8:	5e9b      	ldrsh	r3, [r3, r2]
 800deba:	121b      	asrs	r3, r3, #8
 800debc:	b21b      	sxth	r3, r3
 800debe:	b2da      	uxtb	r2, r3
 800dec0:	187b      	adds	r3, r7, r1
 800dec2:	705a      	strb	r2, [r3, #1]
 800dec4:	197b      	adds	r3, r7, r5
 800dec6:	881b      	ldrh	r3, [r3, #0]
 800dec8:	b2da      	uxtb	r2, r3
 800deca:	187b      	adds	r3, r7, r1
 800decc:	709a      	strb	r2, [r3, #2]
 800dece:	19bb      	adds	r3, r7, r6
 800ded0:	2200      	movs	r2, #0
 800ded2:	5e9b      	ldrsh	r3, [r3, r2]
 800ded4:	121b      	asrs	r3, r3, #8
 800ded6:	b21b      	sxth	r3, r3
 800ded8:	b2da      	uxtb	r2, r3
 800deda:	187b      	adds	r3, r7, r1
 800dedc:	70da      	strb	r2, [r3, #3]
 800dede:	19bb      	adds	r3, r7, r6
 800dee0:	881b      	ldrh	r3, [r3, #0]
 800dee2:	b2da      	uxtb	r2, r3
 800dee4:	187b      	adds	r3, r7, r1
 800dee6:	711a      	strb	r2, [r3, #4]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800dee8:	187b      	adds	r3, r7, r1
 800deea:	2104      	movs	r1, #4
 800deec:	0018      	movs	r0, r3
 800deee:	f7ff fedd 	bl	800dcac <LCD_WriteCommand>
  }
  {
    /* Write to RAM */
    uint8_t cmd[] = {CMD_RAMWR};
 800def2:	210c      	movs	r1, #12
 800def4:	187b      	adds	r3, r7, r1
 800def6:	4a06      	ldr	r2, [pc, #24]	@ (800df10 <LCD_SetAddressWindow+0x100>)
 800def8:	7812      	ldrb	r2, [r2, #0]
 800defa:	701a      	strb	r2, [r3, #0]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800defc:	187b      	adds	r3, r7, r1
 800defe:	2100      	movs	r1, #0
 800df00:	0018      	movs	r0, r3
 800df02:	f7ff fed3 	bl	800dcac <LCD_WriteCommand>
  }
}
 800df06:	46c0      	nop			@ (mov r8, r8)
 800df08:	46bd      	mov	sp, r7
 800df0a:	b00b      	add	sp, #44	@ 0x2c
 800df0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df0e:	46c0      	nop			@ (mov r8, r8)
 800df10:	080151c8 	.word	0x080151c8

0800df14 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 800df14:	b5b0      	push	{r4, r5, r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	0004      	movs	r4, r0
 800df1c:	0008      	movs	r0, r1
 800df1e:	0011      	movs	r1, r2
 800df20:	1dbb      	adds	r3, r7, #6
 800df22:	1c22      	adds	r2, r4, #0
 800df24:	801a      	strh	r2, [r3, #0]
 800df26:	1d3b      	adds	r3, r7, #4
 800df28:	1c02      	adds	r2, r0, #0
 800df2a:	801a      	strh	r2, [r3, #0]
 800df2c:	1cbb      	adds	r3, r7, #2
 800df2e:	1c0a      	adds	r2, r1, #0
 800df30:	801a      	strh	r2, [r3, #0]
  if ((x < 0) || (x > LCD_WIDTH - 1) ||
 800df32:	1dbb      	adds	r3, r7, #6
 800df34:	2200      	movs	r2, #0
 800df36:	5e9b      	ldrsh	r3, [r3, r2]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	db40      	blt.n	800dfbe <LCD_DrawPixel+0xaa>
 800df3c:	1dbb      	adds	r3, r7, #6
 800df3e:	2200      	movs	r2, #0
 800df40:	5e9a      	ldrsh	r2, [r3, r2]
 800df42:	23a0      	movs	r3, #160	@ 0xa0
 800df44:	005b      	lsls	r3, r3, #1
 800df46:	429a      	cmp	r2, r3
 800df48:	da39      	bge.n	800dfbe <LCD_DrawPixel+0xaa>
 800df4a:	1d3b      	adds	r3, r7, #4
 800df4c:	2200      	movs	r2, #0
 800df4e:	5e9b      	ldrsh	r3, [r3, r2]
 800df50:	2b00      	cmp	r3, #0
 800df52:	db34      	blt.n	800dfbe <LCD_DrawPixel+0xaa>
      (y < 0) || (y > LCD_HEIGHT - 1))
 800df54:	1d3b      	adds	r3, r7, #4
 800df56:	2200      	movs	r2, #0
 800df58:	5e9b      	ldrsh	r3, [r3, r2]
 800df5a:	2bab      	cmp	r3, #171	@ 0xab
 800df5c:	dc2f      	bgt.n	800dfbe <LCD_DrawPixel+0xaa>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 800df5e:	1cbb      	adds	r3, r7, #2
 800df60:	881b      	ldrh	r3, [r3, #0]
 800df62:	0a1b      	lsrs	r3, r3, #8
 800df64:	b29b      	uxth	r3, r3
 800df66:	b2da      	uxtb	r2, r3
 800df68:	250c      	movs	r5, #12
 800df6a:	197b      	adds	r3, r7, r5
 800df6c:	701a      	strb	r2, [r3, #0]
 800df6e:	1cbb      	adds	r3, r7, #2
 800df70:	881b      	ldrh	r3, [r3, #0]
 800df72:	b2da      	uxtb	r2, r3
 800df74:	197b      	adds	r3, r7, r5
 800df76:	705a      	strb	r2, [r3, #1]

  LCD_SetAddressWindow(x, y, x, y);
 800df78:	1d3b      	adds	r3, r7, #4
 800df7a:	2400      	movs	r4, #0
 800df7c:	5f1c      	ldrsh	r4, [r3, r4]
 800df7e:	1dbb      	adds	r3, r7, #6
 800df80:	2200      	movs	r2, #0
 800df82:	5e9a      	ldrsh	r2, [r3, r2]
 800df84:	1d3b      	adds	r3, r7, #4
 800df86:	2100      	movs	r1, #0
 800df88:	5e59      	ldrsh	r1, [r3, r1]
 800df8a:	1dbb      	adds	r3, r7, #6
 800df8c:	2000      	movs	r0, #0
 800df8e:	5e18      	ldrsh	r0, [r3, r0]
 800df90:	0023      	movs	r3, r4
 800df92:	f7ff ff3d 	bl	800de10 <LCD_SetAddressWindow>

  LCD_PIN(LCD_DC, SET);
 800df96:	4b0c      	ldr	r3, [pc, #48]	@ (800dfc8 <LCD_DrawPixel+0xb4>)
 800df98:	2280      	movs	r2, #128	@ 0x80
 800df9a:	0052      	lsls	r2, r2, #1
 800df9c:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800df9e:	4b0a      	ldr	r3, [pc, #40]	@ (800dfc8 <LCD_DrawPixel+0xb4>)
 800dfa0:	2280      	movs	r2, #128	@ 0x80
 800dfa2:	0552      	lsls	r2, r2, #21
 800dfa4:	619a      	str	r2, [r3, #24]
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	425b      	negs	r3, r3
 800dfaa:	1979      	adds	r1, r7, r5
 800dfac:	4807      	ldr	r0, [pc, #28]	@ (800dfcc <LCD_DrawPixel+0xb8>)
 800dfae:	2202      	movs	r2, #2
 800dfb0:	f7f9 f89e 	bl	80070f0 <HAL_SPI_Transmit>
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800dfb4:	4b04      	ldr	r3, [pc, #16]	@ (800dfc8 <LCD_DrawPixel+0xb4>)
 800dfb6:	2280      	movs	r2, #128	@ 0x80
 800dfb8:	0152      	lsls	r2, r2, #5
 800dfba:	619a      	str	r2, [r3, #24]
 800dfbc:	e000      	b.n	800dfc0 <LCD_DrawPixel+0xac>
    return;
 800dfbe:	46c0      	nop			@ (mov r8, r8)
#endif
}
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	b004      	add	sp, #16
 800dfc4:	bdb0      	pop	{r4, r5, r7, pc}
 800dfc6:	46c0      	nop			@ (mov r8, r8)
 800dfc8:	48000400 	.word	0x48000400
 800dfcc:	20000490 	.word	0x20000490

0800dfd0 <LCD_FillPixels>:
  fb[x + (y * LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b094      	sub	sp, #80	@ 0x50
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	000a      	movs	r2, r1
 800dfda:	1cbb      	adds	r3, r7, #2
 800dfdc:	801a      	strh	r2, [r3, #0]
#ifdef USE_DMA
  if (pixels > DMA_Min_Pixels)
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2b20      	cmp	r3, #32
 800dfe2:	d906      	bls.n	800dff2 <LCD_FillPixels+0x22>
    LCD_WriteData((uint8_t *)&color, pixels);
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	1cbb      	adds	r3, r7, #2
 800dfe8:	0011      	movs	r1, r2
 800dfea:	0018      	movs	r0, r3
 800dfec:	f7ff fe96 	bl	800dd1c <LCD_WriteData>
      pixels -= sz;
    }
#ifdef USE_DMA
  }
#endif
}
 800dff0:	e027      	b.n	800e042 <LCD_FillPixels+0x72>
    for (uint32_t t = 0; t < (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels); t++)
 800dff2:	2300      	movs	r3, #0
 800dff4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dff6:	e009      	b.n	800e00c <LCD_FillPixels+0x3c>
      fill[t] = color;
 800dff8:	1cbb      	adds	r3, r7, #2
 800dffa:	8819      	ldrh	r1, [r3, #0]
 800dffc:	2308      	movs	r3, #8
 800dffe:	18fb      	adds	r3, r7, r3
 800e000:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e002:	0052      	lsls	r2, r2, #1
 800e004:	52d1      	strh	r1, [r2, r3]
    for (uint32_t t = 0; t < (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels); t++)
 800e006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e008:	3301      	adds	r3, #1
 800e00a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2b20      	cmp	r3, #32
 800e010:	d900      	bls.n	800e014 <LCD_FillPixels+0x44>
 800e012:	2320      	movs	r3, #32
 800e014:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e016:	429a      	cmp	r2, r3
 800e018:	d3ee      	bcc.n	800dff8 <LCD_FillPixels+0x28>
    while (pixels)
 800e01a:	e00f      	b.n	800e03c <LCD_FillPixels+0x6c>
      uint32_t sz = (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b20      	cmp	r3, #32
 800e020:	d900      	bls.n	800e024 <LCD_FillPixels+0x54>
 800e022:	2320      	movs	r3, #32
 800e024:	64bb      	str	r3, [r7, #72]	@ 0x48
      LCD_WriteData((uint8_t *)fill, sz);
 800e026:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e028:	2308      	movs	r3, #8
 800e02a:	18fb      	adds	r3, r7, r3
 800e02c:	0011      	movs	r1, r2
 800e02e:	0018      	movs	r0, r3
 800e030:	f7ff fe74 	bl	800dd1c <LCD_WriteData>
      pixels -= sz;
 800e034:	687a      	ldr	r2, [r7, #4]
 800e036:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e038:	1ad3      	subs	r3, r2, r3
 800e03a:	607b      	str	r3, [r7, #4]
    while (pixels)
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d1ec      	bne.n	800e01c <LCD_FillPixels+0x4c>
}
 800e042:	46c0      	nop			@ (mov r8, r8)
 800e044:	46bd      	mov	sp, r7
 800e046:	b014      	add	sp, #80	@ 0x50
 800e048:	bd80      	pop	{r7, pc}
	...

0800e04c <LCD_FillArea>:
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void (*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t)
{
 800e04c:	b5b0      	push	{r4, r5, r7, lr}
 800e04e:	b082      	sub	sp, #8
 800e050:	af00      	add	r7, sp, #0
 800e052:	0005      	movs	r5, r0
 800e054:	000c      	movs	r4, r1
 800e056:	0010      	movs	r0, r2
 800e058:	0019      	movs	r1, r3
 800e05a:	1dbb      	adds	r3, r7, #6
 800e05c:	1c2a      	adds	r2, r5, #0
 800e05e:	801a      	strh	r2, [r3, #0]
 800e060:	1d3b      	adds	r3, r7, #4
 800e062:	1c22      	adds	r2, r4, #0
 800e064:	801a      	strh	r2, [r3, #0]
 800e066:	1cbb      	adds	r3, r7, #2
 800e068:	1c02      	adds	r2, r0, #0
 800e06a:	801a      	strh	r2, [r3, #0]
 800e06c:	003b      	movs	r3, r7
 800e06e:	1c0a      	adds	r2, r1, #0
 800e070:	801a      	strh	r2, [r3, #0]
  if (x0 == -1)
 800e072:	1dbb      	adds	r3, r7, #6
 800e074:	2200      	movs	r2, #0
 800e076:	5e9b      	ldrsh	r3, [r3, r2]
 800e078:	3301      	adds	r3, #1
 800e07a:	d105      	bne.n	800e088 <LCD_FillArea+0x3c>
  {
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
 800e07c:	2100      	movs	r1, #0
 800e07e:	2001      	movs	r0, #1
 800e080:	f7ff fd80 	bl	800db84 <setDMAMemMode>
#else
    setSPI_Size(mode_8bit); // Set SPI to 8 bit
#endif
    return NULL;
 800e084:	2300      	movs	r3, #0
 800e086:	e017      	b.n	800e0b8 <LCD_FillArea+0x6c>
  }
  LCD_SetAddressWindow(x0, y0, x1, y1);
 800e088:	003b      	movs	r3, r7
 800e08a:	2400      	movs	r4, #0
 800e08c:	5f1c      	ldrsh	r4, [r3, r4]
 800e08e:	1cbb      	adds	r3, r7, #2
 800e090:	2200      	movs	r2, #0
 800e092:	5e9a      	ldrsh	r2, [r3, r2]
 800e094:	1d3b      	adds	r3, r7, #4
 800e096:	2100      	movs	r1, #0
 800e098:	5e59      	ldrsh	r1, [r3, r1]
 800e09a:	1dbb      	adds	r3, r7, #6
 800e09c:	2000      	movs	r0, #0
 800e09e:	5e18      	ldrsh	r0, [r3, r0]
 800e0a0:	0023      	movs	r3, r4
 800e0a2:	f7ff feb5 	bl	800de10 <LCD_SetAddressWindow>
#ifdef USE_DMA
  setDMAMemMode(mem_fixed, mode_16bit);
 800e0a6:	2101      	movs	r1, #1
 800e0a8:	2000      	movs	r0, #0
 800e0aa:	f7ff fd6b 	bl	800db84 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_PIN(LCD_DC, SET);
 800e0ae:	4b04      	ldr	r3, [pc, #16]	@ (800e0c0 <LCD_FillArea+0x74>)
 800e0b0:	2280      	movs	r2, #128	@ 0x80
 800e0b2:	0052      	lsls	r2, r2, #1
 800e0b4:	619a      	str	r2, [r3, #24]
  return LCD_FillPixels;
 800e0b6:	4b03      	ldr	r3, [pc, #12]	@ (800e0c4 <LCD_FillArea+0x78>)
}
 800e0b8:	0018      	movs	r0, r3
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	b002      	add	sp, #8
 800e0be:	bdb0      	pop	{r4, r5, r7, pc}
 800e0c0:	48000400 	.word	0x48000400
 800e0c4:	0800dfd1 	.word	0x0800dfd1

0800e0c8 <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 800e0c8:	b5b0      	push	{r4, r5, r7, lr}
 800e0ca:	b084      	sub	sp, #16
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	0005      	movs	r5, r0
 800e0d0:	000c      	movs	r4, r1
 800e0d2:	0010      	movs	r0, r2
 800e0d4:	0019      	movs	r1, r3
 800e0d6:	1dbb      	adds	r3, r7, #6
 800e0d8:	1c2a      	adds	r2, r5, #0
 800e0da:	801a      	strh	r2, [r3, #0]
 800e0dc:	1d3b      	adds	r3, r7, #4
 800e0de:	1c22      	adds	r2, r4, #0
 800e0e0:	801a      	strh	r2, [r3, #0]
 800e0e2:	1cbb      	adds	r3, r7, #2
 800e0e4:	1c02      	adds	r2, r0, #0
 800e0e6:	801a      	strh	r2, [r3, #0]
 800e0e8:	003b      	movs	r3, r7
 800e0ea:	1c0a      	adds	r2, r1, #0
 800e0ec:	801a      	strh	r2, [r3, #0]
  uint32_t pixels = (uint32_t)(xEnd - xSta + 1) * (yEnd - ySta + 1);
 800e0ee:	1cbb      	adds	r3, r7, #2
 800e0f0:	881a      	ldrh	r2, [r3, #0]
 800e0f2:	1dbb      	adds	r3, r7, #6
 800e0f4:	881b      	ldrh	r3, [r3, #0]
 800e0f6:	1ad3      	subs	r3, r2, r3
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	0019      	movs	r1, r3
 800e0fc:	003b      	movs	r3, r7
 800e0fe:	881a      	ldrh	r2, [r3, #0]
 800e100:	1d3b      	adds	r3, r7, #4
 800e102:	881b      	ldrh	r3, [r3, #0]
 800e104:	1ad3      	subs	r3, r2, r3
 800e106:	3301      	adds	r3, #1
 800e108:	434b      	muls	r3, r1
 800e10a:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 800e10c:	1dbb      	adds	r3, r7, #6
 800e10e:	2000      	movs	r0, #0
 800e110:	5e18      	ldrsh	r0, [r3, r0]
 800e112:	1d3b      	adds	r3, r7, #4
 800e114:	2100      	movs	r1, #0
 800e116:	5e59      	ldrsh	r1, [r3, r1]
 800e118:	1cbb      	adds	r3, r7, #2
 800e11a:	2200      	movs	r2, #0
 800e11c:	5e9a      	ldrsh	r2, [r3, r2]
 800e11e:	003b      	movs	r3, r7
 800e120:	2400      	movs	r4, #0
 800e122:	5f1b      	ldrsh	r3, [r3, r4]
 800e124:	f7ff fe74 	bl	800de10 <LCD_SetAddressWindow>
#ifdef USE_DMA
  setDMAMemMode(mem_fixed, mode_16bit);
 800e128:	2101      	movs	r1, #1
 800e12a:	2000      	movs	r0, #0
 800e12c:	f7ff fd2a 	bl	800db84 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit);
#endif
  LCD_FillPixels(pixels, color);
 800e130:	2320      	movs	r3, #32
 800e132:	18fb      	adds	r3, r7, r3
 800e134:	881a      	ldrh	r2, [r3, #0]
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	0011      	movs	r1, r2
 800e13a:	0018      	movs	r0, r3
 800e13c:	f7ff ff48 	bl	800dfd0 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
 800e140:	2100      	movs	r1, #0
 800e142:	2001      	movs	r0, #1
 800e144:	f7ff fd1e 	bl	800db84 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit);
#endif
  return UG_RESULT_OK;
 800e148:	2300      	movs	r3, #0
}
 800e14a:	0018      	movs	r0, r3
 800e14c:	46bd      	mov	sp, r7
 800e14e:	b004      	add	sp, #16
 800e150:	bdb0      	pop	{r4, r5, r7, pc}

0800e152 <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP *bmp)
{
 800e152:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e154:	b085      	sub	sp, #20
 800e156:	af00      	add	r7, sp, #0
 800e158:	603a      	str	r2, [r7, #0]
 800e15a:	1dbb      	adds	r3, r7, #6
 800e15c:	1c02      	adds	r2, r0, #0
 800e15e:	801a      	strh	r2, [r3, #0]
 800e160:	1d3b      	adds	r3, r7, #4
 800e162:	1c0a      	adds	r2, r1, #0
 800e164:	801a      	strh	r2, [r3, #0]
  uint16_t w = bmp->width;
 800e166:	250e      	movs	r5, #14
 800e168:	197b      	adds	r3, r7, r5
 800e16a:	683a      	ldr	r2, [r7, #0]
 800e16c:	8892      	ldrh	r2, [r2, #4]
 800e16e:	801a      	strh	r2, [r3, #0]
  uint16_t h = bmp->height;
 800e170:	260c      	movs	r6, #12
 800e172:	19bb      	adds	r3, r7, r6
 800e174:	683a      	ldr	r2, [r7, #0]
 800e176:	88d2      	ldrh	r2, [r2, #6]
 800e178:	801a      	strh	r2, [r3, #0]
  if ((x > LCD_WIDTH - 1) || (y > LCD_HEIGHT - 1))
 800e17a:	1dbb      	adds	r3, r7, #6
 800e17c:	881a      	ldrh	r2, [r3, #0]
 800e17e:	23a0      	movs	r3, #160	@ 0xa0
 800e180:	005b      	lsls	r3, r3, #1
 800e182:	429a      	cmp	r2, r3
 800e184:	d245      	bcs.n	800e212 <LCD_DrawImage+0xc0>
 800e186:	1d3b      	adds	r3, r7, #4
 800e188:	881b      	ldrh	r3, [r3, #0]
 800e18a:	2bab      	cmp	r3, #171	@ 0xab
 800e18c:	d841      	bhi.n	800e212 <LCD_DrawImage+0xc0>
    return;
  if ((x + w - 1) > LCD_WIDTH - 1)
 800e18e:	1dbb      	adds	r3, r7, #6
 800e190:	881a      	ldrh	r2, [r3, #0]
 800e192:	197b      	adds	r3, r7, r5
 800e194:	881b      	ldrh	r3, [r3, #0]
 800e196:	18d2      	adds	r2, r2, r3
 800e198:	23a0      	movs	r3, #160	@ 0xa0
 800e19a:	005b      	lsls	r3, r3, #1
 800e19c:	429a      	cmp	r2, r3
 800e19e:	dc3a      	bgt.n	800e216 <LCD_DrawImage+0xc4>
    return;
  if ((y + h - 1) > LCD_HEIGHT - 1)
 800e1a0:	1d3b      	adds	r3, r7, #4
 800e1a2:	881a      	ldrh	r2, [r3, #0]
 800e1a4:	19bb      	adds	r3, r7, r6
 800e1a6:	881b      	ldrh	r3, [r3, #0]
 800e1a8:	18d3      	adds	r3, r2, r3
 800e1aa:	2bac      	cmp	r3, #172	@ 0xac
 800e1ac:	dc35      	bgt.n	800e21a <LCD_DrawImage+0xc8>
    return;
  if (bmp->bpp != BMP_BPP_16)
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	7a1b      	ldrb	r3, [r3, #8]
 800e1b2:	2b10      	cmp	r3, #16
 800e1b4:	d133      	bne.n	800e21e <LCD_DrawImage+0xcc>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800e1b6:	1dbb      	adds	r3, r7, #6
 800e1b8:	2000      	movs	r0, #0
 800e1ba:	5e18      	ldrsh	r0, [r3, r0]
 800e1bc:	1d3b      	adds	r3, r7, #4
 800e1be:	2100      	movs	r1, #0
 800e1c0:	5e59      	ldrsh	r1, [r3, r1]
 800e1c2:	1dba      	adds	r2, r7, #6
 800e1c4:	197b      	adds	r3, r7, r5
 800e1c6:	8812      	ldrh	r2, [r2, #0]
 800e1c8:	881b      	ldrh	r3, [r3, #0]
 800e1ca:	18d3      	adds	r3, r2, r3
 800e1cc:	b29b      	uxth	r3, r3
 800e1ce:	3b01      	subs	r3, #1
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	b21c      	sxth	r4, r3
 800e1d4:	1d3a      	adds	r2, r7, #4
 800e1d6:	19bb      	adds	r3, r7, r6
 800e1d8:	8812      	ldrh	r2, [r2, #0]
 800e1da:	881b      	ldrh	r3, [r3, #0]
 800e1dc:	18d3      	adds	r3, r2, r3
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	3b01      	subs	r3, #1
 800e1e2:	b29b      	uxth	r3, r3
 800e1e4:	b21b      	sxth	r3, r3
 800e1e6:	0022      	movs	r2, r4
 800e1e8:	f7ff fe12 	bl	800de10 <LCD_SetAddressWindow>

#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit); // Set SPI and DMA to 16 bit, enable memory increase
 800e1ec:	2101      	movs	r1, #1
 800e1ee:	2001      	movs	r0, #1
 800e1f0:	f7ff fcc8 	bl	800db84 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_WriteData((uint8_t *)bmp->p, w * h);
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	6818      	ldr	r0, [r3, #0]
 800e1f8:	197b      	adds	r3, r7, r5
 800e1fa:	881b      	ldrh	r3, [r3, #0]
 800e1fc:	19ba      	adds	r2, r7, r6
 800e1fe:	8812      	ldrh	r2, [r2, #0]
 800e200:	4353      	muls	r3, r2
 800e202:	0019      	movs	r1, r3
 800e204:	f7ff fd8a 	bl	800dd1c <LCD_WriteData>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit); // Set SPI and DMA to 16 bit, enable memory increase
 800e208:	2100      	movs	r1, #0
 800e20a:	2001      	movs	r0, #1
 800e20c:	f7ff fcba 	bl	800db84 <setDMAMemMode>
 800e210:	e006      	b.n	800e220 <LCD_DrawImage+0xce>
    return;
 800e212:	46c0      	nop			@ (mov r8, r8)
 800e214:	e004      	b.n	800e220 <LCD_DrawImage+0xce>
    return;
 800e216:	46c0      	nop			@ (mov r8, r8)
 800e218:	e002      	b.n	800e220 <LCD_DrawImage+0xce>
    return;
 800e21a:	46c0      	nop			@ (mov r8, r8)
 800e21c:	e000      	b.n	800e220 <LCD_DrawImage+0xce>
    return;
 800e21e:	46c0      	nop			@ (mov r8, r8)
#else
  setSPI_Size(mode_8bit); // Set SPI to 16 bit
#endif
}
 800e220:	46bd      	mov	sp, r7
 800e222:	b005      	add	sp, #20
 800e224:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e226 <LCD_DrawLine>:
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 800e226:	b5b0      	push	{r4, r5, r7, lr}
 800e228:	b086      	sub	sp, #24
 800e22a:	af02      	add	r7, sp, #8
 800e22c:	0005      	movs	r5, r0
 800e22e:	000c      	movs	r4, r1
 800e230:	0010      	movs	r0, r2
 800e232:	0019      	movs	r1, r3
 800e234:	1dbb      	adds	r3, r7, #6
 800e236:	1c2a      	adds	r2, r5, #0
 800e238:	801a      	strh	r2, [r3, #0]
 800e23a:	1d3b      	adds	r3, r7, #4
 800e23c:	1c22      	adds	r2, r4, #0
 800e23e:	801a      	strh	r2, [r3, #0]
 800e240:	1cbb      	adds	r3, r7, #2
 800e242:	1c02      	adds	r2, r0, #0
 800e244:	801a      	strh	r2, [r3, #0]
 800e246:	003b      	movs	r3, r7
 800e248:	1c0a      	adds	r2, r1, #0
 800e24a:	801a      	strh	r2, [r3, #0]

  if (x0 == x1)
 800e24c:	1dba      	adds	r2, r7, #6
 800e24e:	1cbb      	adds	r3, r7, #2
 800e250:	8812      	ldrh	r2, [r2, #0]
 800e252:	881b      	ldrh	r3, [r3, #0]
 800e254:	429a      	cmp	r2, r3
 800e256:	d113      	bne.n	800e280 <LCD_DrawLine+0x5a>
  { // If horizontal
    if (y0 > y1)
 800e258:	1d3a      	adds	r2, r7, #4
 800e25a:	003b      	movs	r3, r7
 800e25c:	8812      	ldrh	r2, [r2, #0]
 800e25e:	881b      	ldrh	r3, [r3, #0]
 800e260:	429a      	cmp	r2, r3
 800e262:	d92a      	bls.n	800e2ba <LCD_DrawLine+0x94>
      swap(y0, y1);
 800e264:	210c      	movs	r1, #12
 800e266:	187b      	adds	r3, r7, r1
 800e268:	1d3a      	adds	r2, r7, #4
 800e26a:	8812      	ldrh	r2, [r2, #0]
 800e26c:	801a      	strh	r2, [r3, #0]
 800e26e:	1d3b      	adds	r3, r7, #4
 800e270:	003a      	movs	r2, r7
 800e272:	8812      	ldrh	r2, [r2, #0]
 800e274:	801a      	strh	r2, [r3, #0]
 800e276:	003b      	movs	r3, r7
 800e278:	187a      	adds	r2, r7, r1
 800e27a:	8812      	ldrh	r2, [r2, #0]
 800e27c:	801a      	strh	r2, [r3, #0]
 800e27e:	e01c      	b.n	800e2ba <LCD_DrawLine+0x94>
  }
  else if (y0 == y1)
 800e280:	1d3a      	adds	r2, r7, #4
 800e282:	003b      	movs	r3, r7
 800e284:	8812      	ldrh	r2, [r2, #0]
 800e286:	881b      	ldrh	r3, [r3, #0]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d113      	bne.n	800e2b4 <LCD_DrawLine+0x8e>
  { // If vertical
    if (x0 > x1)
 800e28c:	1dba      	adds	r2, r7, #6
 800e28e:	1cbb      	adds	r3, r7, #2
 800e290:	8812      	ldrh	r2, [r2, #0]
 800e292:	881b      	ldrh	r3, [r3, #0]
 800e294:	429a      	cmp	r2, r3
 800e296:	d910      	bls.n	800e2ba <LCD_DrawLine+0x94>
      swap(x0, x1);
 800e298:	210e      	movs	r1, #14
 800e29a:	187b      	adds	r3, r7, r1
 800e29c:	1dba      	adds	r2, r7, #6
 800e29e:	8812      	ldrh	r2, [r2, #0]
 800e2a0:	801a      	strh	r2, [r3, #0]
 800e2a2:	1dbb      	adds	r3, r7, #6
 800e2a4:	1cba      	adds	r2, r7, #2
 800e2a6:	8812      	ldrh	r2, [r2, #0]
 800e2a8:	801a      	strh	r2, [r3, #0]
 800e2aa:	1cbb      	adds	r3, r7, #2
 800e2ac:	187a      	adds	r2, r7, r1
 800e2ae:	8812      	ldrh	r2, [r2, #0]
 800e2b0:	801a      	strh	r2, [r3, #0]
 800e2b2:	e002      	b.n	800e2ba <LCD_DrawLine+0x94>
  }
  else
  { // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 800e2b4:	2301      	movs	r3, #1
 800e2b6:	425b      	negs	r3, r3
 800e2b8:	e00f      	b.n	800e2da <LCD_DrawLine+0xb4>
  }

  LCD_Fill(x0, y0, x1, y1, color); // Draw using acceleration
 800e2ba:	003b      	movs	r3, r7
 800e2bc:	881c      	ldrh	r4, [r3, #0]
 800e2be:	1cbb      	adds	r3, r7, #2
 800e2c0:	881a      	ldrh	r2, [r3, #0]
 800e2c2:	1d3b      	adds	r3, r7, #4
 800e2c4:	8819      	ldrh	r1, [r3, #0]
 800e2c6:	1dbb      	adds	r3, r7, #6
 800e2c8:	8818      	ldrh	r0, [r3, #0]
 800e2ca:	2320      	movs	r3, #32
 800e2cc:	18fb      	adds	r3, r7, r3
 800e2ce:	881b      	ldrh	r3, [r3, #0]
 800e2d0:	9300      	str	r3, [sp, #0]
 800e2d2:	0023      	movs	r3, r4
 800e2d4:	f7ff fef8 	bl	800e0c8 <LCD_Fill>
  return UG_RESULT_OK;
 800e2d8:	2300      	movs	r3, #0
}
 800e2da:	0018      	movs	r0, r3
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	b004      	add	sp, #16
 800e2e0:	bdb0      	pop	{r4, r5, r7, pc}

0800e2e2 <LCD_PutStr>:
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y, char *str, UG_FONT *font, uint16_t color, uint16_t bgcolor)
{
 800e2e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2e4:	b085      	sub	sp, #20
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	60ba      	str	r2, [r7, #8]
 800e2ea:	607b      	str	r3, [r7, #4]
 800e2ec:	240e      	movs	r4, #14
 800e2ee:	193b      	adds	r3, r7, r4
 800e2f0:	1c02      	adds	r2, r0, #0
 800e2f2:	801a      	strh	r2, [r3, #0]
 800e2f4:	250c      	movs	r5, #12
 800e2f6:	197b      	adds	r3, r7, r5
 800e2f8:	1c0a      	adds	r2, r1, #0
 800e2fa:	801a      	strh	r2, [r3, #0]
  UG_FontSelect(font);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	0018      	movs	r0, r3
 800e300:	f000 f970 	bl	800e5e4 <UG_FontSelect>
  UG_SetForecolor(color);
 800e304:	2318      	movs	r3, #24
 800e306:	2608      	movs	r6, #8
 800e308:	199b      	adds	r3, r3, r6
 800e30a:	2208      	movs	r2, #8
 800e30c:	4694      	mov	ip, r2
 800e30e:	44bc      	add	ip, r7
 800e310:	4463      	add	r3, ip
 800e312:	881b      	ldrh	r3, [r3, #0]
 800e314:	0018      	movs	r0, r3
 800e316:	f000 fc61 	bl	800ebdc <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 800e31a:	231c      	movs	r3, #28
 800e31c:	199b      	adds	r3, r3, r6
 800e31e:	2208      	movs	r2, #8
 800e320:	4694      	mov	ip, r2
 800e322:	44bc      	add	ip, r7
 800e324:	4463      	add	r3, ip
 800e326:	881b      	ldrh	r3, [r3, #0]
 800e328:	0018      	movs	r0, r3
 800e32a:	f000 fc69 	bl	800ec00 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 800e32e:	193b      	adds	r3, r7, r4
 800e330:	2000      	movs	r0, #0
 800e332:	5e18      	ldrsh	r0, [r3, r0]
 800e334:	197b      	adds	r3, r7, r5
 800e336:	2200      	movs	r2, #0
 800e338:	5e9b      	ldrsh	r3, [r3, r2]
 800e33a:	68ba      	ldr	r2, [r7, #8]
 800e33c:	0019      	movs	r1, r3
 800e33e:	f000 fb8d 	bl	800ea5c <UG_PutString>
}
 800e342:	46c0      	nop			@ (mov r8, r8)
 800e344:	46bd      	mov	sp, r7
 800e346:	b005      	add	sp, #20
 800e348:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e34a <LCD_setPower>:
  uint8_t cmd[] = {(tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */)};
  LCD_WriteCommand(cmd, sizeof(cmd) - 1);
}

void LCD_setPower(uint8_t power)
{
 800e34a:	b580      	push	{r7, lr}
 800e34c:	b084      	sub	sp, #16
 800e34e:	af00      	add	r7, sp, #0
 800e350:	0002      	movs	r2, r0
 800e352:	1dfb      	adds	r3, r7, #7
 800e354:	701a      	strb	r2, [r3, #0]
  uint8_t cmd[] = {(power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */)};
 800e356:	1dfb      	adds	r3, r7, #7
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d001      	beq.n	800e362 <LCD_setPower+0x18>
 800e35e:	2229      	movs	r2, #41	@ 0x29
 800e360:	e000      	b.n	800e364 <LCD_setPower+0x1a>
 800e362:	2228      	movs	r2, #40	@ 0x28
 800e364:	210c      	movs	r1, #12
 800e366:	187b      	adds	r3, r7, r1
 800e368:	701a      	strb	r2, [r3, #0]
  LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800e36a:	187b      	adds	r3, r7, r1
 800e36c:	2100      	movs	r1, #0
 800e36e:	0018      	movs	r0, r3
 800e370:	f7ff fc9c 	bl	800dcac <LCD_WriteCommand>
}
 800e374:	46c0      	nop			@ (mov r8, r8)
 800e376:	46bd      	mov	sp, r7
 800e378:	b004      	add	sp, #16
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <LCD_Update>:

static void LCD_Update(void)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	af00      	add	r7, sp, #0
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_WriteData((uint8_t *)fb, LCD_WIDTH * LCD_HEIGHT);
#endif
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit); // Set SPI and DMA to 16 bit, enable memory increase
 800e380:	2100      	movs	r1, #0
 800e382:	2001      	movs	r0, #1
 800e384:	f7ff fbfe 	bl	800db84 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit); // Set SPI to 16 bit
#endif
}
 800e388:	46c0      	nop			@ (mov r8, r8)
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
	...

0800e390 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b082      	sub	sp, #8
 800e394:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800e396:	4b2f      	ldr	r3, [pc, #188]	@ (800e454 <LCD_init+0xc4>)
 800e398:	2280      	movs	r2, #128	@ 0x80
 800e39a:	0152      	lsls	r2, r2, #5
 800e39c:	619a      	str	r2, [r3, #24]
#endif
#ifdef LCD_RST
  LCD_PIN(LCD_RST, RESET);
 800e39e:	4b2d      	ldr	r3, [pc, #180]	@ (800e454 <LCD_init+0xc4>)
 800e3a0:	2280      	movs	r2, #128	@ 0x80
 800e3a2:	0492      	lsls	r2, r2, #18
 800e3a4:	619a      	str	r2, [r3, #24]
  HAL_Delay(1);
 800e3a6:	2001      	movs	r0, #1
 800e3a8:	f7f5 fa46 	bl	8003838 <HAL_Delay>
  LCD_PIN(LCD_RST, SET);
 800e3ac:	4b29      	ldr	r3, [pc, #164]	@ (800e454 <LCD_init+0xc4>)
 800e3ae:	2280      	movs	r2, #128	@ 0x80
 800e3b0:	0092      	lsls	r2, r2, #2
 800e3b2:	619a      	str	r2, [r3, #24]
  HAL_Delay(200);
 800e3b4:	20c8      	movs	r0, #200	@ 0xc8
 800e3b6:	f7f5 fa3f 	bl	8003838 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 800e3ba:	4a27      	ldr	r2, [pc, #156]	@ (800e458 <LCD_init+0xc8>)
 800e3bc:	4b27      	ldr	r3, [pc, #156]	@ (800e45c <LCD_init+0xcc>)
 800e3be:	0011      	movs	r1, r2
 800e3c0:	0018      	movs	r0, r3
 800e3c2:	f000 f86b 	bl	800e49c <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 800e3c6:	4b26      	ldr	r3, [pc, #152]	@ (800e460 <LCD_init+0xd0>)
 800e3c8:	0019      	movs	r1, r3
 800e3ca:	2000      	movs	r0, #0
 800e3cc:	f001 ff3a 	bl	8010244 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 800e3d0:	4b24      	ldr	r3, [pc, #144]	@ (800e464 <LCD_init+0xd4>)
 800e3d2:	0019      	movs	r1, r3
 800e3d4:	2001      	movs	r0, #1
 800e3d6:	f001 ff35 	bl	8010244 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 800e3da:	4b23      	ldr	r3, [pc, #140]	@ (800e468 <LCD_init+0xd8>)
 800e3dc:	0019      	movs	r1, r3
 800e3de:	2002      	movs	r0, #2
 800e3e0:	f001 ff30 	bl	8010244 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 800e3e4:	4b21      	ldr	r3, [pc, #132]	@ (800e46c <LCD_init+0xdc>)
 800e3e6:	0019      	movs	r1, r3
 800e3e8:	2003      	movs	r0, #3
 800e3ea:	f001 ff2b 	bl	8010244 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 800e3ee:	2000      	movs	r0, #0
 800e3f0:	f000 fc18 	bl	800ec24 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 800e3f4:	2000      	movs	r0, #0
 800e3f6:	f000 fc29 	bl	800ec4c <UG_FontSetVSpace>
  for (uint16_t i = 0; i < sizeof(init_cmd);)
 800e3fa:	1dbb      	adds	r3, r7, #6
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	801a      	strh	r2, [r3, #0]
 800e400:	e017      	b.n	800e432 <LCD_init+0xa2>
  {
    LCD_WriteCommand((uint8_t *)&init_cmd[i + 1], init_cmd[i]);
 800e402:	1dbb      	adds	r3, r7, #6
 800e404:	881b      	ldrh	r3, [r3, #0]
 800e406:	1c5a      	adds	r2, r3, #1
 800e408:	4b19      	ldr	r3, [pc, #100]	@ (800e470 <LCD_init+0xe0>)
 800e40a:	18d0      	adds	r0, r2, r3
 800e40c:	1dbb      	adds	r3, r7, #6
 800e40e:	881b      	ldrh	r3, [r3, #0]
 800e410:	4a17      	ldr	r2, [pc, #92]	@ (800e470 <LCD_init+0xe0>)
 800e412:	5cd3      	ldrb	r3, [r2, r3]
 800e414:	0019      	movs	r1, r3
 800e416:	f7ff fc49 	bl	800dcac <LCD_WriteCommand>
    i += init_cmd[i] + 2;
 800e41a:	1dbb      	adds	r3, r7, #6
 800e41c:	881b      	ldrh	r3, [r3, #0]
 800e41e:	4a14      	ldr	r2, [pc, #80]	@ (800e470 <LCD_init+0xe0>)
 800e420:	5cd3      	ldrb	r3, [r2, r3]
 800e422:	001a      	movs	r2, r3
 800e424:	1dbb      	adds	r3, r7, #6
 800e426:	881b      	ldrh	r3, [r3, #0]
 800e428:	18d3      	adds	r3, r2, r3
 800e42a:	b29a      	uxth	r2, r3
 800e42c:	1dbb      	adds	r3, r7, #6
 800e42e:	3202      	adds	r2, #2
 800e430:	801a      	strh	r2, [r3, #0]
  for (uint16_t i = 0; i < sizeof(init_cmd);)
 800e432:	1dbb      	adds	r3, r7, #6
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	2b4b      	cmp	r3, #75	@ 0x4b
 800e438:	d9e3      	bls.n	800e402 <LCD_init+0x72>
  }
  UG_FillScreen(C_BLACK); //  Clear screen
 800e43a:	2000      	movs	r0, #0
 800e43c:	f000 f8e0 	bl	800e600 <UG_FillScreen>
  LCD_setPower(ENABLE);
 800e440:	2001      	movs	r0, #1
 800e442:	f7ff ff82 	bl	800e34a <LCD_setPower>
  UG_Update();
 800e446:	f001 ff23 	bl	8010290 <UG_Update>
}
 800e44a:	46c0      	nop			@ (mov r8, r8)
 800e44c:	46bd      	mov	sp, r7
 800e44e:	b002      	add	sp, #8
 800e450:	bd80      	pop	{r7, pc}
 800e452:	46c0      	nop			@ (mov r8, r8)
 800e454:	48000400 	.word	0x48000400
 800e458:	20000198 	.word	0x20000198
 800e45c:	20000ac8 	.word	0x20000ac8
 800e460:	0800e227 	.word	0x0800e227
 800e464:	0800e0c9 	.word	0x0800e0c9
 800e468:	0800e04d 	.word	0x0800e04d
 800e46c:	0800e153 	.word	0x0800e153
 800e470:	080152f4 	.word	0x080152f4

0800e474 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 800e474:	b580      	push	{r7, lr}
 800e476:	b082      	sub	sp, #8
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
  return ( ((UG_U16)p[0]<<8) | p[1]);
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	b21b      	sxth	r3, r3
 800e482:	021b      	lsls	r3, r3, #8
 800e484:	b21a      	sxth	r2, r3
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	3301      	adds	r3, #1
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	b21b      	sxth	r3, r3
 800e48e:	4313      	orrs	r3, r2
 800e490:	b21b      	sxth	r3, r3
 800e492:	b29b      	uxth	r3, r3
}
 800e494:	0018      	movs	r0, r3
 800e496:	46bd      	mov	sp, r7
 800e498:	b002      	add	sp, #8
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	683a      	ldr	r2, [r7, #0]
 800e4aa:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2204      	movs	r2, #4
 800e4b0:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	2204      	movs	r2, #4
 800e4b6:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	5e9b      	ldrsh	r3, [r3, r2]
 800e4c0:	b29a      	uxth	r2, r3
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	211c      	movs	r1, #28
 800e4c6:	5e5b      	ldrsh	r3, [r3, r1]
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	1ad3      	subs	r3, r2, r3
 800e4cc:	b29b      	uxth	r3, r3
 800e4ce:	3b01      	subs	r3, #1
 800e4d0:	b29b      	uxth	r3, r3
 800e4d2:	b21a      	sxth	r2, r3
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	2202      	movs	r2, #2
 800e4de:	5e9b      	ldrsh	r3, [r3, r2]
 800e4e0:	b29a      	uxth	r2, r3
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	211c      	movs	r1, #28
 800e4e6:	5e5b      	ldrsh	r3, [r3, r1]
 800e4e8:	b29b      	uxth	r3, r3
 800e4ea:	1ad3      	subs	r3, r2, r3
 800e4ec:	b29b      	uxth	r3, r3
 800e4ee:	3b01      	subs	r3, #1
 800e4f0:	b29b      	uxth	r3, r3
 800e4f2:	b21a      	sxth	r2, r3
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2220      	movs	r2, #32
 800e4fc:	5e9a      	ldrsh	r2, [r3, r2]
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	2222      	movs	r2, #34	@ 0x22
 800e506:	5e9a      	ldrsh	r2, [r3, r2]
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	2249      	movs	r2, #73	@ 0x49
 800e510:	2101      	movs	r1, #1
 800e512:	5499      	strb	r1, [r3, r2]
   g->char_v_space = 1;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	224a      	movs	r2, #74	@ 0x4a
 800e518:	2101      	movs	r1, #1
 800e51a:	5499      	strb	r1, [r3, r2]
   g->font=NULL;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2200      	movs	r2, #0
 800e520:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2200      	movs	r2, #0
 800e526:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	222f      	movs	r2, #47	@ 0x2f
 800e52c:	2100      	movs	r1, #0
 800e52e:	5499      	strb	r1, [r3, r2]
   g->currentFont.char_width = 0;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	222e      	movs	r2, #46	@ 0x2e
 800e534:	2100      	movs	r1, #0
 800e536:	5499      	strb	r1, [r3, r2]
   g->currentFont.number_of_chars = 0;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.offset_size = 0;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2200      	movs	r2, #0
 800e548:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2200      	movs	r2, #0
 800e54e:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2200      	movs	r2, #0
 800e554:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2200      	movs	r2, #0
 800e55a:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2250      	movs	r2, #80	@ 0x50
 800e560:	491e      	ldr	r1, [pc, #120]	@ (800e5dc <UG_Init+0x140>)
 800e562:	5299      	strh	r1, [r3, r2]
   g->fore_color = C_WHITE;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	224c      	movs	r2, #76	@ 0x4c
 800e568:	2101      	movs	r1, #1
 800e56a:	4249      	negs	r1, r1
 800e56c:	5299      	strh	r1, [r3, r2]
   g->back_color = C_BLACK;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	224e      	movs	r2, #78	@ 0x4e
 800e572:	2100      	movs	r1, #0
 800e574:	5299      	strh	r1, [r3, r2]
   g->next_window = NULL;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2200      	movs	r2, #0
 800e57a:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2200      	movs	r2, #0
 800e580:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	2200      	movs	r2, #0
 800e586:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800e588:	230f      	movs	r3, #15
 800e58a:	18fb      	adds	r3, r7, r3
 800e58c:	2200      	movs	r2, #0
 800e58e:	701a      	strb	r2, [r3, #0]
 800e590:	e017      	b.n	800e5c2 <UG_Init+0x126>
   {
      g->driver[i].driver = NULL;
 800e592:	210f      	movs	r1, #15
 800e594:	187b      	adds	r3, r7, r1
 800e596:	781b      	ldrb	r3, [r3, #0]
 800e598:	687a      	ldr	r2, [r7, #4]
 800e59a:	330a      	adds	r3, #10
 800e59c:	00db      	lsls	r3, r3, #3
 800e59e:	18d3      	adds	r3, r2, r3
 800e5a0:	3304      	adds	r3, #4
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	601a      	str	r2, [r3, #0]
      g->driver[i].state = 0;
 800e5a6:	187b      	adds	r3, r7, r1
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	330a      	adds	r3, #10
 800e5ae:	00db      	lsls	r3, r3, #3
 800e5b0:	18d3      	adds	r3, r2, r3
 800e5b2:	3308      	adds	r3, #8
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	701a      	strb	r2, [r3, #0]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800e5b8:	187b      	adds	r3, r7, r1
 800e5ba:	781a      	ldrb	r2, [r3, #0]
 800e5bc:	187b      	adds	r3, r7, r1
 800e5be:	3201      	adds	r2, #1
 800e5c0:	701a      	strb	r2, [r3, #0]
 800e5c2:	230f      	movs	r3, #15
 800e5c4:	18fb      	adds	r3, r7, r3
 800e5c6:	781b      	ldrb	r3, [r3, #0]
 800e5c8:	2b03      	cmp	r3, #3
 800e5ca:	d9e2      	bls.n	800e592 <UG_Init+0xf6>
   }

   gui = g;
 800e5cc:	4b04      	ldr	r3, [pc, #16]	@ (800e5e0 <UG_Init+0x144>)
 800e5ce:	687a      	ldr	r2, [r7, #4]
 800e5d0:	601a      	str	r2, [r3, #0]
   return 1;
 800e5d2:	2301      	movs	r3, #1
}
 800e5d4:	0018      	movs	r0, r3
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	b004      	add	sp, #16
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	00005c5d 	.word	0x00005c5d
 800e5e0:	20000b3c 	.word	0x20000b3c

0800e5e4 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b082      	sub	sp, #8
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
  gui->font = font;
 800e5ec:	4b03      	ldr	r3, [pc, #12]	@ (800e5fc <UG_FontSelect+0x18>)
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	687a      	ldr	r2, [r7, #4]
 800e5f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e5f4:	46c0      	nop			@ (mov r8, r8)
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	b002      	add	sp, #8
 800e5fa:	bd80      	pop	{r7, pc}
 800e5fc:	20000b3c 	.word	0x20000b3c

0800e600 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af02      	add	r7, sp, #8
 800e606:	0002      	movs	r2, r0
 800e608:	1dbb      	adds	r3, r7, #6
 800e60a:	801a      	strh	r2, [r3, #0]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800e60c:	4b0e      	ldr	r3, [pc, #56]	@ (800e648 <UG_FillScreen+0x48>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	2200      	movs	r2, #0
 800e614:	5e9b      	ldrsh	r3, [r3, r2]
 800e616:	b29b      	uxth	r3, r3
 800e618:	3b01      	subs	r3, #1
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	b21a      	sxth	r2, r3
 800e61e:	4b0a      	ldr	r3, [pc, #40]	@ (800e648 <UG_FillScreen+0x48>)
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	2102      	movs	r1, #2
 800e626:	5e5b      	ldrsh	r3, [r3, r1]
 800e628:	b29b      	uxth	r3, r3
 800e62a:	3b01      	subs	r3, #1
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	b219      	sxth	r1, r3
 800e630:	1dbb      	adds	r3, r7, #6
 800e632:	881b      	ldrh	r3, [r3, #0]
 800e634:	9300      	str	r3, [sp, #0]
 800e636:	000b      	movs	r3, r1
 800e638:	2100      	movs	r1, #0
 800e63a:	2000      	movs	r0, #0
 800e63c:	f000 f806 	bl	800e64c <UG_FillFrame>
}
 800e640:	46c0      	nop			@ (mov r8, r8)
 800e642:	46bd      	mov	sp, r7
 800e644:	b002      	add	sp, #8
 800e646:	bd80      	pop	{r7, pc}
 800e648:	20000b3c 	.word	0x20000b3c

0800e64c <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800e64c:	b5b0      	push	{r4, r5, r7, lr}
 800e64e:	b086      	sub	sp, #24
 800e650:	af02      	add	r7, sp, #8
 800e652:	0005      	movs	r5, r0
 800e654:	000c      	movs	r4, r1
 800e656:	0010      	movs	r0, r2
 800e658:	0019      	movs	r1, r3
 800e65a:	1dbb      	adds	r3, r7, #6
 800e65c:	1c2a      	adds	r2, r5, #0
 800e65e:	801a      	strh	r2, [r3, #0]
 800e660:	1d3b      	adds	r3, r7, #4
 800e662:	1c22      	adds	r2, r4, #0
 800e664:	801a      	strh	r2, [r3, #0]
 800e666:	1cbb      	adds	r3, r7, #2
 800e668:	1c02      	adds	r2, r0, #0
 800e66a:	801a      	strh	r2, [r3, #0]
 800e66c:	003b      	movs	r3, r7
 800e66e:	1c0a      	adds	r2, r1, #0
 800e670:	801a      	strh	r2, [r3, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800e672:	1cba      	adds	r2, r7, #2
 800e674:	1dbb      	adds	r3, r7, #6
 800e676:	2100      	movs	r1, #0
 800e678:	5e52      	ldrsh	r2, [r2, r1]
 800e67a:	2100      	movs	r1, #0
 800e67c:	5e5b      	ldrsh	r3, [r3, r1]
 800e67e:	429a      	cmp	r2, r3
 800e680:	da0c      	bge.n	800e69c <UG_FillFrame+0x50>
     swap(x1,x2);
 800e682:	210a      	movs	r1, #10
 800e684:	187b      	adds	r3, r7, r1
 800e686:	1dba      	adds	r2, r7, #6
 800e688:	8812      	ldrh	r2, [r2, #0]
 800e68a:	801a      	strh	r2, [r3, #0]
 800e68c:	1dbb      	adds	r3, r7, #6
 800e68e:	1cba      	adds	r2, r7, #2
 800e690:	8812      	ldrh	r2, [r2, #0]
 800e692:	801a      	strh	r2, [r3, #0]
 800e694:	1cbb      	adds	r3, r7, #2
 800e696:	187a      	adds	r2, r7, r1
 800e698:	8812      	ldrh	r2, [r2, #0]
 800e69a:	801a      	strh	r2, [r3, #0]
   if ( y2 < y1 )
 800e69c:	003a      	movs	r2, r7
 800e69e:	1d3b      	adds	r3, r7, #4
 800e6a0:	2100      	movs	r1, #0
 800e6a2:	5e52      	ldrsh	r2, [r2, r1]
 800e6a4:	2100      	movs	r1, #0
 800e6a6:	5e5b      	ldrsh	r3, [r3, r1]
 800e6a8:	429a      	cmp	r2, r3
 800e6aa:	da0c      	bge.n	800e6c6 <UG_FillFrame+0x7a>
     swap(y1,y2);
 800e6ac:	2108      	movs	r1, #8
 800e6ae:	187b      	adds	r3, r7, r1
 800e6b0:	1d3a      	adds	r2, r7, #4
 800e6b2:	8812      	ldrh	r2, [r2, #0]
 800e6b4:	801a      	strh	r2, [r3, #0]
 800e6b6:	1d3b      	adds	r3, r7, #4
 800e6b8:	003a      	movs	r2, r7
 800e6ba:	8812      	ldrh	r2, [r2, #0]
 800e6bc:	801a      	strh	r2, [r3, #0]
 800e6be:	003b      	movs	r3, r7
 800e6c0:	187a      	adds	r2, r7, r1
 800e6c2:	8812      	ldrh	r2, [r2, #0]
 800e6c4:	801a      	strh	r2, [r3, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800e6c6:	4b33      	ldr	r3, [pc, #204]	@ (800e794 <UG_FillFrame+0x148>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	2260      	movs	r2, #96	@ 0x60
 800e6cc:	5c9b      	ldrb	r3, [r3, r2]
 800e6ce:	001a      	movs	r2, r3
 800e6d0:	2302      	movs	r3, #2
 800e6d2:	4013      	ands	r3, r2
 800e6d4:	d017      	beq.n	800e706 <UG_FillFrame+0xba>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800e6d6:	4b2f      	ldr	r3, [pc, #188]	@ (800e794 <UG_FillFrame+0x148>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e6dc:	001d      	movs	r5, r3
 800e6de:	003b      	movs	r3, r7
 800e6e0:	2400      	movs	r4, #0
 800e6e2:	5f1c      	ldrsh	r4, [r3, r4]
 800e6e4:	1cbb      	adds	r3, r7, #2
 800e6e6:	2200      	movs	r2, #0
 800e6e8:	5e9a      	ldrsh	r2, [r3, r2]
 800e6ea:	1d3b      	adds	r3, r7, #4
 800e6ec:	2100      	movs	r1, #0
 800e6ee:	5e59      	ldrsh	r1, [r3, r1]
 800e6f0:	1dbb      	adds	r3, r7, #6
 800e6f2:	2000      	movs	r0, #0
 800e6f4:	5e18      	ldrsh	r0, [r3, r0]
 800e6f6:	2320      	movs	r3, #32
 800e6f8:	18fb      	adds	r3, r7, r3
 800e6fa:	881b      	ldrh	r3, [r3, #0]
 800e6fc:	9300      	str	r3, [sp, #0]
 800e6fe:	0023      	movs	r3, r4
 800e700:	47a8      	blx	r5
 800e702:	1e03      	subs	r3, r0, #0
 800e704:	d041      	beq.n	800e78a <UG_FillFrame+0x13e>
   }

   for( m=y1; m<=y2; m++ )
 800e706:	230c      	movs	r3, #12
 800e708:	18fb      	adds	r3, r7, r3
 800e70a:	1d3a      	adds	r2, r7, #4
 800e70c:	8812      	ldrh	r2, [r2, #0]
 800e70e:	801a      	strh	r2, [r3, #0]
 800e710:	e031      	b.n	800e776 <UG_FillFrame+0x12a>
   {
      for( n=x1; n<=x2; n++ )
 800e712:	230e      	movs	r3, #14
 800e714:	18fb      	adds	r3, r7, r3
 800e716:	1dba      	adds	r2, r7, #6
 800e718:	8812      	ldrh	r2, [r2, #0]
 800e71a:	801a      	strh	r2, [r3, #0]
 800e71c:	e019      	b.n	800e752 <UG_FillFrame+0x106>
      {
         gui->device->pset(n,m,c);
 800e71e:	4b1d      	ldr	r3, [pc, #116]	@ (800e794 <UG_FillFrame+0x148>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	685c      	ldr	r4, [r3, #4]
 800e726:	2320      	movs	r3, #32
 800e728:	18fb      	adds	r3, r7, r3
 800e72a:	881a      	ldrh	r2, [r3, #0]
 800e72c:	230c      	movs	r3, #12
 800e72e:	18fb      	adds	r3, r7, r3
 800e730:	2100      	movs	r1, #0
 800e732:	5e59      	ldrsh	r1, [r3, r1]
 800e734:	250e      	movs	r5, #14
 800e736:	197b      	adds	r3, r7, r5
 800e738:	2000      	movs	r0, #0
 800e73a:	5e1b      	ldrsh	r3, [r3, r0]
 800e73c:	0018      	movs	r0, r3
 800e73e:	47a0      	blx	r4
      for( n=x1; n<=x2; n++ )
 800e740:	0029      	movs	r1, r5
 800e742:	187b      	adds	r3, r7, r1
 800e744:	2200      	movs	r2, #0
 800e746:	5e9b      	ldrsh	r3, [r3, r2]
 800e748:	b29b      	uxth	r3, r3
 800e74a:	3301      	adds	r3, #1
 800e74c:	b29a      	uxth	r2, r3
 800e74e:	187b      	adds	r3, r7, r1
 800e750:	801a      	strh	r2, [r3, #0]
 800e752:	230e      	movs	r3, #14
 800e754:	18fa      	adds	r2, r7, r3
 800e756:	1cbb      	adds	r3, r7, #2
 800e758:	2100      	movs	r1, #0
 800e75a:	5e52      	ldrsh	r2, [r2, r1]
 800e75c:	2100      	movs	r1, #0
 800e75e:	5e5b      	ldrsh	r3, [r3, r1]
 800e760:	429a      	cmp	r2, r3
 800e762:	dddc      	ble.n	800e71e <UG_FillFrame+0xd2>
   for( m=y1; m<=y2; m++ )
 800e764:	210c      	movs	r1, #12
 800e766:	187b      	adds	r3, r7, r1
 800e768:	2200      	movs	r2, #0
 800e76a:	5e9b      	ldrsh	r3, [r3, r2]
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	3301      	adds	r3, #1
 800e770:	b29a      	uxth	r2, r3
 800e772:	187b      	adds	r3, r7, r1
 800e774:	801a      	strh	r2, [r3, #0]
 800e776:	230c      	movs	r3, #12
 800e778:	18fa      	adds	r2, r7, r3
 800e77a:	003b      	movs	r3, r7
 800e77c:	2100      	movs	r1, #0
 800e77e:	5e52      	ldrsh	r2, [r2, r1]
 800e780:	2100      	movs	r1, #0
 800e782:	5e5b      	ldrsh	r3, [r3, r1]
 800e784:	429a      	cmp	r2, r3
 800e786:	ddc4      	ble.n	800e712 <UG_FillFrame+0xc6>
 800e788:	e000      	b.n	800e78c <UG_FillFrame+0x140>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800e78a:	46c0      	nop			@ (mov r8, r8)
      }
   }
}
 800e78c:	46bd      	mov	sp, r7
 800e78e:	b004      	add	sp, #16
 800e790:	bdb0      	pop	{r4, r5, r7, pc}
 800e792:	46c0      	nop			@ (mov r8, r8)
 800e794:	20000b3c 	.word	0x20000b3c

0800e798 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800e798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e79a:	b08b      	sub	sp, #44	@ 0x2c
 800e79c:	af02      	add	r7, sp, #8
 800e79e:	0005      	movs	r5, r0
 800e7a0:	000c      	movs	r4, r1
 800e7a2:	0010      	movs	r0, r2
 800e7a4:	0019      	movs	r1, r3
 800e7a6:	1dbb      	adds	r3, r7, #6
 800e7a8:	1c2a      	adds	r2, r5, #0
 800e7aa:	801a      	strh	r2, [r3, #0]
 800e7ac:	1d3b      	adds	r3, r7, #4
 800e7ae:	1c22      	adds	r2, r4, #0
 800e7b0:	801a      	strh	r2, [r3, #0]
 800e7b2:	1cbb      	adds	r3, r7, #2
 800e7b4:	1c02      	adds	r2, r0, #0
 800e7b6:	801a      	strh	r2, [r3, #0]
 800e7b8:	003b      	movs	r3, r7
 800e7ba:	1c0a      	adds	r2, r1, #0
 800e7bc:	801a      	strh	r2, [r3, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800e7be:	4ba6      	ldr	r3, [pc, #664]	@ (800ea58 <UG_DrawLine+0x2c0>)
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	2258      	movs	r2, #88	@ 0x58
 800e7c4:	5c9b      	ldrb	r3, [r3, r2]
 800e7c6:	001a      	movs	r2, r3
 800e7c8:	2302      	movs	r3, #2
 800e7ca:	4013      	ands	r3, r2
 800e7cc:	d01a      	beq.n	800e804 <UG_DrawLine+0x6c>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800e7ce:	4ba2      	ldr	r3, [pc, #648]	@ (800ea58 <UG_DrawLine+0x2c0>)
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7d4:	001d      	movs	r5, r3
 800e7d6:	003b      	movs	r3, r7
 800e7d8:	2400      	movs	r4, #0
 800e7da:	5f1c      	ldrsh	r4, [r3, r4]
 800e7dc:	1cbb      	adds	r3, r7, #2
 800e7de:	2200      	movs	r2, #0
 800e7e0:	5e9a      	ldrsh	r2, [r3, r2]
 800e7e2:	1d3b      	adds	r3, r7, #4
 800e7e4:	2100      	movs	r1, #0
 800e7e6:	5e59      	ldrsh	r1, [r3, r1]
 800e7e8:	1dbb      	adds	r3, r7, #6
 800e7ea:	2000      	movs	r0, #0
 800e7ec:	5e18      	ldrsh	r0, [r3, r0]
 800e7ee:	2330      	movs	r3, #48	@ 0x30
 800e7f0:	2608      	movs	r6, #8
 800e7f2:	199b      	adds	r3, r3, r6
 800e7f4:	19db      	adds	r3, r3, r7
 800e7f6:	881b      	ldrh	r3, [r3, #0]
 800e7f8:	9300      	str	r3, [sp, #0]
 800e7fa:	0023      	movs	r3, r4
 800e7fc:	47a8      	blx	r5
 800e7fe:	1e03      	subs	r3, r0, #0
 800e800:	d100      	bne.n	800e804 <UG_DrawLine+0x6c>
 800e802:	e125      	b.n	800ea50 <UG_DrawLine+0x2b8>
   }

   dx = x2 - x1;
 800e804:	1cbb      	adds	r3, r7, #2
 800e806:	881a      	ldrh	r2, [r3, #0]
 800e808:	1dbb      	adds	r3, r7, #6
 800e80a:	881b      	ldrh	r3, [r3, #0]
 800e80c:	1ad3      	subs	r3, r2, r3
 800e80e:	b29a      	uxth	r2, r3
 800e810:	2114      	movs	r1, #20
 800e812:	187b      	adds	r3, r7, r1
 800e814:	801a      	strh	r2, [r3, #0]
   dy = y2 - y1;
 800e816:	003b      	movs	r3, r7
 800e818:	881a      	ldrh	r2, [r3, #0]
 800e81a:	1d3b      	adds	r3, r7, #4
 800e81c:	881b      	ldrh	r3, [r3, #0]
 800e81e:	1ad3      	subs	r3, r2, r3
 800e820:	b29a      	uxth	r2, r3
 800e822:	2012      	movs	r0, #18
 800e824:	183b      	adds	r3, r7, r0
 800e826:	801a      	strh	r2, [r3, #0]
   dxabs = (dx>0)?dx:-dx;
 800e828:	187b      	adds	r3, r7, r1
 800e82a:	2200      	movs	r2, #0
 800e82c:	5e9b      	ldrsh	r3, [r3, r2]
 800e82e:	17da      	asrs	r2, r3, #31
 800e830:	189b      	adds	r3, r3, r2
 800e832:	4053      	eors	r3, r2
 800e834:	b29a      	uxth	r2, r3
 800e836:	2310      	movs	r3, #16
 800e838:	18fb      	adds	r3, r7, r3
 800e83a:	801a      	strh	r2, [r3, #0]
   dyabs = (dy>0)?dy:-dy;
 800e83c:	183b      	adds	r3, r7, r0
 800e83e:	2200      	movs	r2, #0
 800e840:	5e9b      	ldrsh	r3, [r3, r2]
 800e842:	17da      	asrs	r2, r3, #31
 800e844:	189b      	adds	r3, r3, r2
 800e846:	4053      	eors	r3, r2
 800e848:	b29a      	uxth	r2, r3
 800e84a:	230e      	movs	r3, #14
 800e84c:	18fb      	adds	r3, r7, r3
 800e84e:	801a      	strh	r2, [r3, #0]
   sgndx = (dx>0)?1:-1;
 800e850:	187b      	adds	r3, r7, r1
 800e852:	2200      	movs	r2, #0
 800e854:	5e9b      	ldrsh	r3, [r3, r2]
 800e856:	2b00      	cmp	r3, #0
 800e858:	dd01      	ble.n	800e85e <UG_DrawLine+0xc6>
 800e85a:	2201      	movs	r2, #1
 800e85c:	e001      	b.n	800e862 <UG_DrawLine+0xca>
 800e85e:	2301      	movs	r3, #1
 800e860:	425a      	negs	r2, r3
 800e862:	230c      	movs	r3, #12
 800e864:	18fb      	adds	r3, r7, r3
 800e866:	801a      	strh	r2, [r3, #0]
   sgndy = (dy>0)?1:-1;
 800e868:	2312      	movs	r3, #18
 800e86a:	18fb      	adds	r3, r7, r3
 800e86c:	2200      	movs	r2, #0
 800e86e:	5e9b      	ldrsh	r3, [r3, r2]
 800e870:	2b00      	cmp	r3, #0
 800e872:	dd01      	ble.n	800e878 <UG_DrawLine+0xe0>
 800e874:	2201      	movs	r2, #1
 800e876:	e001      	b.n	800e87c <UG_DrawLine+0xe4>
 800e878:	2301      	movs	r3, #1
 800e87a:	425a      	negs	r2, r3
 800e87c:	230a      	movs	r3, #10
 800e87e:	18fb      	adds	r3, r7, r3
 800e880:	801a      	strh	r2, [r3, #0]
   x = dyabs >> 1;
 800e882:	231c      	movs	r3, #28
 800e884:	18fb      	adds	r3, r7, r3
 800e886:	250e      	movs	r5, #14
 800e888:	197a      	adds	r2, r7, r5
 800e88a:	2100      	movs	r1, #0
 800e88c:	5e52      	ldrsh	r2, [r2, r1]
 800e88e:	1052      	asrs	r2, r2, #1
 800e890:	801a      	strh	r2, [r3, #0]
   y = dxabs >> 1;
 800e892:	231a      	movs	r3, #26
 800e894:	18fb      	adds	r3, r7, r3
 800e896:	2610      	movs	r6, #16
 800e898:	19ba      	adds	r2, r7, r6
 800e89a:	2100      	movs	r1, #0
 800e89c:	5e52      	ldrsh	r2, [r2, r1]
 800e89e:	1052      	asrs	r2, r2, #1
 800e8a0:	801a      	strh	r2, [r3, #0]
   drawx = x1;
 800e8a2:	2018      	movs	r0, #24
 800e8a4:	183b      	adds	r3, r7, r0
 800e8a6:	1dba      	adds	r2, r7, #6
 800e8a8:	8812      	ldrh	r2, [r2, #0]
 800e8aa:	801a      	strh	r2, [r3, #0]
   drawy = y1;
 800e8ac:	2116      	movs	r1, #22
 800e8ae:	187b      	adds	r3, r7, r1
 800e8b0:	1d3a      	adds	r2, r7, #4
 800e8b2:	8812      	ldrh	r2, [r2, #0]
 800e8b4:	801a      	strh	r2, [r3, #0]

   gui->device->pset(drawx, drawy,c);
 800e8b6:	4b68      	ldr	r3, [pc, #416]	@ (800ea58 <UG_DrawLine+0x2c0>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	685c      	ldr	r4, [r3, #4]
 800e8be:	2330      	movs	r3, #48	@ 0x30
 800e8c0:	2208      	movs	r2, #8
 800e8c2:	189b      	adds	r3, r3, r2
 800e8c4:	19db      	adds	r3, r3, r7
 800e8c6:	881a      	ldrh	r2, [r3, #0]
 800e8c8:	187b      	adds	r3, r7, r1
 800e8ca:	2100      	movs	r1, #0
 800e8cc:	5e59      	ldrsh	r1, [r3, r1]
 800e8ce:	183b      	adds	r3, r7, r0
 800e8d0:	2000      	movs	r0, #0
 800e8d2:	5e1b      	ldrsh	r3, [r3, r0]
 800e8d4:	0018      	movs	r0, r3
 800e8d6:	47a0      	blx	r4

   if( dxabs >= dyabs )
 800e8d8:	19ba      	adds	r2, r7, r6
 800e8da:	197b      	adds	r3, r7, r5
 800e8dc:	2100      	movs	r1, #0
 800e8de:	5e52      	ldrsh	r2, [r2, r1]
 800e8e0:	2100      	movs	r1, #0
 800e8e2:	5e5b      	ldrsh	r3, [r3, r1]
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	db59      	blt.n	800e99c <UG_DrawLine+0x204>
   {
      for( n=0; n<dxabs; n++ )
 800e8e8:	231e      	movs	r3, #30
 800e8ea:	18fb      	adds	r3, r7, r3
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	801a      	strh	r2, [r3, #0]
 800e8f0:	e049      	b.n	800e986 <UG_DrawLine+0x1ee>
      {
         y += dyabs;
 800e8f2:	211a      	movs	r1, #26
 800e8f4:	187b      	adds	r3, r7, r1
 800e8f6:	881a      	ldrh	r2, [r3, #0]
 800e8f8:	230e      	movs	r3, #14
 800e8fa:	18fb      	adds	r3, r7, r3
 800e8fc:	881b      	ldrh	r3, [r3, #0]
 800e8fe:	18d3      	adds	r3, r2, r3
 800e900:	b29a      	uxth	r2, r3
 800e902:	187b      	adds	r3, r7, r1
 800e904:	801a      	strh	r2, [r3, #0]
         if( y >= dxabs )
 800e906:	187a      	adds	r2, r7, r1
 800e908:	2010      	movs	r0, #16
 800e90a:	183b      	adds	r3, r7, r0
 800e90c:	2400      	movs	r4, #0
 800e90e:	5f12      	ldrsh	r2, [r2, r4]
 800e910:	2400      	movs	r4, #0
 800e912:	5f1b      	ldrsh	r3, [r3, r4]
 800e914:	429a      	cmp	r2, r3
 800e916:	db11      	blt.n	800e93c <UG_DrawLine+0x1a4>
         {
            y -= dxabs;
 800e918:	187b      	adds	r3, r7, r1
 800e91a:	881a      	ldrh	r2, [r3, #0]
 800e91c:	183b      	adds	r3, r7, r0
 800e91e:	881b      	ldrh	r3, [r3, #0]
 800e920:	1ad3      	subs	r3, r2, r3
 800e922:	b29a      	uxth	r2, r3
 800e924:	187b      	adds	r3, r7, r1
 800e926:	801a      	strh	r2, [r3, #0]
            drawy += sgndy;
 800e928:	2116      	movs	r1, #22
 800e92a:	187b      	adds	r3, r7, r1
 800e92c:	881a      	ldrh	r2, [r3, #0]
 800e92e:	230a      	movs	r3, #10
 800e930:	18fb      	adds	r3, r7, r3
 800e932:	881b      	ldrh	r3, [r3, #0]
 800e934:	18d3      	adds	r3, r2, r3
 800e936:	b29a      	uxth	r2, r3
 800e938:	187b      	adds	r3, r7, r1
 800e93a:	801a      	strh	r2, [r3, #0]
         }
         drawx += sgndx;
 800e93c:	2018      	movs	r0, #24
 800e93e:	183b      	adds	r3, r7, r0
 800e940:	881a      	ldrh	r2, [r3, #0]
 800e942:	230c      	movs	r3, #12
 800e944:	18fb      	adds	r3, r7, r3
 800e946:	881b      	ldrh	r3, [r3, #0]
 800e948:	18d3      	adds	r3, r2, r3
 800e94a:	b29a      	uxth	r2, r3
 800e94c:	183b      	adds	r3, r7, r0
 800e94e:	801a      	strh	r2, [r3, #0]
         gui->device->pset(drawx, drawy,c);
 800e950:	4b41      	ldr	r3, [pc, #260]	@ (800ea58 <UG_DrawLine+0x2c0>)
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	685c      	ldr	r4, [r3, #4]
 800e958:	2330      	movs	r3, #48	@ 0x30
 800e95a:	2208      	movs	r2, #8
 800e95c:	189b      	adds	r3, r3, r2
 800e95e:	19db      	adds	r3, r3, r7
 800e960:	881a      	ldrh	r2, [r3, #0]
 800e962:	2316      	movs	r3, #22
 800e964:	18fb      	adds	r3, r7, r3
 800e966:	2100      	movs	r1, #0
 800e968:	5e59      	ldrsh	r1, [r3, r1]
 800e96a:	183b      	adds	r3, r7, r0
 800e96c:	2000      	movs	r0, #0
 800e96e:	5e1b      	ldrsh	r3, [r3, r0]
 800e970:	0018      	movs	r0, r3
 800e972:	47a0      	blx	r4
      for( n=0; n<dxabs; n++ )
 800e974:	211e      	movs	r1, #30
 800e976:	187b      	adds	r3, r7, r1
 800e978:	2200      	movs	r2, #0
 800e97a:	5e9b      	ldrsh	r3, [r3, r2]
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	3301      	adds	r3, #1
 800e980:	b29a      	uxth	r2, r3
 800e982:	187b      	adds	r3, r7, r1
 800e984:	801a      	strh	r2, [r3, #0]
 800e986:	231e      	movs	r3, #30
 800e988:	18fa      	adds	r2, r7, r3
 800e98a:	2310      	movs	r3, #16
 800e98c:	18fb      	adds	r3, r7, r3
 800e98e:	2100      	movs	r1, #0
 800e990:	5e52      	ldrsh	r2, [r2, r1]
 800e992:	2100      	movs	r1, #0
 800e994:	5e5b      	ldrsh	r3, [r3, r1]
 800e996:	429a      	cmp	r2, r3
 800e998:	dbab      	blt.n	800e8f2 <UG_DrawLine+0x15a>
 800e99a:	e05a      	b.n	800ea52 <UG_DrawLine+0x2ba>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 800e99c:	231e      	movs	r3, #30
 800e99e:	18fb      	adds	r3, r7, r3
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	801a      	strh	r2, [r3, #0]
 800e9a4:	e049      	b.n	800ea3a <UG_DrawLine+0x2a2>
      {
         x += dxabs;
 800e9a6:	211c      	movs	r1, #28
 800e9a8:	187b      	adds	r3, r7, r1
 800e9aa:	881a      	ldrh	r2, [r3, #0]
 800e9ac:	2310      	movs	r3, #16
 800e9ae:	18fb      	adds	r3, r7, r3
 800e9b0:	881b      	ldrh	r3, [r3, #0]
 800e9b2:	18d3      	adds	r3, r2, r3
 800e9b4:	b29a      	uxth	r2, r3
 800e9b6:	187b      	adds	r3, r7, r1
 800e9b8:	801a      	strh	r2, [r3, #0]
         if( x >= dyabs )
 800e9ba:	187a      	adds	r2, r7, r1
 800e9bc:	200e      	movs	r0, #14
 800e9be:	183b      	adds	r3, r7, r0
 800e9c0:	2400      	movs	r4, #0
 800e9c2:	5f12      	ldrsh	r2, [r2, r4]
 800e9c4:	2400      	movs	r4, #0
 800e9c6:	5f1b      	ldrsh	r3, [r3, r4]
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	db11      	blt.n	800e9f0 <UG_DrawLine+0x258>
         {
            x -= dyabs;
 800e9cc:	187b      	adds	r3, r7, r1
 800e9ce:	881a      	ldrh	r2, [r3, #0]
 800e9d0:	183b      	adds	r3, r7, r0
 800e9d2:	881b      	ldrh	r3, [r3, #0]
 800e9d4:	1ad3      	subs	r3, r2, r3
 800e9d6:	b29a      	uxth	r2, r3
 800e9d8:	187b      	adds	r3, r7, r1
 800e9da:	801a      	strh	r2, [r3, #0]
            drawx += sgndx;
 800e9dc:	2118      	movs	r1, #24
 800e9de:	187b      	adds	r3, r7, r1
 800e9e0:	881a      	ldrh	r2, [r3, #0]
 800e9e2:	230c      	movs	r3, #12
 800e9e4:	18fb      	adds	r3, r7, r3
 800e9e6:	881b      	ldrh	r3, [r3, #0]
 800e9e8:	18d3      	adds	r3, r2, r3
 800e9ea:	b29a      	uxth	r2, r3
 800e9ec:	187b      	adds	r3, r7, r1
 800e9ee:	801a      	strh	r2, [r3, #0]
         }
         drawy += sgndy;
 800e9f0:	2116      	movs	r1, #22
 800e9f2:	187b      	adds	r3, r7, r1
 800e9f4:	881a      	ldrh	r2, [r3, #0]
 800e9f6:	230a      	movs	r3, #10
 800e9f8:	18fb      	adds	r3, r7, r3
 800e9fa:	881b      	ldrh	r3, [r3, #0]
 800e9fc:	18d3      	adds	r3, r2, r3
 800e9fe:	b29a      	uxth	r2, r3
 800ea00:	187b      	adds	r3, r7, r1
 800ea02:	801a      	strh	r2, [r3, #0]
         gui->device->pset(drawx, drawy,c);
 800ea04:	4b14      	ldr	r3, [pc, #80]	@ (800ea58 <UG_DrawLine+0x2c0>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	685c      	ldr	r4, [r3, #4]
 800ea0c:	2330      	movs	r3, #48	@ 0x30
 800ea0e:	2208      	movs	r2, #8
 800ea10:	189b      	adds	r3, r3, r2
 800ea12:	19db      	adds	r3, r3, r7
 800ea14:	881a      	ldrh	r2, [r3, #0]
 800ea16:	187b      	adds	r3, r7, r1
 800ea18:	2100      	movs	r1, #0
 800ea1a:	5e59      	ldrsh	r1, [r3, r1]
 800ea1c:	2318      	movs	r3, #24
 800ea1e:	18fb      	adds	r3, r7, r3
 800ea20:	2000      	movs	r0, #0
 800ea22:	5e1b      	ldrsh	r3, [r3, r0]
 800ea24:	0018      	movs	r0, r3
 800ea26:	47a0      	blx	r4
      for( n=0; n<dyabs; n++ )
 800ea28:	211e      	movs	r1, #30
 800ea2a:	187b      	adds	r3, r7, r1
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	5e9b      	ldrsh	r3, [r3, r2]
 800ea30:	b29b      	uxth	r3, r3
 800ea32:	3301      	adds	r3, #1
 800ea34:	b29a      	uxth	r2, r3
 800ea36:	187b      	adds	r3, r7, r1
 800ea38:	801a      	strh	r2, [r3, #0]
 800ea3a:	231e      	movs	r3, #30
 800ea3c:	18fa      	adds	r2, r7, r3
 800ea3e:	230e      	movs	r3, #14
 800ea40:	18fb      	adds	r3, r7, r3
 800ea42:	2100      	movs	r1, #0
 800ea44:	5e52      	ldrsh	r2, [r2, r1]
 800ea46:	2100      	movs	r1, #0
 800ea48:	5e5b      	ldrsh	r3, [r3, r1]
 800ea4a:	429a      	cmp	r2, r3
 800ea4c:	dbab      	blt.n	800e9a6 <UG_DrawLine+0x20e>
 800ea4e:	e000      	b.n	800ea52 <UG_DrawLine+0x2ba>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800ea50:	46c0      	nop			@ (mov r8, r8)
      }
   }  
}
 800ea52:	46bd      	mov	sp, r7
 800ea54:	b009      	add	sp, #36	@ 0x24
 800ea56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea58:	20000b3c 	.word	0x20000b3c

0800ea5c <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800ea5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea5e:	b087      	sub	sp, #28
 800ea60:	af02      	add	r7, sp, #8
 800ea62:	603a      	str	r2, [r7, #0]
 800ea64:	1dbb      	adds	r3, r7, #6
 800ea66:	1c02      	adds	r2, r0, #0
 800ea68:	801a      	strh	r2, [r3, #0]
 800ea6a:	1d3b      	adds	r3, r7, #4
 800ea6c:	1c0a      	adds	r2, r1, #0
 800ea6e:	801a      	strh	r2, [r3, #0]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800ea70:	230e      	movs	r3, #14
 800ea72:	18fb      	adds	r3, r7, r3
 800ea74:	1dba      	adds	r2, r7, #6
 800ea76:	8812      	ldrh	r2, [r2, #0]
 800ea78:	801a      	strh	r2, [r3, #0]
   yp=y;
 800ea7a:	230c      	movs	r3, #12
 800ea7c:	18fb      	adds	r3, r7, r3
 800ea7e:	1d3a      	adds	r2, r7, #4
 800ea80:	8812      	ldrh	r2, [r2, #0]
 800ea82:	801a      	strh	r2, [r3, #0]

   _UG_FontSelect(gui->font);
 800ea84:	4b54      	ldr	r3, [pc, #336]	@ (800ebd8 <UG_PutString+0x17c>)
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea8a:	0018      	movs	r0, r3
 800ea8c:	f000 fade 	bl	800f04c <_UG_FontSelect>
   while ( *str != 0 )
 800ea90:	e084      	b.n	800eb9c <UG_PutString+0x140>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800ea92:	4b51      	ldr	r3, [pc, #324]	@ (800ebd8 <UG_PutString+0x17c>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	222d      	movs	r2, #45	@ 0x2d
 800ea98:	5c9b      	ldrb	r3, [r3, r2]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d108      	bne.n	800eab0 <UG_PutString+0x54>
         chr = _UG_DecodeUTF8(&str);
 800ea9e:	230a      	movs	r3, #10
 800eaa0:	18fc      	adds	r4, r7, r3
 800eaa2:	003b      	movs	r3, r7
 800eaa4:	0018      	movs	r0, r3
 800eaa6:	f000 f8f7 	bl	800ec98 <_UG_DecodeUTF8>
 800eaaa:	0003      	movs	r3, r0
 800eaac:	8023      	strh	r3, [r4, #0]
 800eaae:	e006      	b.n	800eabe <UG_PutString+0x62>
      }
      else{
         chr = *str++;
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	1c5a      	adds	r2, r3, #1
 800eab4:	603a      	str	r2, [r7, #0]
 800eab6:	781a      	ldrb	r2, [r3, #0]
 800eab8:	230a      	movs	r3, #10
 800eaba:	18fb      	adds	r3, r7, r3
 800eabc:	801a      	strh	r2, [r3, #0]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 800eabe:	230a      	movs	r3, #10
 800eac0:	18fb      	adds	r3, r7, r3
 800eac2:	881b      	ldrh	r3, [r3, #0]
 800eac4:	2b0a      	cmp	r3, #10
 800eac6:	d107      	bne.n	800ead8 <UG_PutString+0x7c>
      {
         xp = gui->device->x_dim;
 800eac8:	4b43      	ldr	r3, [pc, #268]	@ (800ebd8 <UG_PutString+0x17c>)
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	681a      	ldr	r2, [r3, #0]
 800eace:	230e      	movs	r3, #14
 800ead0:	18fb      	adds	r3, r7, r3
 800ead2:	8812      	ldrh	r2, [r2, #0]
 800ead4:	801a      	strh	r2, [r3, #0]
         continue;
 800ead6:	e061      	b.n	800eb9c <UG_PutString+0x140>
      }
      cw = _UG_GetCharData(chr,NULL);
 800ead8:	2508      	movs	r5, #8
 800eada:	197c      	adds	r4, r7, r5
 800eadc:	230a      	movs	r3, #10
 800eade:	18fb      	adds	r3, r7, r3
 800eae0:	881b      	ldrh	r3, [r3, #0]
 800eae2:	2100      	movs	r1, #0
 800eae4:	0018      	movs	r0, r3
 800eae6:	f000 f985 	bl	800edf4 <_UG_GetCharData>
 800eaea:	0003      	movs	r3, r0
 800eaec:	8023      	strh	r3, [r4, #0]
      if(cw==-1) continue;
 800eaee:	0028      	movs	r0, r5
 800eaf0:	183b      	adds	r3, r7, r0
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	5e9b      	ldrsh	r3, [r3, r2]
 800eaf6:	3301      	adds	r3, #1
 800eaf8:	d04f      	beq.n	800eb9a <UG_PutString+0x13e>
      if ( xp + cw > gui->device->x_dim - 1 )
 800eafa:	4b37      	ldr	r3, [pc, #220]	@ (800ebd8 <UG_PutString+0x17c>)
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2200      	movs	r2, #0
 800eb02:	5e9b      	ldrsh	r3, [r3, r2]
 800eb04:	0019      	movs	r1, r3
 800eb06:	240e      	movs	r4, #14
 800eb08:	193b      	adds	r3, r7, r4
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	5e9a      	ldrsh	r2, [r3, r2]
 800eb0e:	183b      	adds	r3, r7, r0
 800eb10:	2000      	movs	r0, #0
 800eb12:	5e1b      	ldrsh	r3, [r3, r0]
 800eb14:	18d3      	adds	r3, r2, r3
 800eb16:	4299      	cmp	r1, r3
 800eb18:	dc16      	bgt.n	800eb48 <UG_PutString+0xec>
      {
         xp = x;
 800eb1a:	193b      	adds	r3, r7, r4
 800eb1c:	1dba      	adds	r2, r7, #6
 800eb1e:	8812      	ldrh	r2, [r2, #0]
 800eb20:	801a      	strh	r2, [r3, #0]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800eb22:	4b2d      	ldr	r3, [pc, #180]	@ (800ebd8 <UG_PutString+0x17c>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	222f      	movs	r2, #47	@ 0x2f
 800eb28:	5c9b      	ldrb	r3, [r3, r2]
 800eb2a:	b21a      	sxth	r2, r3
 800eb2c:	4b2a      	ldr	r3, [pc, #168]	@ (800ebd8 <UG_PutString+0x17c>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	214a      	movs	r1, #74	@ 0x4a
 800eb32:	565b      	ldrsb	r3, [r3, r1]
 800eb34:	18d3      	adds	r3, r2, r3
 800eb36:	b21b      	sxth	r3, r3
 800eb38:	b29a      	uxth	r2, r3
 800eb3a:	210c      	movs	r1, #12
 800eb3c:	187b      	adds	r3, r7, r1
 800eb3e:	881b      	ldrh	r3, [r3, #0]
 800eb40:	18d3      	adds	r3, r2, r3
 800eb42:	b29a      	uxth	r2, r3
 800eb44:	187b      	adds	r3, r7, r1
 800eb46:	801a      	strh	r2, [r3, #0]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800eb48:	4b23      	ldr	r3, [pc, #140]	@ (800ebd8 <UG_PutString+0x17c>)
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	224c      	movs	r2, #76	@ 0x4c
 800eb4e:	5a9d      	ldrh	r5, [r3, r2]
 800eb50:	4b21      	ldr	r3, [pc, #132]	@ (800ebd8 <UG_PutString+0x17c>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	224e      	movs	r2, #78	@ 0x4e
 800eb56:	5a9b      	ldrh	r3, [r3, r2]
 800eb58:	220c      	movs	r2, #12
 800eb5a:	18ba      	adds	r2, r7, r2
 800eb5c:	2400      	movs	r4, #0
 800eb5e:	5f14      	ldrsh	r4, [r2, r4]
 800eb60:	260e      	movs	r6, #14
 800eb62:	19ba      	adds	r2, r7, r6
 800eb64:	2100      	movs	r1, #0
 800eb66:	5e51      	ldrsh	r1, [r2, r1]
 800eb68:	220a      	movs	r2, #10
 800eb6a:	18ba      	adds	r2, r7, r2
 800eb6c:	8810      	ldrh	r0, [r2, #0]
 800eb6e:	9300      	str	r3, [sp, #0]
 800eb70:	002b      	movs	r3, r5
 800eb72:	0022      	movs	r2, r4
 800eb74:	f000 faec 	bl	800f150 <_UG_PutChar>

      xp += cw + gui->char_h_space;
 800eb78:	4b17      	ldr	r3, [pc, #92]	@ (800ebd8 <UG_PutString+0x17c>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	2249      	movs	r2, #73	@ 0x49
 800eb7e:	569b      	ldrsb	r3, [r3, r2]
 800eb80:	b29a      	uxth	r2, r3
 800eb82:	2308      	movs	r3, #8
 800eb84:	18fb      	adds	r3, r7, r3
 800eb86:	881b      	ldrh	r3, [r3, #0]
 800eb88:	18d3      	adds	r3, r2, r3
 800eb8a:	b29a      	uxth	r2, r3
 800eb8c:	19bb      	adds	r3, r7, r6
 800eb8e:	881b      	ldrh	r3, [r3, #0]
 800eb90:	18d3      	adds	r3, r2, r3
 800eb92:	b29a      	uxth	r2, r3
 800eb94:	19bb      	adds	r3, r7, r6
 800eb96:	801a      	strh	r2, [r3, #0]
 800eb98:	e000      	b.n	800eb9c <UG_PutString+0x140>
      if(cw==-1) continue;
 800eb9a:	46c0      	nop			@ (mov r8, r8)
   while ( *str != 0 )
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	781b      	ldrb	r3, [r3, #0]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d000      	beq.n	800eba6 <UG_PutString+0x14a>
 800eba4:	e775      	b.n	800ea92 <UG_PutString+0x36>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 800eba6:	4b0c      	ldr	r3, [pc, #48]	@ (800ebd8 <UG_PutString+0x17c>)
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	2268      	movs	r2, #104	@ 0x68
 800ebac:	5c9b      	ldrb	r3, [r3, r2]
 800ebae:	001a      	movs	r2, r3
 800ebb0:	2302      	movs	r3, #2
 800ebb2:	4013      	ands	r3, r2
 800ebb4:	d00c      	beq.n	800ebd0 <UG_PutString+0x174>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 800ebb6:	4b08      	ldr	r3, [pc, #32]	@ (800ebd8 <UG_PutString+0x17c>)
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebbc:	001c      	movs	r4, r3
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	425b      	negs	r3, r3
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	4252      	negs	r2, r2
 800ebc6:	2101      	movs	r1, #1
 800ebc8:	4249      	negs	r1, r1
 800ebca:	2001      	movs	r0, #1
 800ebcc:	4240      	negs	r0, r0
 800ebce:	47a0      	blx	r4
}
 800ebd0:	46c0      	nop			@ (mov r8, r8)
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	b005      	add	sp, #20
 800ebd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebd8:	20000b3c 	.word	0x20000b3c

0800ebdc <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	0002      	movs	r2, r0
 800ebe4:	1dbb      	adds	r3, r7, #6
 800ebe6:	801a      	strh	r2, [r3, #0]
   gui->fore_color = c;
 800ebe8:	4b04      	ldr	r3, [pc, #16]	@ (800ebfc <UG_SetForecolor+0x20>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	1dba      	adds	r2, r7, #6
 800ebee:	214c      	movs	r1, #76	@ 0x4c
 800ebf0:	8812      	ldrh	r2, [r2, #0]
 800ebf2:	525a      	strh	r2, [r3, r1]
}
 800ebf4:	46c0      	nop			@ (mov r8, r8)
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	b002      	add	sp, #8
 800ebfa:	bd80      	pop	{r7, pc}
 800ebfc:	20000b3c 	.word	0x20000b3c

0800ec00 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	0002      	movs	r2, r0
 800ec08:	1dbb      	adds	r3, r7, #6
 800ec0a:	801a      	strh	r2, [r3, #0]
   gui->back_color = c;
 800ec0c:	4b04      	ldr	r3, [pc, #16]	@ (800ec20 <UG_SetBackcolor+0x20>)
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	1dba      	adds	r2, r7, #6
 800ec12:	214e      	movs	r1, #78	@ 0x4e
 800ec14:	8812      	ldrh	r2, [r2, #0]
 800ec16:	525a      	strh	r2, [r3, r1]
}
 800ec18:	46c0      	nop			@ (mov r8, r8)
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	b002      	add	sp, #8
 800ec1e:	bd80      	pop	{r7, pc}
 800ec20:	20000b3c 	.word	0x20000b3c

0800ec24 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b082      	sub	sp, #8
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	0002      	movs	r2, r0
 800ec2c:	1dbb      	adds	r3, r7, #6
 800ec2e:	801a      	strh	r2, [r3, #0]
   gui->char_h_space = s;
 800ec30:	4b05      	ldr	r3, [pc, #20]	@ (800ec48 <UG_FontSetHSpace+0x24>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	1dba      	adds	r2, r7, #6
 800ec36:	8812      	ldrh	r2, [r2, #0]
 800ec38:	b251      	sxtb	r1, r2
 800ec3a:	2249      	movs	r2, #73	@ 0x49
 800ec3c:	5499      	strb	r1, [r3, r2]
}
 800ec3e:	46c0      	nop			@ (mov r8, r8)
 800ec40:	46bd      	mov	sp, r7
 800ec42:	b002      	add	sp, #8
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	46c0      	nop			@ (mov r8, r8)
 800ec48:	20000b3c 	.word	0x20000b3c

0800ec4c <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b082      	sub	sp, #8
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	0002      	movs	r2, r0
 800ec54:	1dbb      	adds	r3, r7, #6
 800ec56:	801a      	strh	r2, [r3, #0]
   gui->char_v_space = s;
 800ec58:	4b05      	ldr	r3, [pc, #20]	@ (800ec70 <UG_FontSetVSpace+0x24>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	1dba      	adds	r2, r7, #6
 800ec5e:	8812      	ldrh	r2, [r2, #0]
 800ec60:	b251      	sxtb	r1, r2
 800ec62:	224a      	movs	r2, #74	@ 0x4a
 800ec64:	5499      	strb	r1, [r3, r2]
}
 800ec66:	46c0      	nop			@ (mov r8, r8)
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	b002      	add	sp, #8
 800ec6c:	bd80      	pop	{r7, pc}
 800ec6e:	46c0      	nop			@ (mov r8, r8)
 800ec70:	20000b3c 	.word	0x20000b3c

0800ec74 <UG_FontSetTransparency>:

void UG_FontSetTransparency( UG_U8 t )
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b082      	sub	sp, #8
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	0002      	movs	r2, r0
 800ec7c:	1dfb      	adds	r3, r7, #7
 800ec7e:	701a      	strb	r2, [r3, #0]
  gui->transparent_font=t;
 800ec80:	4b04      	ldr	r3, [pc, #16]	@ (800ec94 <UG_FontSetTransparency+0x20>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	1dfa      	adds	r2, r7, #7
 800ec86:	2148      	movs	r1, #72	@ 0x48
 800ec88:	7812      	ldrb	r2, [r2, #0]
 800ec8a:	545a      	strb	r2, [r3, r1]
}
 800ec8c:	46c0      	nop			@ (mov r8, r8)
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	b002      	add	sp, #8
 800ec92:	bd80      	pop	{r7, pc}
 800ec94:	20000b3c 	.word	0x20000b3c

0800ec98 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b084      	sub	sp, #16
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]

  char c=**str;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681a      	ldr	r2, [r3, #0]
 800eca4:	210f      	movs	r1, #15
 800eca6:	187b      	adds	r3, r7, r1
 800eca8:	7812      	ldrb	r2, [r2, #0]
 800ecaa:	701a      	strb	r2, [r3, #0]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 800ecac:	187b      	adds	r3, r7, r1
 800ecae:	781b      	ldrb	r3, [r3, #0]
 800ecb0:	b25b      	sxtb	r3, r3
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	db08      	blt.n	800ecc8 <_UG_DecodeUTF8+0x30>
  {
    *str = *str+1;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	1c5a      	adds	r2, r3, #1
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	601a      	str	r2, [r3, #0]
    return c;
 800ecc0:	187b      	adds	r3, r7, r1
 800ecc2:	781b      	ldrb	r3, [r3, #0]
 800ecc4:	b29b      	uxth	r3, r3
 800ecc6:	e091      	b.n	800edec <_UG_DecodeUTF8+0x154>
  }

  UG_U8 bytes_left=0;
 800ecc8:	230e      	movs	r3, #14
 800ecca:	18fb      	adds	r3, r7, r3
 800eccc:	2200      	movs	r2, #0
 800ecce:	701a      	strb	r2, [r3, #0]
  UG_CHAR encoding=0;
 800ecd0:	230c      	movs	r3, #12
 800ecd2:	18fb      	adds	r3, r7, r3
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	801a      	strh	r2, [r3, #0]

  while(**str)
 800ecd8:	e07d      	b.n	800edd6 <_UG_DecodeUTF8+0x13e>
  {
    c=**str;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681a      	ldr	r2, [r3, #0]
 800ecde:	210f      	movs	r1, #15
 800ece0:	187b      	adds	r3, r7, r1
 800ece2:	7812      	ldrb	r2, [r2, #0]
 800ece4:	701a      	strb	r2, [r3, #0]
    *str = *str+1;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	1c5a      	adds	r2, r3, #1
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 800ecf0:	220e      	movs	r2, #14
 800ecf2:	18bb      	adds	r3, r7, r2
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d14f      	bne.n	800ed9a <_UG_DecodeUTF8+0x102>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800ecfa:	187b      	adds	r3, r7, r1
 800ecfc:	781b      	ldrb	r3, [r3, #0]
 800ecfe:	2bdf      	cmp	r3, #223	@ 0xdf
 800ed00:	d809      	bhi.n	800ed16 <_UG_DecodeUTF8+0x7e>
      {
        bytes_left = 1;
 800ed02:	18bb      	adds	r3, r7, r2
 800ed04:	2201      	movs	r2, #1
 800ed06:	701a      	strb	r2, [r3, #0]
        c &= 0x01f;
 800ed08:	187b      	adds	r3, r7, r1
 800ed0a:	187a      	adds	r2, r7, r1
 800ed0c:	7812      	ldrb	r2, [r2, #0]
 800ed0e:	211f      	movs	r1, #31
 800ed10:	400a      	ands	r2, r1
 800ed12:	701a      	strb	r2, [r3, #0]
 800ed14:	e03a      	b.n	800ed8c <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800ed16:	210f      	movs	r1, #15
 800ed18:	187b      	adds	r3, r7, r1
 800ed1a:	781b      	ldrb	r3, [r3, #0]
 800ed1c:	2bef      	cmp	r3, #239	@ 0xef
 800ed1e:	d80a      	bhi.n	800ed36 <_UG_DecodeUTF8+0x9e>
      {
        bytes_left = 2;
 800ed20:	230e      	movs	r3, #14
 800ed22:	18fb      	adds	r3, r7, r3
 800ed24:	2202      	movs	r2, #2
 800ed26:	701a      	strb	r2, [r3, #0]
        c &= 15;
 800ed28:	187b      	adds	r3, r7, r1
 800ed2a:	187a      	adds	r2, r7, r1
 800ed2c:	7812      	ldrb	r2, [r2, #0]
 800ed2e:	210f      	movs	r1, #15
 800ed30:	400a      	ands	r2, r1
 800ed32:	701a      	strb	r2, [r3, #0]
 800ed34:	e02a      	b.n	800ed8c <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 800ed36:	210f      	movs	r1, #15
 800ed38:	187b      	adds	r3, r7, r1
 800ed3a:	781b      	ldrb	r3, [r3, #0]
 800ed3c:	2bf7      	cmp	r3, #247	@ 0xf7
 800ed3e:	d80a      	bhi.n	800ed56 <_UG_DecodeUTF8+0xbe>
      {
        bytes_left = 3;
 800ed40:	230e      	movs	r3, #14
 800ed42:	18fb      	adds	r3, r7, r3
 800ed44:	2203      	movs	r2, #3
 800ed46:	701a      	strb	r2, [r3, #0]
        c &= 7;
 800ed48:	187b      	adds	r3, r7, r1
 800ed4a:	187a      	adds	r2, r7, r1
 800ed4c:	7812      	ldrb	r2, [r2, #0]
 800ed4e:	2107      	movs	r1, #7
 800ed50:	400a      	ands	r2, r1
 800ed52:	701a      	strb	r2, [r3, #0]
 800ed54:	e01a      	b.n	800ed8c <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 800ed56:	210f      	movs	r1, #15
 800ed58:	187b      	adds	r3, r7, r1
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	2bfb      	cmp	r3, #251	@ 0xfb
 800ed5e:	d80a      	bhi.n	800ed76 <_UG_DecodeUTF8+0xde>
      {
        bytes_left = 4;
 800ed60:	230e      	movs	r3, #14
 800ed62:	18fb      	adds	r3, r7, r3
 800ed64:	2204      	movs	r2, #4
 800ed66:	701a      	strb	r2, [r3, #0]
        c &= 3;
 800ed68:	187b      	adds	r3, r7, r1
 800ed6a:	187a      	adds	r2, r7, r1
 800ed6c:	7812      	ldrb	r2, [r2, #0]
 800ed6e:	2103      	movs	r1, #3
 800ed70:	400a      	ands	r2, r1
 800ed72:	701a      	strb	r2, [r3, #0]
 800ed74:	e00a      	b.n	800ed8c <_UG_DecodeUTF8+0xf4>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800ed76:	230e      	movs	r3, #14
 800ed78:	18fb      	adds	r3, r7, r3
 800ed7a:	2205      	movs	r2, #5
 800ed7c:	701a      	strb	r2, [r3, #0]
        c &= 1;
 800ed7e:	220f      	movs	r2, #15
 800ed80:	18bb      	adds	r3, r7, r2
 800ed82:	18ba      	adds	r2, r7, r2
 800ed84:	7812      	ldrb	r2, [r2, #0]
 800ed86:	2101      	movs	r1, #1
 800ed88:	400a      	ands	r2, r1
 800ed8a:	701a      	strb	r2, [r3, #0]
      }
      encoding = c;
 800ed8c:	230c      	movs	r3, #12
 800ed8e:	18fb      	adds	r3, r7, r3
 800ed90:	220f      	movs	r2, #15
 800ed92:	18ba      	adds	r2, r7, r2
 800ed94:	7812      	ldrb	r2, [r2, #0]
 800ed96:	801a      	strh	r2, [r3, #0]
 800ed98:	e01d      	b.n	800edd6 <_UG_DecodeUTF8+0x13e>
    }
    else
    {
      encoding<<=6;
 800ed9a:	210c      	movs	r1, #12
 800ed9c:	187b      	adds	r3, r7, r1
 800ed9e:	187a      	adds	r2, r7, r1
 800eda0:	8812      	ldrh	r2, [r2, #0]
 800eda2:	0192      	lsls	r2, r2, #6
 800eda4:	801a      	strh	r2, [r3, #0]
      encoding |= (c & 0x3F);
 800eda6:	230f      	movs	r3, #15
 800eda8:	18fb      	adds	r3, r7, r3
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	b21b      	sxth	r3, r3
 800edae:	223f      	movs	r2, #63	@ 0x3f
 800edb0:	4013      	ands	r3, r2
 800edb2:	b21a      	sxth	r2, r3
 800edb4:	187b      	adds	r3, r7, r1
 800edb6:	2000      	movs	r0, #0
 800edb8:	5e1b      	ldrsh	r3, [r3, r0]
 800edba:	4313      	orrs	r3, r2
 800edbc:	b21a      	sxth	r2, r3
 800edbe:	187b      	adds	r3, r7, r1
 800edc0:	801a      	strh	r2, [r3, #0]
      if ( --bytes_left == 0 )
 800edc2:	210e      	movs	r1, #14
 800edc4:	187b      	adds	r3, r7, r1
 800edc6:	187a      	adds	r2, r7, r1
 800edc8:	7812      	ldrb	r2, [r2, #0]
 800edca:	3a01      	subs	r2, #1
 800edcc:	701a      	strb	r2, [r3, #0]
 800edce:	187b      	adds	r3, r7, r1
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d006      	beq.n	800ede4 <_UG_DecodeUTF8+0x14c>
  while(**str)
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	781b      	ldrb	r3, [r3, #0]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d000      	beq.n	800ede2 <_UG_DecodeUTF8+0x14a>
 800ede0:	e77b      	b.n	800ecda <_UG_DecodeUTF8+0x42>
 800ede2:	e000      	b.n	800ede6 <_UG_DecodeUTF8+0x14e>
        break;
 800ede4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return encoding;
 800ede6:	230c      	movs	r3, #12
 800ede8:	18fb      	adds	r3, r7, r3
 800edea:	881b      	ldrh	r3, [r3, #0]
}
 800edec:	0018      	movs	r0, r3
 800edee:	46bd      	mov	sp, r7
 800edf0:	b004      	add	sp, #16
 800edf2:	bd80      	pop	{r7, pc}

0800edf4 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 800edf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edf6:	b087      	sub	sp, #28
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	0002      	movs	r2, r0
 800edfc:	6039      	str	r1, [r7, #0]
 800edfe:	1dbb      	adds	r3, r7, #6
 800ee00:	801a      	strh	r2, [r3, #0]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  const UG_U8 * offset = gui->currentFont.offsets;
 800ee02:	4b8c      	ldr	r3, [pc, #560]	@ (800f034 <_UG_GetCharData+0x240>)
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee08:	617b      	str	r3, [r7, #20]
  UG_U16 char_start=0, char_stop=0, skip=0;
 800ee0a:	2310      	movs	r3, #16
 800ee0c:	18fb      	adds	r3, r7, r3
 800ee0e:	2200      	movs	r2, #0
 800ee10:	801a      	strh	r2, [r3, #0]
 800ee12:	230e      	movs	r3, #14
 800ee14:	18fb      	adds	r3, r7, r3
 800ee16:	2200      	movs	r2, #0
 800ee18:	801a      	strh	r2, [r3, #0]
 800ee1a:	2312      	movs	r3, #18
 800ee1c:	18fb      	adds	r3, r7, r3
 800ee1e:	2200      	movs	r2, #0
 800ee20:	801a      	strh	r2, [r3, #0]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 800ee22:	4b84      	ldr	r3, [pc, #528]	@ (800f034 <_UG_GetCharData+0x240>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ee28:	4b83      	ldr	r3, [pc, #524]	@ (800f038 <_UG_GetCharData+0x244>)
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	429a      	cmp	r2, r3
 800ee2e:	d110      	bne.n	800ee52 <_UG_GetCharData+0x5e>
 800ee30:	4b82      	ldr	r3, [pc, #520]	@ (800f03c <_UG_GetCharData+0x248>)
 800ee32:	881b      	ldrh	r3, [r3, #0]
 800ee34:	1dba      	adds	r2, r7, #6
 800ee36:	8812      	ldrh	r2, [r2, #0]
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	d10a      	bne.n	800ee52 <_UG_GetCharData+0x5e>
    if(p) *p=last_p;                                                      // Load char bitmap address if available. Sometimes called with null p to get only the cached width.
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d003      	beq.n	800ee4a <_UG_GetCharData+0x56>
 800ee42:	4b7f      	ldr	r3, [pc, #508]	@ (800f040 <_UG_GetCharData+0x24c>)
 800ee44:	681a      	ldr	r2, [r3, #0]
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	601a      	str	r2, [r3, #0]
    return last_width;                                                    // Return width.
 800ee4a:	4b7e      	ldr	r3, [pc, #504]	@ (800f044 <_UG_GetCharData+0x250>)
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	5e9b      	ldrsh	r3, [r3, r2]
 800ee50:	e0eb      	b.n	800f02a <_UG_GetCharData+0x236>
  }
  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 800ee52:	4b78      	ldr	r3, [pc, #480]	@ (800f034 <_UG_GetCharData+0x240>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	222d      	movs	r2, #45	@ 0x2d
 800ee58:	5c9b      	ldrb	r3, [r3, r2]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d035      	beq.n	800eeca <_UG_GetCharData+0xd6>
    switch (encoding)
 800ee5e:	1dbb      	adds	r3, r7, #6
 800ee60:	881b      	ldrh	r3, [r3, #0]
 800ee62:	2bfc      	cmp	r3, #252	@ 0xfc
 800ee64:	dc31      	bgt.n	800eeca <_UG_GetCharData+0xd6>
 800ee66:	2bd6      	cmp	r3, #214	@ 0xd6
 800ee68:	da07      	bge.n	800ee7a <_UG_GetCharData+0x86>
 800ee6a:	2bc4      	cmp	r3, #196	@ 0xc4
 800ee6c:	d021      	beq.n	800eeb2 <_UG_GetCharData+0xbe>
 800ee6e:	dc2c      	bgt.n	800eeca <_UG_GetCharData+0xd6>
 800ee70:	2bb0      	cmp	r3, #176	@ 0xb0
 800ee72:	d026      	beq.n	800eec2 <_UG_GetCharData+0xce>
 800ee74:	2bb5      	cmp	r3, #181	@ 0xb5
 800ee76:	d020      	beq.n	800eeba <_UG_GetCharData+0xc6>
 800ee78:	e027      	b.n	800eeca <_UG_GetCharData+0xd6>
 800ee7a:	3bd6      	subs	r3, #214	@ 0xd6
 800ee7c:	2b26      	cmp	r3, #38	@ 0x26
 800ee7e:	d824      	bhi.n	800eeca <_UG_GetCharData+0xd6>
 800ee80:	009a      	lsls	r2, r3, #2
 800ee82:	4b71      	ldr	r3, [pc, #452]	@ (800f048 <_UG_GetCharData+0x254>)
 800ee84:	18d3      	adds	r3, r2, r3
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	469f      	mov	pc, r3
    {
       case 0xF6: encoding = 0x94; break; // 
 800ee8a:	1dbb      	adds	r3, r7, #6
 800ee8c:	2294      	movs	r2, #148	@ 0x94
 800ee8e:	801a      	strh	r2, [r3, #0]
 800ee90:	e01b      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xD6: encoding = 0x99; break; // 
 800ee92:	1dbb      	adds	r3, r7, #6
 800ee94:	2299      	movs	r2, #153	@ 0x99
 800ee96:	801a      	strh	r2, [r3, #0]
 800ee98:	e017      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xFC: encoding = 0x81; break; // 
 800ee9a:	1dbb      	adds	r3, r7, #6
 800ee9c:	2281      	movs	r2, #129	@ 0x81
 800ee9e:	801a      	strh	r2, [r3, #0]
 800eea0:	e013      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xDC: encoding = 0x9A; break; // 
 800eea2:	1dbb      	adds	r3, r7, #6
 800eea4:	229a      	movs	r2, #154	@ 0x9a
 800eea6:	801a      	strh	r2, [r3, #0]
 800eea8:	e00f      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xE4: encoding = 0x84; break; // 
 800eeaa:	1dbb      	adds	r3, r7, #6
 800eeac:	2284      	movs	r2, #132	@ 0x84
 800eeae:	801a      	strh	r2, [r3, #0]
 800eeb0:	e00b      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xC4: encoding = 0x8E; break; // 
 800eeb2:	1dbb      	adds	r3, r7, #6
 800eeb4:	228e      	movs	r2, #142	@ 0x8e
 800eeb6:	801a      	strh	r2, [r3, #0]
 800eeb8:	e007      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xB5: encoding = 0xE6; break; // 
 800eeba:	1dbb      	adds	r3, r7, #6
 800eebc:	22e6      	movs	r2, #230	@ 0xe6
 800eebe:	801a      	strh	r2, [r3, #0]
 800eec0:	e003      	b.n	800eeca <_UG_GetCharData+0xd6>
       case 0xB0: encoding = 0xF8; break; // 
 800eec2:	1dbb      	adds	r3, r7, #6
 800eec4:	22f8      	movs	r2, #248	@ 0xf8
 800eec6:	801a      	strh	r2, [r3, #0]
 800eec8:	46c0      	nop			@ (mov r8, r8)
  }


  while(1)                                                                  // Seek through the offsets
  {
    UG_U8 offset_type = *offset++;                                          // Fist byte indicates offset type: single char, range start, offset end
 800eeca:	697b      	ldr	r3, [r7, #20]
 800eecc:	1c5a      	adds	r2, r3, #1
 800eece:	617a      	str	r2, [r7, #20]
 800eed0:	250d      	movs	r5, #13
 800eed2:	197a      	adds	r2, r7, r5
 800eed4:	781b      	ldrb	r3, [r3, #0]
 800eed6:	7013      	strb	r3, [r2, #0]
    if(offset_type == 0xFF)
 800eed8:	197b      	adds	r3, r7, r5
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	2bff      	cmp	r3, #255	@ 0xff
 800eede:	d100      	bne.n	800eee2 <_UG_GetCharData+0xee>
 800eee0:	e069      	b.n	800efb6 <_UG_GetCharData+0x1c2>
      break;                                                                // Offset table end
    char_start = ptr_8to16(offset);
 800eee2:	2610      	movs	r6, #16
 800eee4:	19bc      	adds	r4, r7, r6
 800eee6:	697b      	ldr	r3, [r7, #20]
 800eee8:	0018      	movs	r0, r3
 800eeea:	f7ff fac3 	bl	800e474 <ptr_8to16>
 800eeee:	0003      	movs	r3, r0
 800eef0:	8023      	strh	r3, [r4, #0]
    offset+=2;
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	3302      	adds	r3, #2
 800eef6:	617b      	str	r3, [r7, #20]
    if(offset_type == 0)                                                    // Single char offset
 800eef8:	197b      	adds	r3, r7, r5
 800eefa:	781b      	ldrb	r3, [r3, #0]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d115      	bne.n	800ef2c <_UG_GetCharData+0x138>
    {
      if(encoding==char_start)
 800ef00:	1dba      	adds	r2, r7, #6
 800ef02:	19bb      	adds	r3, r7, r6
 800ef04:	8812      	ldrh	r2, [r2, #0]
 800ef06:	881b      	ldrh	r3, [r3, #0]
 800ef08:	429a      	cmp	r2, r3
 800ef0a:	d056      	beq.n	800efba <_UG_GetCharData+0x1c6>
        break;                                                              // Matching the current offset char
      else if (encoding<char_start)
 800ef0c:	1dba      	adds	r2, r7, #6
 800ef0e:	19bb      	adds	r3, r7, r6
 800ef10:	8812      	ldrh	r2, [r2, #0]
 800ef12:	881b      	ldrh	r3, [r3, #0]
 800ef14:	429a      	cmp	r2, r3
 800ef16:	d202      	bcs.n	800ef1e <_UG_GetCharData+0x12a>
        return -1;                                                          // If the encoding is lower than current range, the char is not in the font
 800ef18:	2301      	movs	r3, #1
 800ef1a:	425b      	negs	r3, r3
 800ef1c:	e085      	b.n	800f02a <_UG_GetCharData+0x236>
      skip++;                                                               // Else, increase skip and keep searching
 800ef1e:	2112      	movs	r1, #18
 800ef20:	187b      	adds	r3, r7, r1
 800ef22:	881a      	ldrh	r2, [r3, #0]
 800ef24:	187b      	adds	r3, r7, r1
 800ef26:	3201      	adds	r2, #1
 800ef28:	801a      	strh	r2, [r3, #0]
 800ef2a:	e7ce      	b.n	800eeca <_UG_GetCharData+0xd6>
    }
    else if(offset_type==1){
 800ef2c:	230d      	movs	r3, #13
 800ef2e:	18fb      	adds	r3, r7, r3
 800ef30:	781b      	ldrb	r3, [r3, #0]
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	d1c9      	bne.n	800eeca <_UG_GetCharData+0xd6>
      char_stop =  ptr_8to16(offset);
 800ef36:	250e      	movs	r5, #14
 800ef38:	197c      	adds	r4, r7, r5
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	0018      	movs	r0, r3
 800ef3e:	f7ff fa99 	bl	800e474 <ptr_8to16>
 800ef42:	0003      	movs	r3, r0
 800ef44:	8023      	strh	r3, [r4, #0]
      offset+=2;
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	3302      	adds	r3, #2
 800ef4a:	617b      	str	r3, [r7, #20]
      if(encoding>=char_start && encoding<=char_stop)                       // If the encoding is between the range
 800ef4c:	1dba      	adds	r2, r7, #6
 800ef4e:	2110      	movs	r1, #16
 800ef50:	187b      	adds	r3, r7, r1
 800ef52:	8812      	ldrh	r2, [r2, #0]
 800ef54:	881b      	ldrh	r3, [r3, #0]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d312      	bcc.n	800ef80 <_UG_GetCharData+0x18c>
 800ef5a:	1dba      	adds	r2, r7, #6
 800ef5c:	197b      	adds	r3, r7, r5
 800ef5e:	8812      	ldrh	r2, [r2, #0]
 800ef60:	881b      	ldrh	r3, [r3, #0]
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d80c      	bhi.n	800ef80 <_UG_GetCharData+0x18c>
      {
        skip += (encoding-char_start);                                      // Calculate the skip value
 800ef66:	1dba      	adds	r2, r7, #6
 800ef68:	187b      	adds	r3, r7, r1
 800ef6a:	8812      	ldrh	r2, [r2, #0]
 800ef6c:	881b      	ldrh	r3, [r3, #0]
 800ef6e:	1ad3      	subs	r3, r2, r3
 800ef70:	b299      	uxth	r1, r3
 800ef72:	2212      	movs	r2, #18
 800ef74:	18bb      	adds	r3, r7, r2
 800ef76:	18ba      	adds	r2, r7, r2
 800ef78:	8812      	ldrh	r2, [r2, #0]
 800ef7a:	188a      	adds	r2, r1, r2
 800ef7c:	801a      	strh	r2, [r3, #0]
        break;
 800ef7e:	e01d      	b.n	800efbc <_UG_GetCharData+0x1c8>
      }
      else if(encoding<char_start)
 800ef80:	1dba      	adds	r2, r7, #6
 800ef82:	2310      	movs	r3, #16
 800ef84:	18fb      	adds	r3, r7, r3
 800ef86:	8812      	ldrh	r2, [r2, #0]
 800ef88:	881b      	ldrh	r3, [r3, #0]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d202      	bcs.n	800ef94 <_UG_GetCharData+0x1a0>
        return -1;                                                          // If the encoding is lower than current range start, the char is not in the font
 800ef8e:	2301      	movs	r3, #1
 800ef90:	425b      	negs	r3, r3
 800ef92:	e04a      	b.n	800f02a <_UG_GetCharData+0x236>
      skip += (char_stop-char_start)+1;                                     // Encoding not found in the current range, increase skip size and clear range flasg
 800ef94:	230e      	movs	r3, #14
 800ef96:	18fa      	adds	r2, r7, r3
 800ef98:	2310      	movs	r3, #16
 800ef9a:	18fb      	adds	r3, r7, r3
 800ef9c:	8812      	ldrh	r2, [r2, #0]
 800ef9e:	881b      	ldrh	r3, [r3, #0]
 800efa0:	1ad3      	subs	r3, r2, r3
 800efa2:	b29a      	uxth	r2, r3
 800efa4:	2112      	movs	r1, #18
 800efa6:	187b      	adds	r3, r7, r1
 800efa8:	881b      	ldrh	r3, [r3, #0]
 800efaa:	18d3      	adds	r3, r2, r3
 800efac:	b29a      	uxth	r2, r3
 800efae:	187b      	adds	r3, r7, r1
 800efb0:	3201      	adds	r2, #1
 800efb2:	801a      	strh	r2, [r3, #0]
  {
 800efb4:	e789      	b.n	800eeca <_UG_GetCharData+0xd6>
      break;                                                                // Offset table end
 800efb6:	46c0      	nop			@ (mov r8, r8)
 800efb8:	e000      	b.n	800efbc <_UG_GetCharData+0x1c8>
        break;                                                              // Matching the current offset char
 800efba:	46c0      	nop			@ (mov r8, r8)
    }
  }
  last_font =  gui->currentFont.font;                                       // Update cached data
 800efbc:	4b1d      	ldr	r3, [pc, #116]	@ (800f034 <_UG_GetCharData+0x240>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800efc2:	4b1d      	ldr	r3, [pc, #116]	@ (800f038 <_UG_GetCharData+0x244>)
 800efc4:	601a      	str	r2, [r3, #0]
  last_encoding = encoding;
 800efc6:	4b1d      	ldr	r3, [pc, #116]	@ (800f03c <_UG_GetCharData+0x248>)
 800efc8:	1dba      	adds	r2, r7, #6
 800efca:	8812      	ldrh	r2, [r2, #0]
 800efcc:	801a      	strh	r2, [r3, #0]
  last_p = ( gui->currentFont.data+(skip*gui->currentFont.bytes_per_char));
 800efce:	4b19      	ldr	r3, [pc, #100]	@ (800f034 <_UG_GetCharData+0x240>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800efd4:	2012      	movs	r0, #18
 800efd6:	183b      	adds	r3, r7, r0
 800efd8:	8819      	ldrh	r1, [r3, #0]
 800efda:	4b16      	ldr	r3, [pc, #88]	@ (800f034 <_UG_GetCharData+0x240>)
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800efe0:	434b      	muls	r3, r1
 800efe2:	18d2      	adds	r2, r2, r3
 800efe4:	4b16      	ldr	r3, [pc, #88]	@ (800f040 <_UG_GetCharData+0x24c>)
 800efe6:	601a      	str	r2, [r3, #0]
  if( gui->currentFont.widths)                                              // If width table available
 800efe8:	4b12      	ldr	r3, [pc, #72]	@ (800f034 <_UG_GetCharData+0x240>)
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d00a      	beq.n	800f008 <_UG_GetCharData+0x214>
    last_width = *( gui->currentFont.widths+skip);                          // Use width from table
 800eff2:	4b10      	ldr	r3, [pc, #64]	@ (800f034 <_UG_GetCharData+0x240>)
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eff8:	183b      	adds	r3, r7, r0
 800effa:	881b      	ldrh	r3, [r3, #0]
 800effc:	18d3      	adds	r3, r2, r3
 800effe:	781b      	ldrb	r3, [r3, #0]
 800f000:	b21a      	sxth	r2, r3
 800f002:	4b10      	ldr	r3, [pc, #64]	@ (800f044 <_UG_GetCharData+0x250>)
 800f004:	801a      	strh	r2, [r3, #0]
 800f006:	e006      	b.n	800f016 <_UG_GetCharData+0x222>
  else
    last_width =  gui->currentFont.char_width;                              // Else use width from char width
 800f008:	4b0a      	ldr	r3, [pc, #40]	@ (800f034 <_UG_GetCharData+0x240>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	222e      	movs	r2, #46	@ 0x2e
 800f00e:	5c9b      	ldrb	r3, [r3, r2]
 800f010:	b21a      	sxth	r2, r3
 800f012:	4b0c      	ldr	r3, [pc, #48]	@ (800f044 <_UG_GetCharData+0x250>)
 800f014:	801a      	strh	r2, [r3, #0]
  if(p)
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d003      	beq.n	800f024 <_UG_GetCharData+0x230>
    *p=last_p;                                                              // Load char bitmap address
 800f01c:	4b08      	ldr	r3, [pc, #32]	@ (800f040 <_UG_GetCharData+0x24c>)
 800f01e:	681a      	ldr	r2, [r3, #0]
 800f020:	683b      	ldr	r3, [r7, #0]
 800f022:	601a      	str	r2, [r3, #0]
  return(last_width);                                                       // Return char width
 800f024:	4b07      	ldr	r3, [pc, #28]	@ (800f044 <_UG_GetCharData+0x250>)
 800f026:	2200      	movs	r2, #0
 800f028:	5e9b      	ldrsh	r3, [r3, r2]
}
 800f02a:	0018      	movs	r0, r3
 800f02c:	46bd      	mov	sp, r7
 800f02e:	b007      	add	sp, #28
 800f030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f032:	46c0      	nop			@ (mov r8, r8)
 800f034:	20000b3c 	.word	0x20000b3c
 800f038:	20000b40 	.word	0x20000b40
 800f03c:	20000b44 	.word	0x20000b44
 800f040:	20000b48 	.word	0x20000b48
 800f044:	20000b4c 	.word	0x20000b4c
 800f048:	08018768 	.word	0x08018768

0800f04c <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 800f04c:	b590      	push	{r4, r7, lr}
 800f04e:	b083      	sub	sp, #12
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 800f054:	4b3d      	ldr	r3, [pc, #244]	@ (800f14c <_UG_FontSelect+0x100>)
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f05a:	687a      	ldr	r2, [r7, #4]
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d070      	beq.n	800f142 <_UG_FontSelect+0xf6>
    return;

  gui->currentFont.font = font;                           // Save Font pointer
 800f060:	4b3a      	ldr	r3, [pc, #232]	@ (800f14c <_UG_FontSelect+0x100>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	687a      	ldr	r2, [r7, #4]
 800f066:	645a      	str	r2, [r3, #68]	@ 0x44
  gui->currentFont.char_width = *font++;                  // Byte    0: Char width
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	1c5a      	adds	r2, r3, #1
 800f06c:	607a      	str	r2, [r7, #4]
 800f06e:	4a37      	ldr	r2, [pc, #220]	@ (800f14c <_UG_FontSelect+0x100>)
 800f070:	6812      	ldr	r2, [r2, #0]
 800f072:	7819      	ldrb	r1, [r3, #0]
 800f074:	232e      	movs	r3, #46	@ 0x2e
 800f076:	54d1      	strb	r1, [r2, r3]
  gui->currentFont.char_height = *font++;                 // Byte    1: Char height
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	1c5a      	adds	r2, r3, #1
 800f07c:	607a      	str	r2, [r7, #4]
 800f07e:	4a33      	ldr	r2, [pc, #204]	@ (800f14c <_UG_FontSelect+0x100>)
 800f080:	6812      	ldr	r2, [r2, #0]
 800f082:	7819      	ldrb	r1, [r3, #0]
 800f084:	232f      	movs	r3, #47	@ 0x2f
 800f086:	54d1      	strb	r1, [r2, r3]
  gui->currentFont.number_of_chars = ptr_8to16(font);     // Bytes 2+3: Number of chars
 800f088:	4b30      	ldr	r3, [pc, #192]	@ (800f14c <_UG_FontSelect+0x100>)
 800f08a:	681c      	ldr	r4, [r3, #0]
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	0018      	movs	r0, r3
 800f090:	f7ff f9f0 	bl	800e474 <ptr_8to16>
 800f094:	0003      	movs	r3, r0
 800f096:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	3302      	adds	r3, #2
 800f09c:	607b      	str	r3, [r7, #4]
  gui->currentFont.offset_size = ptr_8to16(font);         // Bytes 4+5: Offset table size
 800f09e:	4b2b      	ldr	r3, [pc, #172]	@ (800f14c <_UG_FontSelect+0x100>)
 800f0a0:	681c      	ldr	r4, [r3, #0]
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	0018      	movs	r0, r3
 800f0a6:	f7ff f9e5 	bl	800e474 <ptr_8to16>
 800f0aa:	0003      	movs	r3, r0
 800f0ac:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	3302      	adds	r3, #2
 800f0b2:	607b      	str	r3, [r7, #4]
  gui->currentFont.bytes_per_char = ptr_8to16(font);      // Bytes 6+7: Bytes per char
 800f0b4:	4b25      	ldr	r3, [pc, #148]	@ (800f14c <_UG_FontSelect+0x100>)
 800f0b6:	681c      	ldr	r4, [r3, #0]
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	0018      	movs	r0, r3
 800f0bc:	f7ff f9da 	bl	800e474 <ptr_8to16>
 800f0c0:	0003      	movs	r3, r0
 800f0c2:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;                                                // Byte 8: Flags
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	3302      	adds	r3, #2
 800f0c8:	607b      	str	r3, [r7, #4]
  gui->currentFont.font_type = *font & 0x3F;              // Bits 5-0: Font BPP
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	781a      	ldrb	r2, [r3, #0]
 800f0ce:	4b1f      	ldr	r3, [pc, #124]	@ (800f14c <_UG_FontSelect+0x100>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	213f      	movs	r1, #63	@ 0x3f
 800f0d4:	400a      	ands	r2, r1
 800f0d6:	b2d1      	uxtb	r1, r2
 800f0d8:	222c      	movs	r2, #44	@ 0x2c
 800f0da:	5499      	strb	r1, [r3, r2]
  gui->currentFont.is_old_font = (*font & 0x80)&&1;       // Bit 7:  1=old font, 0=new font
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	b25b      	sxtb	r3, r3
 800f0e2:	b2db      	uxtb	r3, r3
 800f0e4:	09db      	lsrs	r3, r3, #7
 800f0e6:	b2da      	uxtb	r2, r3
 800f0e8:	4b18      	ldr	r3, [pc, #96]	@ (800f14c <_UG_FontSelect+0x100>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	0011      	movs	r1, r2
 800f0ee:	222d      	movs	r2, #45	@ 0x2d
 800f0f0:	5499      	strb	r1, [r3, r2]
  if(*font++ & 0x40){                                     // Bit 6: 1=Width table present, 0=not present
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	1c5a      	adds	r2, r3, #1
 800f0f6:	607a      	str	r2, [r7, #4]
 800f0f8:	781b      	ldrb	r3, [r3, #0]
 800f0fa:	001a      	movs	r2, r3
 800f0fc:	2340      	movs	r3, #64	@ 0x40
 800f0fe:	4013      	ands	r3, r2
 800f100:	d00b      	beq.n	800f11a <_UG_FontSelect+0xce>
    gui->currentFont.widths = font;                       // Save pointer to width table
 800f102:	4b12      	ldr	r3, [pc, #72]	@ (800f14c <_UG_FontSelect+0x100>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	687a      	ldr	r2, [r7, #4]
 800f108:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 800f10a:	4b10      	ldr	r3, [pc, #64]	@ (800f14c <_UG_FontSelect+0x100>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f110:	001a      	movs	r2, r3
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	189b      	adds	r3, r3, r2
 800f116:	607b      	str	r3, [r7, #4]
 800f118:	e003      	b.n	800f122 <_UG_FontSelect+0xd6>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 800f11a:	4b0c      	ldr	r3, [pc, #48]	@ (800f14c <_UG_FontSelect+0x100>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	2200      	movs	r2, #0
 800f120:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  gui->currentFont.offsets = font;                        // Save pointer to offset table
 800f122:	4b0a      	ldr	r3, [pc, #40]	@ (800f14c <_UG_FontSelect+0x100>)
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	687a      	ldr	r2, [r7, #4]
 800f128:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += gui->currentFont.offset_size;                   // Skip offset table
 800f12a:	4b08      	ldr	r3, [pc, #32]	@ (800f14c <_UG_FontSelect+0x100>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800f130:	001a      	movs	r2, r3
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	189b      	adds	r3, r3, r2
 800f136:	607b      	str	r3, [r7, #4]
  gui->currentFont.data = font;                           // Save pointer to bitmap data
 800f138:	4b04      	ldr	r3, [pc, #16]	@ (800f14c <_UG_FontSelect+0x100>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	687a      	ldr	r2, [r7, #4]
 800f13e:	641a      	str	r2, [r3, #64]	@ 0x40
 800f140:	e000      	b.n	800f144 <_UG_FontSelect+0xf8>
    return;
 800f142:	46c0      	nop			@ (mov r8, r8)
}
 800f144:	46bd      	mov	sp, r7
 800f146:	b003      	add	sp, #12
 800f148:	bd90      	pop	{r4, r7, pc}
 800f14a:	46c0      	nop			@ (mov r8, r8)
 800f14c:	20000b3c 	.word	0x20000b3c

0800f150 <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 800f150:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f152:	46c6      	mov	lr, r8
 800f154:	b500      	push	{lr}
 800f156:	b08c      	sub	sp, #48	@ 0x30
 800f158:	af00      	add	r7, sp, #0
 800f15a:	0005      	movs	r5, r0
 800f15c:	000c      	movs	r4, r1
 800f15e:	0010      	movs	r0, r2
 800f160:	0019      	movs	r1, r3
 800f162:	1dbb      	adds	r3, r7, #6
 800f164:	1c2a      	adds	r2, r5, #0
 800f166:	801a      	strh	r2, [r3, #0]
 800f168:	1d3b      	adds	r3, r7, #4
 800f16a:	1c22      	adds	r2, r4, #0
 800f16c:	801a      	strh	r2, [r3, #0]
 800f16e:	1cbb      	adds	r3, r7, #2
 800f170:	1c02      	adds	r2, r0, #0
 800f172:	801a      	strh	r2, [r3, #0]
 800f174:	003b      	movs	r3, r7
 800f176:	1c0a      	adds	r2, r1, #0
 800f178:	801a      	strh	r2, [r3, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 800f17a:	232e      	movs	r3, #46	@ 0x2e
 800f17c:	18fb      	adds	r3, r7, r3
 800f17e:	2200      	movs	r2, #0
 800f180:	801a      	strh	r2, [r3, #0]
 800f182:	232c      	movs	r3, #44	@ 0x2c
 800f184:	18fb      	adds	r3, r7, r3
 800f186:	2200      	movs	r2, #0
 800f188:	801a      	strh	r2, [r3, #0]
 800f18a:	2322      	movs	r3, #34	@ 0x22
 800f18c:	18fb      	adds	r3, r7, r3
 800f18e:	2200      	movs	r2, #0
 800f190:	801a      	strh	r2, [r3, #0]
 800f192:	2320      	movs	r3, #32
 800f194:	18fb      	adds	r3, r7, r3
 800f196:	2200      	movs	r2, #0
 800f198:	801a      	strh	r2, [r3, #0]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 800f19a:	4bd3      	ldr	r3, [pc, #844]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f19c:	681a      	ldr	r2, [r3, #0]
 800f19e:	2317      	movs	r3, #23
 800f1a0:	18fb      	adds	r3, r7, r3
 800f1a2:	2148      	movs	r1, #72	@ 0x48
 800f1a4:	5c52      	ldrb	r2, [r2, r1]
 800f1a6:	701a      	strb	r2, [r3, #0]
 800f1a8:	4bcf      	ldr	r3, [pc, #828]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	2268      	movs	r2, #104	@ 0x68
 800f1ae:	5c9a      	ldrb	r2, [r3, r2]
 800f1b0:	2316      	movs	r3, #22
 800f1b2:	18fb      	adds	r3, r7, r3
 800f1b4:	2102      	movs	r1, #2
 800f1b6:	400a      	ands	r2, r1
 800f1b8:	701a      	strb	r2, [r3, #0]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 800f1be:	2514      	movs	r5, #20
 800f1c0:	197c      	adds	r4, r7, r5
 800f1c2:	2308      	movs	r3, #8
 800f1c4:	18fa      	adds	r2, r7, r3
 800f1c6:	1dbb      	adds	r3, r7, #6
 800f1c8:	881b      	ldrh	r3, [r3, #0]
 800f1ca:	0011      	movs	r1, r2
 800f1cc:	0018      	movs	r0, r3
 800f1ce:	f7ff fe11 	bl	800edf4 <_UG_GetCharData>
 800f1d2:	0003      	movs	r3, r0
 800f1d4:	8023      	strh	r3, [r4, #0]
   if(actual_char_width==-1)
 800f1d6:	197b      	adds	r3, r7, r5
 800f1d8:	2200      	movs	r2, #0
 800f1da:	5e9b      	ldrsh	r3, [r3, r2]
 800f1dc:	3301      	adds	r3, #1
 800f1de:	d102      	bne.n	800f1e6 <_UG_PutChar+0x96>
        return -1;                                     // Char not presnt in the font
 800f1e0:	2301      	movs	r3, #1
 800f1e2:	425b      	negs	r3, r3
 800f1e4:	e34d      	b.n	800f882 <_UG_PutChar+0x732>

   bn =  gui->currentFont.char_width;
 800f1e6:	4bc0      	ldr	r3, [pc, #768]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	222e      	movs	r2, #46	@ 0x2e
 800f1ec:	5c9a      	ldrb	r2, [r3, r2]
 800f1ee:	2124      	movs	r1, #36	@ 0x24
 800f1f0:	187b      	adds	r3, r7, r1
 800f1f2:	801a      	strh	r2, [r3, #0]
   if ( !bn ){
 800f1f4:	187b      	adds	r3, r7, r1
 800f1f6:	881b      	ldrh	r3, [r3, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d101      	bne.n	800f200 <_UG_PutChar+0xb0>
     return 0;
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	e340      	b.n	800f882 <_UG_PutChar+0x732>
   }
   bn >>= 3;
 800f200:	2124      	movs	r1, #36	@ 0x24
 800f202:	187b      	adds	r3, r7, r1
 800f204:	187a      	adds	r2, r7, r1
 800f206:	8812      	ldrh	r2, [r2, #0]
 800f208:	08d2      	lsrs	r2, r2, #3
 800f20a:	801a      	strh	r2, [r3, #0]
   if (  gui->currentFont.char_width % 8 ) bn++;
 800f20c:	4bb6      	ldr	r3, [pc, #728]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	222e      	movs	r2, #46	@ 0x2e
 800f212:	5c9b      	ldrb	r3, [r3, r2]
 800f214:	2207      	movs	r2, #7
 800f216:	4013      	ands	r3, r2
 800f218:	b2db      	uxtb	r3, r3
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d004      	beq.n	800f228 <_UG_PutChar+0xd8>
 800f21e:	187b      	adds	r3, r7, r1
 800f220:	881a      	ldrh	r2, [r3, #0]
 800f222:	187b      	adds	r3, r7, r1
 800f224:	3201      	adds	r2, #1
 800f226:	801a      	strh	r2, [r3, #0]

   /* Is hardware acceleration available? */
   if (driver)
 800f228:	2316      	movs	r3, #22
 800f22a:	18fb      	adds	r3, r7, r3
 800f22c:	781b      	ldrb	r3, [r3, #0]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d023      	beq.n	800f27a <_UG_PutChar+0x12a>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 800f232:	4bad      	ldr	r3, [pc, #692]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f238:	001d      	movs	r5, r3
 800f23a:	1d3b      	adds	r3, r7, #4
 800f23c:	881a      	ldrh	r2, [r3, #0]
 800f23e:	2314      	movs	r3, #20
 800f240:	18fb      	adds	r3, r7, r3
 800f242:	881b      	ldrh	r3, [r3, #0]
 800f244:	18d3      	adds	r3, r2, r3
 800f246:	b29b      	uxth	r3, r3
 800f248:	3b01      	subs	r3, #1
 800f24a:	b29b      	uxth	r3, r3
 800f24c:	b21a      	sxth	r2, r3
 800f24e:	4ba6      	ldr	r3, [pc, #664]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	212f      	movs	r1, #47	@ 0x2f
 800f254:	5c5b      	ldrb	r3, [r3, r1]
 800f256:	0019      	movs	r1, r3
 800f258:	1cbb      	adds	r3, r7, #2
 800f25a:	881b      	ldrh	r3, [r3, #0]
 800f25c:	18cb      	adds	r3, r1, r3
 800f25e:	b29b      	uxth	r3, r3
 800f260:	3b01      	subs	r3, #1
 800f262:	b29b      	uxth	r3, r3
 800f264:	b21c      	sxth	r4, r3
 800f266:	1cbb      	adds	r3, r7, #2
 800f268:	2100      	movs	r1, #0
 800f26a:	5e59      	ldrsh	r1, [r3, r1]
 800f26c:	1d3b      	adds	r3, r7, #4
 800f26e:	2000      	movs	r0, #0
 800f270:	5e18      	ldrsh	r0, [r3, r0]
 800f272:	0023      	movs	r3, r4
 800f274:	47a8      	blx	r5
 800f276:	0003      	movs	r3, r0
 800f278:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 800f27a:	4b9b      	ldr	r3, [pc, #620]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	222c      	movs	r2, #44	@ 0x2c
 800f280:	5c9b      	ldrb	r3, [r3, r2]
 800f282:	2b00      	cmp	r3, #0
 800f284:	d000      	beq.n	800f288 <_UG_PutChar+0x138>
 800f286:	e256      	b.n	800f736 <_UG_PutChar+0x5e6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 800f288:	2328      	movs	r3, #40	@ 0x28
 800f28a:	18fb      	adds	r3, r7, r3
 800f28c:	2200      	movs	r2, #0
 800f28e:	801a      	strh	r2, [r3, #0]
 800f290:	e184      	b.n	800f59c <_UG_PutChar+0x44c>
     {
       c=0;
 800f292:	231e      	movs	r3, #30
 800f294:	18fb      	adds	r3, r7, r3
 800f296:	2200      	movs	r2, #0
 800f298:	801a      	strh	r2, [r3, #0]
       for( i=0;i<bn;i++ )
 800f29a:	232a      	movs	r3, #42	@ 0x2a
 800f29c:	18fb      	adds	r3, r7, r3
 800f29e:	2200      	movs	r2, #0
 800f2a0:	801a      	strh	r2, [r3, #0]
 800f2a2:	e16c      	b.n	800f57e <_UG_PutChar+0x42e>
       {
         b = *data++;
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	1c5a      	adds	r2, r3, #1
 800f2a8:	60ba      	str	r2, [r7, #8]
 800f2aa:	221d      	movs	r2, #29
 800f2ac:	18ba      	adds	r2, r7, r2
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	7013      	strb	r3, [r2, #0]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 800f2b2:	2326      	movs	r3, #38	@ 0x26
 800f2b4:	18fb      	adds	r3, r7, r3
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	801a      	strh	r2, [r3, #0]
 800f2ba:	e14a      	b.n	800f552 <_UG_PutChar+0x402>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 800f2bc:	231d      	movs	r3, #29
 800f2be:	18fb      	adds	r3, r7, r3
 800f2c0:	781b      	ldrb	r3, [r3, #0]
 800f2c2:	2201      	movs	r2, #1
 800f2c4:	4013      	ands	r3, r2
 800f2c6:	d055      	beq.n	800f374 <_UG_PutChar+0x224>
           {
             if(driver)
 800f2c8:	2316      	movs	r3, #22
 800f2ca:	18fb      	adds	r3, r7, r3
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d038      	beq.n	800f344 <_UG_PutChar+0x1f4>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 800f2d2:	2220      	movs	r2, #32
 800f2d4:	18bb      	adds	r3, r7, r2
 800f2d6:	881b      	ldrh	r3, [r3, #0]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d010      	beq.n	800f2fe <_UG_PutChar+0x1ae>
 800f2dc:	2317      	movs	r3, #23
 800f2de:	18fb      	adds	r3, r7, r3
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d10b      	bne.n	800f2fe <_UG_PutChar+0x1ae>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 800f2e6:	0014      	movs	r4, r2
 800f2e8:	18bb      	adds	r3, r7, r2
 800f2ea:	881a      	ldrh	r2, [r3, #0]
 800f2ec:	2348      	movs	r3, #72	@ 0x48
 800f2ee:	18fb      	adds	r3, r7, r3
 800f2f0:	8819      	ldrh	r1, [r3, #0]
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	0010      	movs	r0, r2
 800f2f6:	4798      	blx	r3
                 bpixels=0;
 800f2f8:	193b      	adds	r3, r7, r4
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	801a      	strh	r2, [r3, #0]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 800f2fe:	2322      	movs	r3, #34	@ 0x22
 800f300:	18fb      	adds	r3, r7, r3
 800f302:	881b      	ldrh	r3, [r3, #0]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d116      	bne.n	800f336 <_UG_PutChar+0x1e6>
 800f308:	2317      	movs	r3, #23
 800f30a:	18fb      	adds	r3, r7, r3
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d011      	beq.n	800f336 <_UG_PutChar+0x1e6>
               {
                 x0=x+c;
 800f312:	1d3b      	adds	r3, r7, #4
 800f314:	8819      	ldrh	r1, [r3, #0]
 800f316:	231e      	movs	r3, #30
 800f318:	18fb      	adds	r3, r7, r3
 800f31a:	881a      	ldrh	r2, [r3, #0]
 800f31c:	232e      	movs	r3, #46	@ 0x2e
 800f31e:	18fb      	adds	r3, r7, r3
 800f320:	188a      	adds	r2, r1, r2
 800f322:	801a      	strh	r2, [r3, #0]
                 y0=y+j;
 800f324:	1cbb      	adds	r3, r7, #2
 800f326:	8819      	ldrh	r1, [r3, #0]
 800f328:	232c      	movs	r3, #44	@ 0x2c
 800f32a:	18fb      	adds	r3, r7, r3
 800f32c:	2228      	movs	r2, #40	@ 0x28
 800f32e:	18ba      	adds	r2, r7, r2
 800f330:	8812      	ldrh	r2, [r2, #0]
 800f332:	188a      	adds	r2, r1, r2
 800f334:	801a      	strh	r2, [r3, #0]
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 800f336:	2122      	movs	r1, #34	@ 0x22
 800f338:	187b      	adds	r3, r7, r1
 800f33a:	881a      	ldrh	r2, [r3, #0]
 800f33c:	187b      	adds	r3, r7, r1
 800f33e:	3201      	adds	r2, #1
 800f340:	801a      	strh	r2, [r3, #0]
 800f342:	e0f1      	b.n	800f528 <_UG_PutChar+0x3d8>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 800f344:	4b68      	ldr	r3, [pc, #416]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	1d3a      	adds	r2, r7, #4
 800f34e:	8811      	ldrh	r1, [r2, #0]
 800f350:	221e      	movs	r2, #30
 800f352:	18ba      	adds	r2, r7, r2
 800f354:	8812      	ldrh	r2, [r2, #0]
 800f356:	188a      	adds	r2, r1, r2
 800f358:	b292      	uxth	r2, r2
 800f35a:	b210      	sxth	r0, r2
 800f35c:	1cba      	adds	r2, r7, #2
 800f35e:	8811      	ldrh	r1, [r2, #0]
 800f360:	2228      	movs	r2, #40	@ 0x28
 800f362:	18ba      	adds	r2, r7, r2
 800f364:	8812      	ldrh	r2, [r2, #0]
 800f366:	188a      	adds	r2, r1, r2
 800f368:	b292      	uxth	r2, r2
 800f36a:	b211      	sxth	r1, r2
 800f36c:	003a      	movs	r2, r7
 800f36e:	8812      	ldrh	r2, [r2, #0]
 800f370:	4798      	blx	r3
 800f372:	e0d9      	b.n	800f528 <_UG_PutChar+0x3d8>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 800f374:	2316      	movs	r3, #22
 800f376:	18fb      	adds	r3, r7, r3
 800f378:	781b      	ldrb	r3, [r3, #0]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d100      	bne.n	800f380 <_UG_PutChar+0x230>
 800f37e:	e0b5      	b.n	800f4ec <_UG_PutChar+0x39c>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 800f380:	2222      	movs	r2, #34	@ 0x22
 800f382:	18bb      	adds	r3, r7, r2
 800f384:	881b      	ldrh	r3, [r3, #0]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d100      	bne.n	800f38c <_UG_PutChar+0x23c>
 800f38a:	e0a5      	b.n	800f4d8 <_UG_PutChar+0x388>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 800f38c:	2317      	movs	r3, #23
 800f38e:	18fb      	adds	r3, r7, r3
 800f390:	781b      	ldrb	r3, [r3, #0]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d000      	beq.n	800f398 <_UG_PutChar+0x248>
 800f396:	e099      	b.n	800f4cc <_UG_PutChar+0x37c>
                 {
                   push_pixels(fpixels,fc);
 800f398:	0014      	movs	r4, r2
 800f39a:	18bb      	adds	r3, r7, r2
 800f39c:	881a      	ldrh	r2, [r3, #0]
 800f39e:	003b      	movs	r3, r7
 800f3a0:	8819      	ldrh	r1, [r3, #0]
 800f3a2:	69bb      	ldr	r3, [r7, #24]
 800f3a4:	0010      	movs	r0, r2
 800f3a6:	4798      	blx	r3
                   fpixels=0;
 800f3a8:	193b      	adds	r3, r7, r4
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	801a      	strh	r2, [r3, #0]
 800f3ae:	e093      	b.n	800f4d8 <_UG_PutChar+0x388>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 800f3b0:	1d3b      	adds	r3, r7, #4
 800f3b2:	881a      	ldrh	r2, [r3, #0]
 800f3b4:	2314      	movs	r3, #20
 800f3b6:	18fb      	adds	r3, r7, r3
 800f3b8:	881b      	ldrh	r3, [r3, #0]
 800f3ba:	18d3      	adds	r3, r2, r3
 800f3bc:	b299      	uxth	r1, r3
 800f3be:	200e      	movs	r0, #14
 800f3c0:	183b      	adds	r3, r7, r0
 800f3c2:	242e      	movs	r4, #46	@ 0x2e
 800f3c4:	193a      	adds	r2, r7, r4
 800f3c6:	8812      	ldrh	r2, [r2, #0]
 800f3c8:	1a8a      	subs	r2, r1, r2
 800f3ca:	801a      	strh	r2, [r3, #0]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 800f3cc:	193b      	adds	r3, r7, r4
 800f3ce:	881a      	ldrh	r2, [r3, #0]
 800f3d0:	1d3b      	adds	r3, r7, #4
 800f3d2:	2100      	movs	r1, #0
 800f3d4:	5e5b      	ldrsh	r3, [r3, r1]
 800f3d6:	429a      	cmp	r2, r3
 800f3d8:	d006      	beq.n	800f3e8 <_UG_PutChar+0x298>
 800f3da:	2322      	movs	r3, #34	@ 0x22
 800f3dc:	18fa      	adds	r2, r7, r3
 800f3de:	183b      	adds	r3, r7, r0
 800f3e0:	8812      	ldrh	r2, [r2, #0]
 800f3e2:	881b      	ldrh	r3, [r3, #0]
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d23a      	bcs.n	800f45e <_UG_PutChar+0x30e>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 800f3e8:	4b3f      	ldr	r3, [pc, #252]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3ee:	4698      	mov	r8, r3
 800f3f0:	222e      	movs	r2, #46	@ 0x2e
 800f3f2:	18bb      	adds	r3, r7, r2
 800f3f4:	2400      	movs	r4, #0
 800f3f6:	5f1c      	ldrsh	r4, [r3, r4]
 800f3f8:	232c      	movs	r3, #44	@ 0x2c
 800f3fa:	18fb      	adds	r3, r7, r3
 800f3fc:	2000      	movs	r0, #0
 800f3fe:	5e1d      	ldrsh	r5, [r3, r0]
 800f400:	18ba      	adds	r2, r7, r2
 800f402:	200e      	movs	r0, #14
 800f404:	183b      	adds	r3, r7, r0
 800f406:	8812      	ldrh	r2, [r2, #0]
 800f408:	881b      	ldrh	r3, [r3, #0]
 800f40a:	18d3      	adds	r3, r2, r3
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	3b01      	subs	r3, #1
 800f410:	b29b      	uxth	r3, r3
 800f412:	b21e      	sxth	r6, r3
 800f414:	2322      	movs	r3, #34	@ 0x22
 800f416:	18fb      	adds	r3, r7, r3
 800f418:	881a      	ldrh	r2, [r3, #0]
 800f41a:	2014      	movs	r0, #20
 800f41c:	183b      	adds	r3, r7, r0
 800f41e:	2000      	movs	r0, #0
 800f420:	5e1b      	ldrsh	r3, [r3, r0]
 800f422:	0019      	movs	r1, r3
 800f424:	0010      	movs	r0, r2
 800f426:	f7f0 ff15 	bl	8000254 <__divsi3>
 800f42a:	0003      	movs	r3, r0
 800f42c:	b29a      	uxth	r2, r3
 800f42e:	212c      	movs	r1, #44	@ 0x2c
 800f430:	187b      	adds	r3, r7, r1
 800f432:	881b      	ldrh	r3, [r3, #0]
 800f434:	18d3      	adds	r3, r2, r3
 800f436:	b29b      	uxth	r3, r3
 800f438:	b21b      	sxth	r3, r3
 800f43a:	0032      	movs	r2, r6
 800f43c:	0029      	movs	r1, r5
 800f43e:	0020      	movs	r0, r4
 800f440:	47c0      	blx	r8
 800f442:	0003      	movs	r3, r0
 800f444:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 800f446:	2422      	movs	r4, #34	@ 0x22
 800f448:	193b      	adds	r3, r7, r4
 800f44a:	881a      	ldrh	r2, [r3, #0]
 800f44c:	003b      	movs	r3, r7
 800f44e:	8819      	ldrh	r1, [r3, #0]
 800f450:	69bb      	ldr	r3, [r7, #24]
 800f452:	0010      	movs	r0, r2
 800f454:	4798      	blx	r3
                       fpixels=0;
 800f456:	193b      	adds	r3, r7, r4
 800f458:	2200      	movs	r2, #0
 800f45a:	801a      	strh	r2, [r3, #0]
 800f45c:	e036      	b.n	800f4cc <_UG_PutChar+0x37c>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 800f45e:	4b22      	ldr	r3, [pc, #136]	@ (800f4e8 <_UG_PutChar+0x398>)
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f464:	001c      	movs	r4, r3
 800f466:	262e      	movs	r6, #46	@ 0x2e
 800f468:	19bb      	adds	r3, r7, r6
 800f46a:	2000      	movs	r0, #0
 800f46c:	5e18      	ldrsh	r0, [r3, r0]
 800f46e:	252c      	movs	r5, #44	@ 0x2c
 800f470:	197b      	adds	r3, r7, r5
 800f472:	2200      	movs	r2, #0
 800f474:	5e9a      	ldrsh	r2, [r3, r2]
 800f476:	4694      	mov	ip, r2
 800f478:	19ba      	adds	r2, r7, r6
 800f47a:	230e      	movs	r3, #14
 800f47c:	18fb      	adds	r3, r7, r3
 800f47e:	8812      	ldrh	r2, [r2, #0]
 800f480:	881b      	ldrh	r3, [r3, #0]
 800f482:	18d3      	adds	r3, r2, r3
 800f484:	b29b      	uxth	r3, r3
 800f486:	3b01      	subs	r3, #1
 800f488:	b29b      	uxth	r3, r3
 800f48a:	b21a      	sxth	r2, r3
 800f48c:	197b      	adds	r3, r7, r5
 800f48e:	2100      	movs	r1, #0
 800f490:	5e5b      	ldrsh	r3, [r3, r1]
 800f492:	4661      	mov	r1, ip
 800f494:	47a0      	blx	r4
 800f496:	0003      	movs	r3, r0
 800f498:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 800f49a:	2422      	movs	r4, #34	@ 0x22
 800f49c:	193b      	adds	r3, r7, r4
 800f49e:	881a      	ldrh	r2, [r3, #0]
 800f4a0:	003b      	movs	r3, r7
 800f4a2:	8819      	ldrh	r1, [r3, #0]
 800f4a4:	69bb      	ldr	r3, [r7, #24]
 800f4a6:	0010      	movs	r0, r2
 800f4a8:	4798      	blx	r3
                       fpixels -= width;
 800f4aa:	193b      	adds	r3, r7, r4
 800f4ac:	1939      	adds	r1, r7, r4
 800f4ae:	220e      	movs	r2, #14
 800f4b0:	18ba      	adds	r2, r7, r2
 800f4b2:	8809      	ldrh	r1, [r1, #0]
 800f4b4:	8812      	ldrh	r2, [r2, #0]
 800f4b6:	1a8a      	subs	r2, r1, r2
 800f4b8:	801a      	strh	r2, [r3, #0]
                       x0=x;
 800f4ba:	19bb      	adds	r3, r7, r6
 800f4bc:	1d3a      	adds	r2, r7, #4
 800f4be:	8812      	ldrh	r2, [r2, #0]
 800f4c0:	801a      	strh	r2, [r3, #0]
                       y0++;
 800f4c2:	197b      	adds	r3, r7, r5
 800f4c4:	881a      	ldrh	r2, [r3, #0]
 800f4c6:	197b      	adds	r3, r7, r5
 800f4c8:	3201      	adds	r2, #1
 800f4ca:	801a      	strh	r2, [r3, #0]
                   while(fpixels)
 800f4cc:	2322      	movs	r3, #34	@ 0x22
 800f4ce:	18fb      	adds	r3, r7, r3
 800f4d0:	881b      	ldrh	r3, [r3, #0]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d000      	beq.n	800f4d8 <_UG_PutChar+0x388>
 800f4d6:	e76b      	b.n	800f3b0 <_UG_PutChar+0x260>
                     }
                   }
                 }
               }
               bpixels++;
 800f4d8:	2120      	movs	r1, #32
 800f4da:	187b      	adds	r3, r7, r1
 800f4dc:	881a      	ldrh	r2, [r3, #0]
 800f4de:	187b      	adds	r3, r7, r1
 800f4e0:	3201      	adds	r2, #1
 800f4e2:	801a      	strh	r2, [r3, #0]
 800f4e4:	e020      	b.n	800f528 <_UG_PutChar+0x3d8>
 800f4e6:	46c0      	nop			@ (mov r8, r8)
 800f4e8:	20000b3c 	.word	0x20000b3c
             }
             else if(!trans)                           // Not accelerated output
 800f4ec:	2317      	movs	r3, #23
 800f4ee:	18fb      	adds	r3, r7, r3
 800f4f0:	781b      	ldrb	r3, [r3, #0]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d118      	bne.n	800f528 <_UG_PutChar+0x3d8>
             {
               gui->device->pset(x+c,y+j,bc);
 800f4f6:	4bbd      	ldr	r3, [pc, #756]	@ (800f7ec <_UG_PutChar+0x69c>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	685c      	ldr	r4, [r3, #4]
 800f4fe:	1d3b      	adds	r3, r7, #4
 800f500:	881a      	ldrh	r2, [r3, #0]
 800f502:	231e      	movs	r3, #30
 800f504:	18fb      	adds	r3, r7, r3
 800f506:	881b      	ldrh	r3, [r3, #0]
 800f508:	18d3      	adds	r3, r2, r3
 800f50a:	b29b      	uxth	r3, r3
 800f50c:	b218      	sxth	r0, r3
 800f50e:	1cbb      	adds	r3, r7, #2
 800f510:	881a      	ldrh	r2, [r3, #0]
 800f512:	2328      	movs	r3, #40	@ 0x28
 800f514:	18fb      	adds	r3, r7, r3
 800f516:	881b      	ldrh	r3, [r3, #0]
 800f518:	18d3      	adds	r3, r2, r3
 800f51a:	b29b      	uxth	r3, r3
 800f51c:	b219      	sxth	r1, r3
 800f51e:	2348      	movs	r3, #72	@ 0x48
 800f520:	18fb      	adds	r3, r7, r3
 800f522:	881b      	ldrh	r3, [r3, #0]
 800f524:	001a      	movs	r2, r3
 800f526:	47a0      	blx	r4
             }
           }
           b >>= 1;
 800f528:	221d      	movs	r2, #29
 800f52a:	18bb      	adds	r3, r7, r2
 800f52c:	18ba      	adds	r2, r7, r2
 800f52e:	7812      	ldrb	r2, [r2, #0]
 800f530:	0852      	lsrs	r2, r2, #1
 800f532:	701a      	strb	r2, [r3, #0]
           c++;
 800f534:	211e      	movs	r1, #30
 800f536:	187b      	adds	r3, r7, r1
 800f538:	2200      	movs	r2, #0
 800f53a:	5e9b      	ldrsh	r3, [r3, r2]
 800f53c:	b29b      	uxth	r3, r3
 800f53e:	3301      	adds	r3, #1
 800f540:	b29a      	uxth	r2, r3
 800f542:	187b      	adds	r3, r7, r1
 800f544:	801a      	strh	r2, [r3, #0]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 800f546:	2126      	movs	r1, #38	@ 0x26
 800f548:	187b      	adds	r3, r7, r1
 800f54a:	881a      	ldrh	r2, [r3, #0]
 800f54c:	187b      	adds	r3, r7, r1
 800f54e:	3201      	adds	r2, #1
 800f550:	801a      	strh	r2, [r3, #0]
 800f552:	2326      	movs	r3, #38	@ 0x26
 800f554:	18fb      	adds	r3, r7, r3
 800f556:	881b      	ldrh	r3, [r3, #0]
 800f558:	2b07      	cmp	r3, #7
 800f55a:	d80a      	bhi.n	800f572 <_UG_PutChar+0x422>
 800f55c:	231e      	movs	r3, #30
 800f55e:	18fa      	adds	r2, r7, r3
 800f560:	2314      	movs	r3, #20
 800f562:	18fb      	adds	r3, r7, r3
 800f564:	2100      	movs	r1, #0
 800f566:	5e52      	ldrsh	r2, [r2, r1]
 800f568:	2100      	movs	r1, #0
 800f56a:	5e5b      	ldrsh	r3, [r3, r1]
 800f56c:	429a      	cmp	r2, r3
 800f56e:	da00      	bge.n	800f572 <_UG_PutChar+0x422>
 800f570:	e6a4      	b.n	800f2bc <_UG_PutChar+0x16c>
       for( i=0;i<bn;i++ )
 800f572:	212a      	movs	r1, #42	@ 0x2a
 800f574:	187b      	adds	r3, r7, r1
 800f576:	881a      	ldrh	r2, [r3, #0]
 800f578:	187b      	adds	r3, r7, r1
 800f57a:	3201      	adds	r2, #1
 800f57c:	801a      	strh	r2, [r3, #0]
 800f57e:	232a      	movs	r3, #42	@ 0x2a
 800f580:	18fa      	adds	r2, r7, r3
 800f582:	2324      	movs	r3, #36	@ 0x24
 800f584:	18fb      	adds	r3, r7, r3
 800f586:	8812      	ldrh	r2, [r2, #0]
 800f588:	881b      	ldrh	r3, [r3, #0]
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d200      	bcs.n	800f590 <_UG_PutChar+0x440>
 800f58e:	e689      	b.n	800f2a4 <_UG_PutChar+0x154>
     for( j=0;j< gui->currentFont.char_height;j++ )
 800f590:	2128      	movs	r1, #40	@ 0x28
 800f592:	187b      	adds	r3, r7, r1
 800f594:	881a      	ldrh	r2, [r3, #0]
 800f596:	187b      	adds	r3, r7, r1
 800f598:	3201      	adds	r2, #1
 800f59a:	801a      	strh	r2, [r3, #0]
 800f59c:	4b93      	ldr	r3, [pc, #588]	@ (800f7ec <_UG_PutChar+0x69c>)
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	222f      	movs	r2, #47	@ 0x2f
 800f5a2:	5c9b      	ldrb	r3, [r3, r2]
 800f5a4:	001a      	movs	r2, r3
 800f5a6:	2328      	movs	r3, #40	@ 0x28
 800f5a8:	18fb      	adds	r3, r7, r3
 800f5aa:	881b      	ldrh	r3, [r3, #0]
 800f5ac:	4293      	cmp	r3, r2
 800f5ae:	d200      	bcs.n	800f5b2 <_UG_PutChar+0x462>
 800f5b0:	e66f      	b.n	800f292 <_UG_PutChar+0x142>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 800f5b2:	2316      	movs	r3, #22
 800f5b4:	18fb      	adds	r3, r7, r3
 800f5b6:	781b      	ldrb	r3, [r3, #0]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d100      	bne.n	800f5be <_UG_PutChar+0x46e>
 800f5bc:	e15d      	b.n	800f87a <_UG_PutChar+0x72a>
       if(bpixels && !trans)
 800f5be:	2220      	movs	r2, #32
 800f5c0:	18bb      	adds	r3, r7, r2
 800f5c2:	881b      	ldrh	r3, [r3, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d00d      	beq.n	800f5e4 <_UG_PutChar+0x494>
 800f5c8:	2317      	movs	r3, #23
 800f5ca:	18fb      	adds	r3, r7, r3
 800f5cc:	781b      	ldrb	r3, [r3, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d108      	bne.n	800f5e4 <_UG_PutChar+0x494>
       {
         push_pixels(bpixels,bc);
 800f5d2:	18bb      	adds	r3, r7, r2
 800f5d4:	881a      	ldrh	r2, [r3, #0]
 800f5d6:	2348      	movs	r3, #72	@ 0x48
 800f5d8:	18fb      	adds	r3, r7, r3
 800f5da:	8819      	ldrh	r1, [r3, #0]
 800f5dc:	69bb      	ldr	r3, [r7, #24]
 800f5de:	0010      	movs	r0, r2
 800f5e0:	4798      	blx	r3
 800f5e2:	e14a      	b.n	800f87a <_UG_PutChar+0x72a>
       }
       else if(fpixels)
 800f5e4:	2222      	movs	r2, #34	@ 0x22
 800f5e6:	18bb      	adds	r3, r7, r2
 800f5e8:	881b      	ldrh	r3, [r3, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d100      	bne.n	800f5f0 <_UG_PutChar+0x4a0>
 800f5ee:	e144      	b.n	800f87a <_UG_PutChar+0x72a>
       {
         if(!trans)
 800f5f0:	2317      	movs	r3, #23
 800f5f2:	18fb      	adds	r3, r7, r3
 800f5f4:	781b      	ldrb	r3, [r3, #0]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d000      	beq.n	800f5fc <_UG_PutChar+0x4ac>
 800f5fa:	e095      	b.n	800f728 <_UG_PutChar+0x5d8>
         {
           push_pixels(fpixels,fc);
 800f5fc:	18bb      	adds	r3, r7, r2
 800f5fe:	881a      	ldrh	r2, [r3, #0]
 800f600:	003b      	movs	r3, r7
 800f602:	8819      	ldrh	r1, [r3, #0]
 800f604:	69bb      	ldr	r3, [r7, #24]
 800f606:	0010      	movs	r0, r2
 800f608:	4798      	blx	r3
 800f60a:	e136      	b.n	800f87a <_UG_PutChar+0x72a>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 800f60c:	1d3b      	adds	r3, r7, #4
 800f60e:	881a      	ldrh	r2, [r3, #0]
 800f610:	2314      	movs	r3, #20
 800f612:	18fb      	adds	r3, r7, r3
 800f614:	881b      	ldrh	r3, [r3, #0]
 800f616:	18d3      	adds	r3, r2, r3
 800f618:	b299      	uxth	r1, r3
 800f61a:	2010      	movs	r0, #16
 800f61c:	183b      	adds	r3, r7, r0
 800f61e:	242e      	movs	r4, #46	@ 0x2e
 800f620:	193a      	adds	r2, r7, r4
 800f622:	8812      	ldrh	r2, [r2, #0]
 800f624:	1a8a      	subs	r2, r1, r2
 800f626:	801a      	strh	r2, [r3, #0]
             if(x0==x || fpixels<width)
 800f628:	193b      	adds	r3, r7, r4
 800f62a:	881a      	ldrh	r2, [r3, #0]
 800f62c:	1d3b      	adds	r3, r7, #4
 800f62e:	2100      	movs	r1, #0
 800f630:	5e5b      	ldrsh	r3, [r3, r1]
 800f632:	429a      	cmp	r2, r3
 800f634:	d006      	beq.n	800f644 <_UG_PutChar+0x4f4>
 800f636:	2322      	movs	r3, #34	@ 0x22
 800f638:	18fa      	adds	r2, r7, r3
 800f63a:	183b      	adds	r3, r7, r0
 800f63c:	8812      	ldrh	r2, [r2, #0]
 800f63e:	881b      	ldrh	r3, [r3, #0]
 800f640:	429a      	cmp	r2, r3
 800f642:	d23a      	bcs.n	800f6ba <_UG_PutChar+0x56a>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 800f644:	4b69      	ldr	r3, [pc, #420]	@ (800f7ec <_UG_PutChar+0x69c>)
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f64a:	4698      	mov	r8, r3
 800f64c:	222e      	movs	r2, #46	@ 0x2e
 800f64e:	18bb      	adds	r3, r7, r2
 800f650:	2400      	movs	r4, #0
 800f652:	5f1c      	ldrsh	r4, [r3, r4]
 800f654:	232c      	movs	r3, #44	@ 0x2c
 800f656:	18fb      	adds	r3, r7, r3
 800f658:	2000      	movs	r0, #0
 800f65a:	5e1d      	ldrsh	r5, [r3, r0]
 800f65c:	18ba      	adds	r2, r7, r2
 800f65e:	2010      	movs	r0, #16
 800f660:	183b      	adds	r3, r7, r0
 800f662:	8812      	ldrh	r2, [r2, #0]
 800f664:	881b      	ldrh	r3, [r3, #0]
 800f666:	18d3      	adds	r3, r2, r3
 800f668:	b29b      	uxth	r3, r3
 800f66a:	3b01      	subs	r3, #1
 800f66c:	b29b      	uxth	r3, r3
 800f66e:	b21e      	sxth	r6, r3
 800f670:	2322      	movs	r3, #34	@ 0x22
 800f672:	18fb      	adds	r3, r7, r3
 800f674:	881a      	ldrh	r2, [r3, #0]
 800f676:	2014      	movs	r0, #20
 800f678:	183b      	adds	r3, r7, r0
 800f67a:	2000      	movs	r0, #0
 800f67c:	5e1b      	ldrsh	r3, [r3, r0]
 800f67e:	0019      	movs	r1, r3
 800f680:	0010      	movs	r0, r2
 800f682:	f7f0 fde7 	bl	8000254 <__divsi3>
 800f686:	0003      	movs	r3, r0
 800f688:	b29a      	uxth	r2, r3
 800f68a:	212c      	movs	r1, #44	@ 0x2c
 800f68c:	187b      	adds	r3, r7, r1
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	18d3      	adds	r3, r2, r3
 800f692:	b29b      	uxth	r3, r3
 800f694:	b21b      	sxth	r3, r3
 800f696:	0032      	movs	r2, r6
 800f698:	0029      	movs	r1, r5
 800f69a:	0020      	movs	r0, r4
 800f69c:	47c0      	blx	r8
 800f69e:	0003      	movs	r3, r0
 800f6a0:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 800f6a2:	2422      	movs	r4, #34	@ 0x22
 800f6a4:	193b      	adds	r3, r7, r4
 800f6a6:	881a      	ldrh	r2, [r3, #0]
 800f6a8:	003b      	movs	r3, r7
 800f6aa:	8819      	ldrh	r1, [r3, #0]
 800f6ac:	69bb      	ldr	r3, [r7, #24]
 800f6ae:	0010      	movs	r0, r2
 800f6b0:	4798      	blx	r3
               fpixels=0;
 800f6b2:	193b      	adds	r3, r7, r4
 800f6b4:	2200      	movs	r2, #0
 800f6b6:	801a      	strh	r2, [r3, #0]
 800f6b8:	e036      	b.n	800f728 <_UG_PutChar+0x5d8>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 800f6ba:	4b4c      	ldr	r3, [pc, #304]	@ (800f7ec <_UG_PutChar+0x69c>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6c0:	001c      	movs	r4, r3
 800f6c2:	262e      	movs	r6, #46	@ 0x2e
 800f6c4:	19bb      	adds	r3, r7, r6
 800f6c6:	2000      	movs	r0, #0
 800f6c8:	5e18      	ldrsh	r0, [r3, r0]
 800f6ca:	252c      	movs	r5, #44	@ 0x2c
 800f6cc:	197b      	adds	r3, r7, r5
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	5e9a      	ldrsh	r2, [r3, r2]
 800f6d2:	4694      	mov	ip, r2
 800f6d4:	19ba      	adds	r2, r7, r6
 800f6d6:	2310      	movs	r3, #16
 800f6d8:	18fb      	adds	r3, r7, r3
 800f6da:	8812      	ldrh	r2, [r2, #0]
 800f6dc:	881b      	ldrh	r3, [r3, #0]
 800f6de:	18d3      	adds	r3, r2, r3
 800f6e0:	b29b      	uxth	r3, r3
 800f6e2:	3b01      	subs	r3, #1
 800f6e4:	b29b      	uxth	r3, r3
 800f6e6:	b21a      	sxth	r2, r3
 800f6e8:	197b      	adds	r3, r7, r5
 800f6ea:	2100      	movs	r1, #0
 800f6ec:	5e5b      	ldrsh	r3, [r3, r1]
 800f6ee:	4661      	mov	r1, ip
 800f6f0:	47a0      	blx	r4
 800f6f2:	0003      	movs	r3, r0
 800f6f4:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 800f6f6:	2422      	movs	r4, #34	@ 0x22
 800f6f8:	193b      	adds	r3, r7, r4
 800f6fa:	881a      	ldrh	r2, [r3, #0]
 800f6fc:	003b      	movs	r3, r7
 800f6fe:	8819      	ldrh	r1, [r3, #0]
 800f700:	69bb      	ldr	r3, [r7, #24]
 800f702:	0010      	movs	r0, r2
 800f704:	4798      	blx	r3
               fpixels -= width;
 800f706:	193b      	adds	r3, r7, r4
 800f708:	1939      	adds	r1, r7, r4
 800f70a:	2210      	movs	r2, #16
 800f70c:	18ba      	adds	r2, r7, r2
 800f70e:	8809      	ldrh	r1, [r1, #0]
 800f710:	8812      	ldrh	r2, [r2, #0]
 800f712:	1a8a      	subs	r2, r1, r2
 800f714:	801a      	strh	r2, [r3, #0]
               x0=x;
 800f716:	19bb      	adds	r3, r7, r6
 800f718:	1d3a      	adds	r2, r7, #4
 800f71a:	8812      	ldrh	r2, [r2, #0]
 800f71c:	801a      	strh	r2, [r3, #0]
               y0++;
 800f71e:	197b      	adds	r3, r7, r5
 800f720:	881a      	ldrh	r2, [r3, #0]
 800f722:	197b      	adds	r3, r7, r5
 800f724:	3201      	adds	r2, #1
 800f726:	801a      	strh	r2, [r3, #0]
           while(fpixels)
 800f728:	2322      	movs	r3, #34	@ 0x22
 800f72a:	18fb      	adds	r3, r7, r3
 800f72c:	881b      	ldrh	r3, [r3, #0]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d000      	beq.n	800f734 <_UG_PutChar+0x5e4>
 800f732:	e76b      	b.n	800f60c <_UG_PutChar+0x4bc>
 800f734:	e0a1      	b.n	800f87a <_UG_PutChar+0x72a>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 800f736:	4b2d      	ldr	r3, [pc, #180]	@ (800f7ec <_UG_PutChar+0x69c>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	222c      	movs	r2, #44	@ 0x2c
 800f73c:	5c9b      	ldrb	r3, [r3, r2]
 800f73e:	2b01      	cmp	r3, #1
 800f740:	d000      	beq.n	800f744 <_UG_PutChar+0x5f4>
 800f742:	e09a      	b.n	800f87a <_UG_PutChar+0x72a>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 800f744:	2328      	movs	r3, #40	@ 0x28
 800f746:	18fb      	adds	r3, r7, r3
 800f748:	2200      	movs	r2, #0
 800f74a:	801a      	strh	r2, [r3, #0]
 800f74c:	e08a      	b.n	800f864 <_UG_PutChar+0x714>
     {
       for( i=0;i<actual_char_width;i++ )
 800f74e:	232a      	movs	r3, #42	@ 0x2a
 800f750:	18fb      	adds	r3, r7, r3
 800f752:	2200      	movs	r2, #0
 800f754:	801a      	strh	r2, [r3, #0]
 800f756:	e069      	b.n	800f82c <_UG_PutChar+0x6dc>
       {
         b = *data++;
 800f758:	68bb      	ldr	r3, [r7, #8]
 800f75a:	1c5a      	adds	r2, r3, #1
 800f75c:	60ba      	str	r2, [r7, #8]
 800f75e:	241d      	movs	r4, #29
 800f760:	193a      	adds	r2, r7, r4
 800f762:	781b      	ldrb	r3, [r3, #0]
 800f764:	7013      	strb	r3, [r2, #0]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 800f766:	003b      	movs	r3, r7
 800f768:	881b      	ldrh	r3, [r3, #0]
 800f76a:	22ff      	movs	r2, #255	@ 0xff
 800f76c:	4013      	ands	r3, r2
 800f76e:	193a      	adds	r2, r7, r4
 800f770:	7812      	ldrb	r2, [r2, #0]
 800f772:	435a      	muls	r2, r3
 800f774:	2548      	movs	r5, #72	@ 0x48
 800f776:	197b      	adds	r3, r7, r5
 800f778:	881b      	ldrh	r3, [r3, #0]
 800f77a:	21ff      	movs	r1, #255	@ 0xff
 800f77c:	400b      	ands	r3, r1
 800f77e:	1939      	adds	r1, r7, r4
 800f780:	7809      	ldrb	r1, [r1, #0]
 800f782:	2080      	movs	r0, #128	@ 0x80
 800f784:	0040      	lsls	r0, r0, #1
 800f786:	1a41      	subs	r1, r0, r1
 800f788:	434b      	muls	r3, r1
 800f78a:	18d3      	adds	r3, r2, r3
 800f78c:	121b      	asrs	r3, r3, #8
 800f78e:	b21b      	sxth	r3, r3
 800f790:	22ff      	movs	r2, #255	@ 0xff
 800f792:	4013      	ands	r3, r2
 800f794:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 800f796:	003b      	movs	r3, r7
 800f798:	8819      	ldrh	r1, [r3, #0]
 800f79a:	23ff      	movs	r3, #255	@ 0xff
 800f79c:	021b      	lsls	r3, r3, #8
 800f79e:	400b      	ands	r3, r1
 800f7a0:	1939      	adds	r1, r7, r4
 800f7a2:	7809      	ldrb	r1, [r1, #0]
 800f7a4:	4359      	muls	r1, r3
 800f7a6:	197b      	adds	r3, r7, r5
 800f7a8:	8818      	ldrh	r0, [r3, #0]
 800f7aa:	23ff      	movs	r3, #255	@ 0xff
 800f7ac:	021b      	lsls	r3, r3, #8
 800f7ae:	4003      	ands	r3, r0
 800f7b0:	1938      	adds	r0, r7, r4
 800f7b2:	7800      	ldrb	r0, [r0, #0]
 800f7b4:	2480      	movs	r4, #128	@ 0x80
 800f7b6:	0064      	lsls	r4, r4, #1
 800f7b8:	1a20      	subs	r0, r4, r0
 800f7ba:	4343      	muls	r3, r0
 800f7bc:	18cb      	adds	r3, r1, r3
 800f7be:	121b      	asrs	r3, r3, #8
 800f7c0:	b21b      	sxth	r3, r3
 800f7c2:	21ff      	movs	r1, #255	@ 0xff
 800f7c4:	438b      	bics	r3, r1
 800f7c6:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	b21a      	sxth	r2, r3
 800f7cc:	2112      	movs	r1, #18
 800f7ce:	187b      	adds	r3, r7, r1
 800f7d0:	801a      	strh	r2, [r3, #0]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 800f7d2:	2316      	movs	r3, #22
 800f7d4:	18fb      	adds	r3, r7, r3
 800f7d6:	781b      	ldrb	r3, [r3, #0]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d009      	beq.n	800f7f0 <_UG_PutChar+0x6a0>
         {
           push_pixels(1,color);                                                          // Accelerated output
 800f7dc:	187b      	adds	r3, r7, r1
 800f7de:	881a      	ldrh	r2, [r3, #0]
 800f7e0:	69bb      	ldr	r3, [r7, #24]
 800f7e2:	0011      	movs	r1, r2
 800f7e4:	2001      	movs	r0, #1
 800f7e6:	4798      	blx	r3
 800f7e8:	e01a      	b.n	800f820 <_UG_PutChar+0x6d0>
 800f7ea:	46c0      	nop			@ (mov r8, r8)
 800f7ec:	20000b3c 	.word	0x20000b3c
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 800f7f0:	4b27      	ldr	r3, [pc, #156]	@ (800f890 <_UG_PutChar+0x740>)
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	1d3a      	adds	r2, r7, #4
 800f7fa:	8811      	ldrh	r1, [r2, #0]
 800f7fc:	222a      	movs	r2, #42	@ 0x2a
 800f7fe:	18ba      	adds	r2, r7, r2
 800f800:	8812      	ldrh	r2, [r2, #0]
 800f802:	188a      	adds	r2, r1, r2
 800f804:	b292      	uxth	r2, r2
 800f806:	b210      	sxth	r0, r2
 800f808:	1cba      	adds	r2, r7, #2
 800f80a:	8811      	ldrh	r1, [r2, #0]
 800f80c:	2228      	movs	r2, #40	@ 0x28
 800f80e:	18ba      	adds	r2, r7, r2
 800f810:	8812      	ldrh	r2, [r2, #0]
 800f812:	188a      	adds	r2, r1, r2
 800f814:	b292      	uxth	r2, r2
 800f816:	b211      	sxth	r1, r2
 800f818:	2212      	movs	r2, #18
 800f81a:	18ba      	adds	r2, r7, r2
 800f81c:	8812      	ldrh	r2, [r2, #0]
 800f81e:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 800f820:	212a      	movs	r1, #42	@ 0x2a
 800f822:	187b      	adds	r3, r7, r1
 800f824:	881a      	ldrh	r2, [r3, #0]
 800f826:	187b      	adds	r3, r7, r1
 800f828:	3201      	adds	r2, #1
 800f82a:	801a      	strh	r2, [r3, #0]
 800f82c:	232a      	movs	r3, #42	@ 0x2a
 800f82e:	18fb      	adds	r3, r7, r3
 800f830:	881a      	ldrh	r2, [r3, #0]
 800f832:	2014      	movs	r0, #20
 800f834:	183b      	adds	r3, r7, r0
 800f836:	2100      	movs	r1, #0
 800f838:	5e5b      	ldrsh	r3, [r3, r1]
 800f83a:	429a      	cmp	r2, r3
 800f83c:	da00      	bge.n	800f840 <_UG_PutChar+0x6f0>
 800f83e:	e78b      	b.n	800f758 <_UG_PutChar+0x608>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 800f840:	68ba      	ldr	r2, [r7, #8]
 800f842:	4b13      	ldr	r3, [pc, #76]	@ (800f890 <_UG_PutChar+0x740>)
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	212e      	movs	r1, #46	@ 0x2e
 800f848:	5c5b      	ldrb	r3, [r3, r1]
 800f84a:	0019      	movs	r1, r3
 800f84c:	183b      	adds	r3, r7, r0
 800f84e:	2000      	movs	r0, #0
 800f850:	5e1b      	ldrsh	r3, [r3, r0]
 800f852:	1acb      	subs	r3, r1, r3
 800f854:	18d3      	adds	r3, r2, r3
 800f856:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 800f858:	2128      	movs	r1, #40	@ 0x28
 800f85a:	187b      	adds	r3, r7, r1
 800f85c:	881a      	ldrh	r2, [r3, #0]
 800f85e:	187b      	adds	r3, r7, r1
 800f860:	3201      	adds	r2, #1
 800f862:	801a      	strh	r2, [r3, #0]
 800f864:	4b0a      	ldr	r3, [pc, #40]	@ (800f890 <_UG_PutChar+0x740>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	222f      	movs	r2, #47	@ 0x2f
 800f86a:	5c9b      	ldrb	r3, [r3, r2]
 800f86c:	001a      	movs	r2, r3
 800f86e:	2328      	movs	r3, #40	@ 0x28
 800f870:	18fb      	adds	r3, r7, r3
 800f872:	881b      	ldrh	r3, [r3, #0]
 800f874:	4293      	cmp	r3, r2
 800f876:	d200      	bcs.n	800f87a <_UG_PutChar+0x72a>
 800f878:	e769      	b.n	800f74e <_UG_PutChar+0x5fe>
     }
   }
   #endif
   return (actual_char_width);
 800f87a:	2314      	movs	r3, #20
 800f87c:	18fb      	adds	r3, r7, r3
 800f87e:	2200      	movs	r2, #0
 800f880:	5e9b      	ldrsh	r3, [r3, r2]
}
 800f882:	0018      	movs	r0, r3
 800f884:	46bd      	mov	sp, r7
 800f886:	b00c      	add	sp, #48	@ 0x30
 800f888:	bc80      	pop	{r7}
 800f88a:	46b8      	mov	r8, r7
 800f88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f88e:	46c0      	nop			@ (mov r8, r8)
 800f890:	20000b3c 	.word	0x20000b3c

0800f894 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 800f894:	b590      	push	{r4, r7, lr}
 800f896:	b089      	sub	sp, #36	@ 0x24
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 800f89c:	4b77      	ldr	r3, [pc, #476]	@ (800fa7c <_UG_ProcessTouchData+0x1e8>)
 800f89e:	681a      	ldr	r2, [r3, #0]
 800f8a0:	231a      	movs	r3, #26
 800f8a2:	18fb      	adds	r3, r7, r3
 800f8a4:	88d2      	ldrh	r2, [r2, #6]
 800f8a6:	801a      	strh	r2, [r3, #0]
   yp = gui->touch.yp;
 800f8a8:	4b74      	ldr	r3, [pc, #464]	@ (800fa7c <_UG_ProcessTouchData+0x1e8>)
 800f8aa:	681a      	ldr	r2, [r3, #0]
 800f8ac:	2318      	movs	r3, #24
 800f8ae:	18fb      	adds	r3, r7, r3
 800f8b0:	8912      	ldrh	r2, [r2, #8]
 800f8b2:	801a      	strh	r2, [r3, #0]
   tchstate = gui->touch.state;
 800f8b4:	4b71      	ldr	r3, [pc, #452]	@ (800fa7c <_UG_ProcessTouchData+0x1e8>)
 800f8b6:	681a      	ldr	r2, [r3, #0]
 800f8b8:	2317      	movs	r3, #23
 800f8ba:	18fb      	adds	r3, r7, r3
 800f8bc:	7912      	ldrb	r2, [r2, #4]
 800f8be:	701a      	strb	r2, [r3, #0]

   objcnt = wnd->objcnt;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	781a      	ldrb	r2, [r3, #0]
 800f8c4:	2314      	movs	r3, #20
 800f8c6:	18fb      	adds	r3, r7, r3
 800f8c8:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 800f8ca:	231e      	movs	r3, #30
 800f8cc:	18fb      	adds	r3, r7, r3
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	801a      	strh	r2, [r3, #0]
 800f8d2:	e0c5      	b.n	800fa60 <_UG_ProcessTouchData+0x1cc>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	685a      	ldr	r2, [r3, #4]
 800f8d8:	231e      	movs	r3, #30
 800f8da:	18fb      	adds	r3, r7, r3
 800f8dc:	881b      	ldrh	r3, [r3, #0]
 800f8de:	015b      	lsls	r3, r3, #5
 800f8e0:	18d3      	adds	r3, r2, r3
 800f8e2:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 800f8e4:	200f      	movs	r0, #15
 800f8e6:	183b      	adds	r3, r7, r0
 800f8e8:	693a      	ldr	r2, [r7, #16]
 800f8ea:	7812      	ldrb	r2, [r2, #0]
 800f8ec:	701a      	strb	r2, [r3, #0]
      objtouch = obj->touch_state;
 800f8ee:	211d      	movs	r1, #29
 800f8f0:	187b      	adds	r3, r7, r1
 800f8f2:	693a      	ldr	r2, [r7, #16]
 800f8f4:	7852      	ldrb	r2, [r2, #1]
 800f8f6:	701a      	strb	r2, [r3, #0]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 800f8f8:	183b      	adds	r3, r7, r0
 800f8fa:	781b      	ldrb	r3, [r3, #0]
 800f8fc:	2201      	movs	r2, #1
 800f8fe:	4013      	ands	r3, r2
 800f900:	d000      	beq.n	800f904 <_UG_ProcessTouchData+0x70>
 800f902:	e0a2      	b.n	800fa4a <_UG_ProcessTouchData+0x1b6>
 800f904:	183b      	adds	r3, r7, r0
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	2202      	movs	r2, #2
 800f90a:	4013      	ands	r3, r2
 800f90c:	d100      	bne.n	800f910 <_UG_ProcessTouchData+0x7c>
 800f90e:	e09c      	b.n	800fa4a <_UG_ProcessTouchData+0x1b6>
 800f910:	183b      	adds	r3, r7, r0
 800f912:	781b      	ldrb	r3, [r3, #0]
 800f914:	2208      	movs	r2, #8
 800f916:	4013      	ands	r3, r2
 800f918:	d100      	bne.n	800f91c <_UG_ProcessTouchData+0x88>
 800f91a:	e096      	b.n	800fa4a <_UG_ProcessTouchData+0x1b6>
 800f91c:	183b      	adds	r3, r7, r0
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	2240      	movs	r2, #64	@ 0x40
 800f922:	4013      	ands	r3, r2
 800f924:	d000      	beq.n	800f928 <_UG_ProcessTouchData+0x94>
 800f926:	e090      	b.n	800fa4a <_UG_ProcessTouchData+0x1b6>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 800f928:	2317      	movs	r3, #23
 800f92a:	18fb      	adds	r3, r7, r3
 800f92c:	781b      	ldrb	r3, [r3, #0]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d05f      	beq.n	800f9f2 <_UG_ProcessTouchData+0x15e>
 800f932:	231a      	movs	r3, #26
 800f934:	18fb      	adds	r3, r7, r3
 800f936:	2200      	movs	r2, #0
 800f938:	5e9b      	ldrsh	r3, [r3, r2]
 800f93a:	3301      	adds	r3, #1
 800f93c:	d059      	beq.n	800f9f2 <_UG_ProcessTouchData+0x15e>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 800f93e:	187b      	adds	r3, r7, r1
 800f940:	781b      	ldrb	r3, [r3, #0]
 800f942:	2240      	movs	r2, #64	@ 0x40
 800f944:	4013      	ands	r3, r2
 800f946:	d10c      	bne.n	800f962 <_UG_ProcessTouchData+0xce>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 800f948:	187b      	adds	r3, r7, r1
 800f94a:	0008      	movs	r0, r1
 800f94c:	187a      	adds	r2, r7, r1
 800f94e:	7812      	ldrb	r2, [r2, #0]
 800f950:	2105      	movs	r1, #5
 800f952:	430a      	orrs	r2, r1
 800f954:	701a      	strb	r2, [r3, #0]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 800f956:	183b      	adds	r3, r7, r0
 800f958:	183a      	adds	r2, r7, r0
 800f95a:	7812      	ldrb	r2, [r2, #0]
 800f95c:	2118      	movs	r1, #24
 800f95e:	438a      	bics	r2, r1
 800f960:	701a      	strb	r2, [r3, #0]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 800f962:	201d      	movs	r0, #29
 800f964:	183b      	adds	r3, r7, r0
 800f966:	183a      	adds	r2, r7, r0
 800f968:	7812      	ldrb	r2, [r2, #0]
 800f96a:	2120      	movs	r1, #32
 800f96c:	438a      	bics	r2, r1
 800f96e:	701a      	strb	r2, [r3, #0]
            if ( xp >= obj->a_abs.xs )
 800f970:	693b      	ldr	r3, [r7, #16]
 800f972:	2208      	movs	r2, #8
 800f974:	5e9b      	ldrsh	r3, [r3, r2]
 800f976:	211a      	movs	r1, #26
 800f978:	187a      	adds	r2, r7, r1
 800f97a:	2400      	movs	r4, #0
 800f97c:	5f12      	ldrsh	r2, [r2, r4]
 800f97e:	429a      	cmp	r2, r3
 800f980:	db2f      	blt.n	800f9e2 <_UG_ProcessTouchData+0x14e>
            {
               if ( xp <= obj->a_abs.xe )
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	220c      	movs	r2, #12
 800f986:	5e9b      	ldrsh	r3, [r3, r2]
 800f988:	187a      	adds	r2, r7, r1
 800f98a:	2100      	movs	r1, #0
 800f98c:	5e52      	ldrsh	r2, [r2, r1]
 800f98e:	429a      	cmp	r2, r3
 800f990:	dc27      	bgt.n	800f9e2 <_UG_ProcessTouchData+0x14e>
               {
                  if ( yp >= obj->a_abs.ys )
 800f992:	693b      	ldr	r3, [r7, #16]
 800f994:	220a      	movs	r2, #10
 800f996:	5e9b      	ldrsh	r3, [r3, r2]
 800f998:	2118      	movs	r1, #24
 800f99a:	187a      	adds	r2, r7, r1
 800f99c:	2400      	movs	r4, #0
 800f99e:	5f12      	ldrsh	r2, [r2, r4]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	db1e      	blt.n	800f9e2 <_UG_ProcessTouchData+0x14e>
                  {
                     if ( yp <= obj->a_abs.ye )
 800f9a4:	693b      	ldr	r3, [r7, #16]
 800f9a6:	220e      	movs	r2, #14
 800f9a8:	5e9b      	ldrsh	r3, [r3, r2]
 800f9aa:	187a      	adds	r2, r7, r1
 800f9ac:	2100      	movs	r1, #0
 800f9ae:	5e52      	ldrsh	r2, [r2, r1]
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	dc16      	bgt.n	800f9e2 <_UG_ProcessTouchData+0x14e>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 800f9b4:	183b      	adds	r3, r7, r0
 800f9b6:	183a      	adds	r2, r7, r0
 800f9b8:	7812      	ldrb	r2, [r2, #0]
 800f9ba:	2120      	movs	r1, #32
 800f9bc:	430a      	orrs	r2, r1
 800f9be:	701a      	strb	r2, [r3, #0]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 800f9c0:	183b      	adds	r3, r7, r0
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	2240      	movs	r2, #64	@ 0x40
 800f9c6:	4013      	ands	r3, r2
 800f9c8:	d10b      	bne.n	800f9e2 <_UG_ProcessTouchData+0x14e>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 800f9ca:	183b      	adds	r3, r7, r0
 800f9cc:	183a      	adds	r2, r7, r0
 800f9ce:	7812      	ldrb	r2, [r2, #0]
 800f9d0:	2104      	movs	r1, #4
 800f9d2:	438a      	bics	r2, r1
 800f9d4:	701a      	strb	r2, [r3, #0]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 800f9d6:	183b      	adds	r3, r7, r0
 800f9d8:	183a      	adds	r2, r7, r0
 800f9da:	7812      	ldrb	r2, [r2, #0]
 800f9dc:	2102      	movs	r1, #2
 800f9de:	430a      	orrs	r2, r1
 800f9e0:	701a      	strb	r2, [r3, #0]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 800f9e2:	221d      	movs	r2, #29
 800f9e4:	18bb      	adds	r3, r7, r2
 800f9e6:	18ba      	adds	r2, r7, r2
 800f9e8:	7812      	ldrb	r2, [r2, #0]
 800f9ea:	2140      	movs	r1, #64	@ 0x40
 800f9ec:	430a      	orrs	r2, r1
 800f9ee:	701a      	strb	r2, [r3, #0]
 800f9f0:	e02b      	b.n	800fa4a <_UG_ProcessTouchData+0x1b6>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 800f9f2:	211d      	movs	r1, #29
 800f9f4:	187b      	adds	r3, r7, r1
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	2240      	movs	r2, #64	@ 0x40
 800f9fa:	4013      	ands	r3, r2
 800f9fc:	d025      	beq.n	800fa4a <_UG_ProcessTouchData+0x1b6>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 800f9fe:	187b      	adds	r3, r7, r1
 800fa00:	781b      	ldrb	r3, [r3, #0]
 800fa02:	2220      	movs	r2, #32
 800fa04:	4013      	ands	r3, r2
 800fa06:	d006      	beq.n	800fa16 <_UG_ProcessTouchData+0x182>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 800fa08:	187b      	adds	r3, r7, r1
 800fa0a:	187a      	adds	r2, r7, r1
 800fa0c:	7812      	ldrb	r2, [r2, #0]
 800fa0e:	2108      	movs	r1, #8
 800fa10:	430a      	orrs	r2, r1
 800fa12:	701a      	strb	r2, [r3, #0]
 800fa14:	e006      	b.n	800fa24 <_UG_ProcessTouchData+0x190>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 800fa16:	221d      	movs	r2, #29
 800fa18:	18bb      	adds	r3, r7, r2
 800fa1a:	18ba      	adds	r2, r7, r2
 800fa1c:	7812      	ldrb	r2, [r2, #0]
 800fa1e:	2110      	movs	r1, #16
 800fa20:	430a      	orrs	r2, r1
 800fa22:	701a      	strb	r2, [r3, #0]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 800fa24:	211d      	movs	r1, #29
 800fa26:	187b      	adds	r3, r7, r1
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	2240      	movs	r2, #64	@ 0x40
 800fa2c:	4013      	ands	r3, r2
 800fa2e:	d005      	beq.n	800fa3c <_UG_ProcessTouchData+0x1a8>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 800fa30:	187b      	adds	r3, r7, r1
 800fa32:	187a      	adds	r2, r7, r1
 800fa34:	7812      	ldrb	r2, [r2, #0]
 800fa36:	2101      	movs	r1, #1
 800fa38:	430a      	orrs	r2, r1
 800fa3a:	701a      	strb	r2, [r3, #0]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 800fa3c:	221d      	movs	r2, #29
 800fa3e:	18bb      	adds	r3, r7, r2
 800fa40:	18ba      	adds	r2, r7, r2
 800fa42:	7812      	ldrb	r2, [r2, #0]
 800fa44:	2146      	movs	r1, #70	@ 0x46
 800fa46:	438a      	bics	r2, r1
 800fa48:	701a      	strb	r2, [r3, #0]
         }
      }
      obj->touch_state = objtouch;
 800fa4a:	693b      	ldr	r3, [r7, #16]
 800fa4c:	221d      	movs	r2, #29
 800fa4e:	18ba      	adds	r2, r7, r2
 800fa50:	7812      	ldrb	r2, [r2, #0]
 800fa52:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 800fa54:	211e      	movs	r1, #30
 800fa56:	187b      	adds	r3, r7, r1
 800fa58:	881a      	ldrh	r2, [r3, #0]
 800fa5a:	187b      	adds	r3, r7, r1
 800fa5c:	3201      	adds	r2, #1
 800fa5e:	801a      	strh	r2, [r3, #0]
 800fa60:	231e      	movs	r3, #30
 800fa62:	18fa      	adds	r2, r7, r3
 800fa64:	2314      	movs	r3, #20
 800fa66:	18fb      	adds	r3, r7, r3
 800fa68:	8812      	ldrh	r2, [r2, #0]
 800fa6a:	881b      	ldrh	r3, [r3, #0]
 800fa6c:	429a      	cmp	r2, r3
 800fa6e:	d200      	bcs.n	800fa72 <_UG_ProcessTouchData+0x1de>
 800fa70:	e730      	b.n	800f8d4 <_UG_ProcessTouchData+0x40>
   }
}
 800fa72:	46c0      	nop			@ (mov r8, r8)
 800fa74:	46c0      	nop			@ (mov r8, r8)
 800fa76:	46bd      	mov	sp, r7
 800fa78:	b009      	add	sp, #36	@ 0x24
 800fa7a:	bd90      	pop	{r4, r7, pc}
 800fa7c:	20000b3c 	.word	0x20000b3c

0800fa80 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b086      	sub	sp, #24
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	781a      	ldrb	r2, [r3, #0]
 800fa8c:	2314      	movs	r3, #20
 800fa8e:	18fb      	adds	r3, r7, r3
 800fa90:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 800fa92:	2316      	movs	r3, #22
 800fa94:	18fb      	adds	r3, r7, r3
 800fa96:	2200      	movs	r2, #0
 800fa98:	801a      	strh	r2, [r3, #0]
 800fa9a:	e043      	b.n	800fb24 <_UG_UpdateObjects+0xa4>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	685a      	ldr	r2, [r3, #4]
 800faa0:	2316      	movs	r3, #22
 800faa2:	18fb      	adds	r3, r7, r3
 800faa4:	881b      	ldrh	r3, [r3, #0]
 800faa6:	015b      	lsls	r3, r3, #5
 800faa8:	18d3      	adds	r3, r2, r3
 800faaa:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 800faac:	210f      	movs	r1, #15
 800faae:	187b      	adds	r3, r7, r1
 800fab0:	693a      	ldr	r2, [r7, #16]
 800fab2:	7812      	ldrb	r2, [r2, #0]
 800fab4:	701a      	strb	r2, [r3, #0]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 800fab6:	230e      	movs	r3, #14
 800fab8:	18fb      	adds	r3, r7, r3
 800faba:	693a      	ldr	r2, [r7, #16]
 800fabc:	7852      	ldrb	r2, [r2, #1]
 800fabe:	701a      	strb	r2, [r3, #0]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 800fac0:	187b      	adds	r3, r7, r1
 800fac2:	781b      	ldrb	r3, [r3, #0]
 800fac4:	2201      	movs	r2, #1
 800fac6:	4013      	ands	r3, r2
 800fac8:	d126      	bne.n	800fb18 <_UG_UpdateObjects+0x98>
 800faca:	187b      	adds	r3, r7, r1
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	2202      	movs	r2, #2
 800fad0:	4013      	ands	r3, r2
 800fad2:	d021      	beq.n	800fb18 <_UG_UpdateObjects+0x98>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 800fad4:	187b      	adds	r3, r7, r1
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	2220      	movs	r2, #32
 800fada:	4013      	ands	r3, r2
 800fadc:	d005      	beq.n	800faea <_UG_UpdateObjects+0x6a>
         {
            obj->update(wnd,obj);
 800fade:	693b      	ldr	r3, [r7, #16]
 800fae0:	685b      	ldr	r3, [r3, #4]
 800fae2:	6939      	ldr	r1, [r7, #16]
 800fae4:	687a      	ldr	r2, [r7, #4]
 800fae6:	0010      	movs	r0, r2
 800fae8:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 800faea:	210f      	movs	r1, #15
 800faec:	187b      	adds	r3, r7, r1
 800faee:	781b      	ldrb	r3, [r3, #0]
 800faf0:	2208      	movs	r2, #8
 800faf2:	4013      	ands	r3, r2
 800faf4:	d010      	beq.n	800fb18 <_UG_UpdateObjects+0x98>
 800faf6:	187b      	adds	r3, r7, r1
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	b25b      	sxtb	r3, r3
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	da0b      	bge.n	800fb18 <_UG_UpdateObjects+0x98>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 800fb00:	230e      	movs	r3, #14
 800fb02:	18fb      	adds	r3, r7, r3
 800fb04:	781b      	ldrb	r3, [r3, #0]
 800fb06:	2241      	movs	r2, #65	@ 0x41
 800fb08:	4013      	ands	r3, r2
 800fb0a:	d005      	beq.n	800fb18 <_UG_UpdateObjects+0x98>
            {
               obj->update(wnd,obj);
 800fb0c:	693b      	ldr	r3, [r7, #16]
 800fb0e:	685b      	ldr	r3, [r3, #4]
 800fb10:	6939      	ldr	r1, [r7, #16]
 800fb12:	687a      	ldr	r2, [r7, #4]
 800fb14:	0010      	movs	r0, r2
 800fb16:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 800fb18:	2116      	movs	r1, #22
 800fb1a:	187b      	adds	r3, r7, r1
 800fb1c:	881a      	ldrh	r2, [r3, #0]
 800fb1e:	187b      	adds	r3, r7, r1
 800fb20:	3201      	adds	r2, #1
 800fb22:	801a      	strh	r2, [r3, #0]
 800fb24:	2316      	movs	r3, #22
 800fb26:	18fa      	adds	r2, r7, r3
 800fb28:	2314      	movs	r3, #20
 800fb2a:	18fb      	adds	r3, r7, r3
 800fb2c:	8812      	ldrh	r2, [r2, #0]
 800fb2e:	881b      	ldrh	r3, [r3, #0]
 800fb30:	429a      	cmp	r2, r3
 800fb32:	d3b3      	bcc.n	800fa9c <_UG_UpdateObjects+0x1c>
            }
         }
         #endif
      }
   }
}
 800fb34:	46c0      	nop			@ (mov r8, r8)
 800fb36:	46c0      	nop			@ (mov r8, r8)
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	b006      	add	sp, #24
 800fb3c:	bd80      	pop	{r7, pc}
	...

0800fb40 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b086      	sub	sp, #24
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 800fb48:	4b2a      	ldr	r3, [pc, #168]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 800fb4e:	4b29      	ldr	r3, [pc, #164]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fb50:	2202      	movs	r2, #2
 800fb52:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	781a      	ldrb	r2, [r3, #0]
 800fb58:	2314      	movs	r3, #20
 800fb5a:	18fb      	adds	r3, r7, r3
 800fb5c:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 800fb5e:	2316      	movs	r3, #22
 800fb60:	18fb      	adds	r3, r7, r3
 800fb62:	2200      	movs	r2, #0
 800fb64:	801a      	strh	r2, [r3, #0]
 800fb66:	e037      	b.n	800fbd8 <_UG_HandleEvents+0x98>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	685a      	ldr	r2, [r3, #4]
 800fb6c:	2316      	movs	r3, #22
 800fb6e:	18fb      	adds	r3, r7, r3
 800fb70:	881b      	ldrh	r3, [r3, #0]
 800fb72:	015b      	lsls	r3, r3, #5
 800fb74:	18d3      	adds	r3, r2, r3
 800fb76:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 800fb78:	210f      	movs	r1, #15
 800fb7a:	187b      	adds	r3, r7, r1
 800fb7c:	693a      	ldr	r2, [r7, #16]
 800fb7e:	7812      	ldrb	r2, [r2, #0]
 800fb80:	701a      	strb	r2, [r3, #0]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 800fb82:	187b      	adds	r3, r7, r1
 800fb84:	781b      	ldrb	r3, [r3, #0]
 800fb86:	2201      	movs	r2, #1
 800fb88:	4013      	ands	r3, r2
 800fb8a:	d11f      	bne.n	800fbcc <_UG_HandleEvents+0x8c>
 800fb8c:	187b      	adds	r3, r7, r1
 800fb8e:	781b      	ldrb	r3, [r3, #0]
 800fb90:	2202      	movs	r2, #2
 800fb92:	4013      	ands	r3, r2
 800fb94:	d01a      	beq.n	800fbcc <_UG_HandleEvents+0x8c>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 800fb96:	693b      	ldr	r3, [r7, #16]
 800fb98:	7e9b      	ldrb	r3, [r3, #26]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d016      	beq.n	800fbcc <_UG_HandleEvents+0x8c>
         {
            msg.src = obj;
 800fb9e:	4b15      	ldr	r3, [pc, #84]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fba0:	693a      	ldr	r2, [r7, #16]
 800fba2:	605a      	str	r2, [r3, #4]
            msg.id = obj->type;
 800fba4:	693b      	ldr	r3, [r7, #16]
 800fba6:	7e1a      	ldrb	r2, [r3, #24]
 800fba8:	4b12      	ldr	r3, [pc, #72]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fbaa:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 800fbac:	693b      	ldr	r3, [r7, #16]
 800fbae:	7e5a      	ldrb	r2, [r3, #25]
 800fbb0:	4b10      	ldr	r3, [pc, #64]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fbb2:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 800fbb4:	693b      	ldr	r3, [r7, #16]
 800fbb6:	7e9a      	ldrb	r2, [r3, #26]
 800fbb8:	4b0e      	ldr	r3, [pc, #56]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fbba:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbc0:	4a0c      	ldr	r2, [pc, #48]	@ (800fbf4 <_UG_HandleEvents+0xb4>)
 800fbc2:	0010      	movs	r0, r2
 800fbc4:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 800fbc6:	693b      	ldr	r3, [r7, #16]
 800fbc8:	2200      	movs	r2, #0
 800fbca:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 800fbcc:	2116      	movs	r1, #22
 800fbce:	187b      	adds	r3, r7, r1
 800fbd0:	881a      	ldrh	r2, [r3, #0]
 800fbd2:	187b      	adds	r3, r7, r1
 800fbd4:	3201      	adds	r2, #1
 800fbd6:	801a      	strh	r2, [r3, #0]
 800fbd8:	2316      	movs	r3, #22
 800fbda:	18fa      	adds	r2, r7, r3
 800fbdc:	2314      	movs	r3, #20
 800fbde:	18fb      	adds	r3, r7, r3
 800fbe0:	8812      	ldrh	r2, [r2, #0]
 800fbe2:	881b      	ldrh	r3, [r3, #0]
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d3bf      	bcc.n	800fb68 <_UG_HandleEvents+0x28>
         }
      }
   }
}
 800fbe8:	46c0      	nop			@ (mov r8, r8)
 800fbea:	46c0      	nop			@ (mov r8, r8)
 800fbec:	46bd      	mov	sp, r7
 800fbee:	b006      	add	sp, #24
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	46c0      	nop			@ (mov r8, r8)
 800fbf4:	20000b50 	.word	0x20000b50

0800fbf8 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 800fbf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbfa:	b08f      	sub	sp, #60	@ 0x3c
 800fbfc:	af02      	add	r7, sp, #8
 800fbfe:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	685b      	ldr	r3, [r3, #4]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d100      	bne.n	800fc0a <_UG_PutText+0x12>
 800fc08:	e1b6      	b.n	800ff78 <_UG_PutText+0x380>
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d100      	bne.n	800fc14 <_UG_PutText+0x1c>
 800fc12:	e1b1      	b.n	800ff78 <_UG_PutText+0x380>
     return;
   }

   UG_S16 ye=txt->a.ye;
 800fc14:	2122      	movs	r1, #34	@ 0x22
 800fc16:	187b      	adds	r3, r7, r1
 800fc18:	687a      	ldr	r2, [r7, #4]
 800fc1a:	89d2      	ldrh	r2, [r2, #14]
 800fc1c:	801a      	strh	r2, [r3, #0]
   UG_S16 ys=txt->a.ys;
 800fc1e:	2020      	movs	r0, #32
 800fc20:	183b      	adds	r3, r7, r0
 800fc22:	687a      	ldr	r2, [r7, #4]
 800fc24:	8952      	ldrh	r2, [r2, #10]
 800fc26:	801a      	strh	r2, [r3, #0]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	685b      	ldr	r3, [r3, #4]
 800fc2c:	3302      	adds	r3, #2
 800fc2e:	781a      	ldrb	r2, [r3, #0]
 800fc30:	241e      	movs	r4, #30
 800fc32:	193b      	adds	r3, r7, r4
 800fc34:	801a      	strh	r2, [r3, #0]

   if ( (ye - ys) < char_height ){
 800fc36:	187b      	adds	r3, r7, r1
 800fc38:	2200      	movs	r2, #0
 800fc3a:	5e9a      	ldrsh	r2, [r3, r2]
 800fc3c:	183b      	adds	r3, r7, r0
 800fc3e:	2100      	movs	r1, #0
 800fc40:	5e5b      	ldrsh	r3, [r3, r1]
 800fc42:	1ad2      	subs	r2, r2, r3
 800fc44:	193b      	adds	r3, r7, r4
 800fc46:	2100      	movs	r1, #0
 800fc48:	5e5b      	ldrsh	r3, [r3, r1]
 800fc4a:	429a      	cmp	r2, r3
 800fc4c:	da00      	bge.n	800fc50 <_UG_PutText+0x58>
 800fc4e:	e195      	b.n	800ff7c <_UG_PutText+0x384>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 800fc50:	231c      	movs	r3, #28
 800fc52:	18fb      	adds	r3, r7, r3
 800fc54:	687a      	ldr	r2, [r7, #4]
 800fc56:	8912      	ldrh	r2, [r2, #8]
 800fc58:	801a      	strh	r2, [r3, #0]
   UG_S16 xe=txt->a.xe;
 800fc5a:	231a      	movs	r3, #26
 800fc5c:	18fb      	adds	r3, r7, r3
 800fc5e:	687a      	ldr	r2, [r7, #4]
 800fc60:	8992      	ldrh	r2, [r2, #12]
 800fc62:	801a      	strh	r2, [r3, #0]
   UG_U8  align=txt->align;
 800fc64:	2319      	movs	r3, #25
 800fc66:	18fb      	adds	r3, r7, r3
 800fc68:	687a      	ldr	r2, [r7, #4]
 800fc6a:	7d12      	ldrb	r2, [r2, #20]
 800fc6c:	701a      	strb	r2, [r3, #0]
   UG_S16 char_h_space=txt->h_space;
 800fc6e:	2316      	movs	r3, #22
 800fc70:	18fb      	adds	r3, r7, r3
 800fc72:	687a      	ldr	r2, [r7, #4]
 800fc74:	8ad2      	ldrh	r2, [r2, #22]
 800fc76:	801a      	strh	r2, [r3, #0]
   UG_S16 char_v_space=txt->v_space;
 800fc78:	2314      	movs	r3, #20
 800fc7a:	18fb      	adds	r3, r7, r3
 800fc7c:	687a      	ldr	r2, [r7, #4]
 800fc7e:	8b12      	ldrh	r2, [r2, #24]
 800fc80:	801a      	strh	r2, [r3, #0]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	60fb      	str	r3, [r7, #12]
   char* c = str;
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	685b      	ldr	r3, [r3, #4]
 800fc90:	0018      	movs	r0, r3
 800fc92:	f7ff f9db 	bl	800f04c <_UG_FontSelect>

   rc=1;
 800fc96:	232c      	movs	r3, #44	@ 0x2c
 800fc98:	18fb      	adds	r3, r7, r3
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	801a      	strh	r2, [r3, #0]
   c=str;
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fca2:	4bbb      	ldr	r3, [pc, #748]	@ (800ff90 <_UG_PutText+0x398>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	222d      	movs	r2, #45	@ 0x2d
 800fca8:	5c9b      	ldrb	r3, [r3, r2]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d109      	bne.n	800fcc2 <_UG_PutText+0xca>
       chr = _UG_DecodeUTF8(&c);
 800fcae:	2324      	movs	r3, #36	@ 0x24
 800fcb0:	18fc      	adds	r4, r7, r3
 800fcb2:	2308      	movs	r3, #8
 800fcb4:	18fb      	adds	r3, r7, r3
 800fcb6:	0018      	movs	r0, r3
 800fcb8:	f7fe ffee 	bl	800ec98 <_UG_DecodeUTF8>
 800fcbc:	0003      	movs	r3, r0
 800fcbe:	8023      	strh	r3, [r4, #0]
 800fcc0:	e006      	b.n	800fcd0 <_UG_PutText+0xd8>
     }
     else{
       chr = *c++;
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	1c5a      	adds	r2, r3, #1
 800fcc6:	60ba      	str	r2, [r7, #8]
 800fcc8:	781a      	ldrb	r2, [r3, #0]
 800fcca:	2324      	movs	r3, #36	@ 0x24
 800fccc:	18fb      	adds	r3, r7, r3
 800fcce:	801a      	strh	r2, [r3, #0]
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 800fcd0:	2224      	movs	r2, #36	@ 0x24
 800fcd2:	18bb      	adds	r3, r7, r2
 800fcd4:	881b      	ldrh	r3, [r3, #0]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d00a      	beq.n	800fcf0 <_UG_PutText+0xf8>
     if ( chr == '\n' ) rc++;
 800fcda:	18bb      	adds	r3, r7, r2
 800fcdc:	881b      	ldrh	r3, [r3, #0]
 800fcde:	2b0a      	cmp	r3, #10
 800fce0:	d1df      	bne.n	800fca2 <_UG_PutText+0xaa>
 800fce2:	212c      	movs	r1, #44	@ 0x2c
 800fce4:	187b      	adds	r3, r7, r1
 800fce6:	881a      	ldrh	r2, [r3, #0]
 800fce8:	187b      	adds	r3, r7, r1
 800fcea:	3201      	adds	r2, #1
 800fcec:	801a      	strh	r2, [r3, #0]
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fcee:	e7d8      	b.n	800fca2 <_UG_PutText+0xaa>
     if(!chr) break;
 800fcf0:	46c0      	nop			@ (mov r8, r8)
   }

   yp = 0;
 800fcf2:	2126      	movs	r1, #38	@ 0x26
 800fcf4:	187b      	adds	r3, r7, r1
 800fcf6:	2200      	movs	r2, #0
 800fcf8:	801a      	strh	r2, [r3, #0]
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 800fcfa:	2319      	movs	r3, #25
 800fcfc:	18fb      	adds	r3, r7, r3
 800fcfe:	781b      	ldrb	r3, [r3, #0]
 800fd00:	2230      	movs	r2, #48	@ 0x30
 800fd02:	4013      	ands	r3, r2
 800fd04:	d02f      	beq.n	800fd66 <_UG_PutText+0x16e>
   {
      yp = ye - ys + 1;
 800fd06:	2322      	movs	r3, #34	@ 0x22
 800fd08:	18fb      	adds	r3, r7, r3
 800fd0a:	881a      	ldrh	r2, [r3, #0]
 800fd0c:	2320      	movs	r3, #32
 800fd0e:	18fb      	adds	r3, r7, r3
 800fd10:	881b      	ldrh	r3, [r3, #0]
 800fd12:	1ad3      	subs	r3, r2, r3
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	3301      	adds	r3, #1
 800fd18:	b29a      	uxth	r2, r3
 800fd1a:	0008      	movs	r0, r1
 800fd1c:	183b      	adds	r3, r7, r0
 800fd1e:	801a      	strh	r2, [r3, #0]
      yp -= char_height*rc;
 800fd20:	183b      	adds	r3, r7, r0
 800fd22:	881a      	ldrh	r2, [r3, #0]
 800fd24:	231e      	movs	r3, #30
 800fd26:	18fb      	adds	r3, r7, r3
 800fd28:	881b      	ldrh	r3, [r3, #0]
 800fd2a:	242c      	movs	r4, #44	@ 0x2c
 800fd2c:	1939      	adds	r1, r7, r4
 800fd2e:	8809      	ldrh	r1, [r1, #0]
 800fd30:	434b      	muls	r3, r1
 800fd32:	b29b      	uxth	r3, r3
 800fd34:	1ad3      	subs	r3, r2, r3
 800fd36:	b29a      	uxth	r2, r3
 800fd38:	183b      	adds	r3, r7, r0
 800fd3a:	801a      	strh	r2, [r3, #0]
      yp -= char_v_space*(rc-1);
 800fd3c:	183b      	adds	r3, r7, r0
 800fd3e:	881a      	ldrh	r2, [r3, #0]
 800fd40:	193b      	adds	r3, r7, r4
 800fd42:	881b      	ldrh	r3, [r3, #0]
 800fd44:	3b01      	subs	r3, #1
 800fd46:	b29b      	uxth	r3, r3
 800fd48:	2114      	movs	r1, #20
 800fd4a:	1879      	adds	r1, r7, r1
 800fd4c:	8809      	ldrh	r1, [r1, #0]
 800fd4e:	434b      	muls	r3, r1
 800fd50:	b29b      	uxth	r3, r3
 800fd52:	1ad3      	subs	r3, r2, r3
 800fd54:	b29a      	uxth	r2, r3
 800fd56:	183b      	adds	r3, r7, r0
 800fd58:	801a      	strh	r2, [r3, #0]
      if ( yp < 0 ){
 800fd5a:	183b      	adds	r3, r7, r0
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	5e9b      	ldrsh	r3, [r3, r2]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	da00      	bge.n	800fd66 <_UG_PutText+0x16e>
 800fd64:	e10c      	b.n	800ff80 <_UG_PutText+0x388>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 800fd66:	2319      	movs	r3, #25
 800fd68:	18fb      	adds	r3, r7, r3
 800fd6a:	781b      	ldrb	r3, [r3, #0]
 800fd6c:	2210      	movs	r2, #16
 800fd6e:	4013      	ands	r3, r2
 800fd70:	d006      	beq.n	800fd80 <_UG_PutText+0x188>
 800fd72:	2226      	movs	r2, #38	@ 0x26
 800fd74:	18bb      	adds	r3, r7, r2
 800fd76:	18ba      	adds	r2, r7, r2
 800fd78:	2100      	movs	r1, #0
 800fd7a:	5e52      	ldrsh	r2, [r2, r1]
 800fd7c:	1052      	asrs	r2, r2, #1
 800fd7e:	801a      	strh	r2, [r3, #0]
   yp += ys;
 800fd80:	2126      	movs	r1, #38	@ 0x26
 800fd82:	187b      	adds	r3, r7, r1
 800fd84:	881a      	ldrh	r2, [r3, #0]
 800fd86:	2320      	movs	r3, #32
 800fd88:	18fb      	adds	r3, r7, r3
 800fd8a:	881b      	ldrh	r3, [r3, #0]
 800fd8c:	18d3      	adds	r3, r2, r3
 800fd8e:	b29a      	uxth	r2, r3
 800fd90:	187b      	adds	r3, r7, r1
 800fd92:	801a      	strh	r2, [r3, #0]

   while( 1 )
   {
      sl=0;
 800fd94:	232e      	movs	r3, #46	@ 0x2e
 800fd96:	18fb      	adds	r3, r7, r3
 800fd98:	2200      	movs	r2, #0
 800fd9a:	801a      	strh	r2, [r3, #0]
      c=str;
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	60bb      	str	r3, [r7, #8]
      wl = 0;
 800fda0:	232a      	movs	r3, #42	@ 0x2a
 800fda2:	18fb      	adds	r3, r7, r3
 800fda4:	2200      	movs	r2, #0
 800fda6:	801a      	strh	r2, [r3, #0]
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fda8:	4b79      	ldr	r3, [pc, #484]	@ (800ff90 <_UG_PutText+0x398>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	222d      	movs	r2, #45	@ 0x2d
 800fdae:	5c9b      	ldrb	r3, [r3, r2]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d109      	bne.n	800fdc8 <_UG_PutText+0x1d0>
          chr = _UG_DecodeUTF8(&c);
 800fdb4:	2324      	movs	r3, #36	@ 0x24
 800fdb6:	18fc      	adds	r4, r7, r3
 800fdb8:	2308      	movs	r3, #8
 800fdba:	18fb      	adds	r3, r7, r3
 800fdbc:	0018      	movs	r0, r3
 800fdbe:	f7fe ff6b 	bl	800ec98 <_UG_DecodeUTF8>
 800fdc2:	0003      	movs	r3, r0
 800fdc4:	8023      	strh	r3, [r4, #0]
 800fdc6:	e006      	b.n	800fdd6 <_UG_PutText+0x1de>
        }
        else{
          chr = *c++;
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	1c5a      	adds	r2, r3, #1
 800fdcc:	60ba      	str	r2, [r7, #8]
 800fdce:	781a      	ldrb	r2, [r3, #0]
 800fdd0:	2324      	movs	r3, #36	@ 0x24
 800fdd2:	18fb      	adds	r3, r7, r3
 800fdd4:	801a      	strh	r2, [r3, #0]
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 800fdd6:	2224      	movs	r2, #36	@ 0x24
 800fdd8:	18bb      	adds	r3, r7, r2
 800fdda:	881b      	ldrh	r3, [r3, #0]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d029      	beq.n	800fe34 <_UG_PutText+0x23c>
 800fde0:	18bb      	adds	r3, r7, r2
 800fde2:	881b      	ldrh	r3, [r3, #0]
 800fde4:	2b0a      	cmp	r3, #10
 800fde6:	d025      	beq.n	800fe34 <_UG_PutText+0x23c>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 800fde8:	2512      	movs	r5, #18
 800fdea:	197c      	adds	r4, r7, r5
 800fdec:	18bb      	adds	r3, r7, r2
 800fdee:	881b      	ldrh	r3, [r3, #0]
 800fdf0:	2100      	movs	r1, #0
 800fdf2:	0018      	movs	r0, r3
 800fdf4:	f7fe fffe 	bl	800edf4 <_UG_GetCharData>
 800fdf8:	0003      	movs	r3, r0
 800fdfa:	8023      	strh	r3, [r4, #0]
         if (w == -1){continue;}
 800fdfc:	0029      	movs	r1, r5
 800fdfe:	187b      	adds	r3, r7, r1
 800fe00:	2200      	movs	r2, #0
 800fe02:	5e9b      	ldrsh	r3, [r3, r2]
 800fe04:	3301      	adds	r3, #1
 800fe06:	d013      	beq.n	800fe30 <_UG_PutText+0x238>
         sl++;
 800fe08:	202e      	movs	r0, #46	@ 0x2e
 800fe0a:	183b      	adds	r3, r7, r0
 800fe0c:	881a      	ldrh	r2, [r3, #0]
 800fe0e:	183b      	adds	r3, r7, r0
 800fe10:	3201      	adds	r2, #1
 800fe12:	801a      	strh	r2, [r3, #0]
         wl += w + char_h_space;
 800fe14:	187b      	adds	r3, r7, r1
 800fe16:	881a      	ldrh	r2, [r3, #0]
 800fe18:	2316      	movs	r3, #22
 800fe1a:	18fb      	adds	r3, r7, r3
 800fe1c:	881b      	ldrh	r3, [r3, #0]
 800fe1e:	18d3      	adds	r3, r2, r3
 800fe20:	b299      	uxth	r1, r3
 800fe22:	222a      	movs	r2, #42	@ 0x2a
 800fe24:	18bb      	adds	r3, r7, r2
 800fe26:	18ba      	adds	r2, r7, r2
 800fe28:	8812      	ldrh	r2, [r2, #0]
 800fe2a:	188a      	adds	r2, r1, r2
 800fe2c:	801a      	strh	r2, [r3, #0]
 800fe2e:	e7bb      	b.n	800fda8 <_UG_PutText+0x1b0>
         if (w == -1){continue;}
 800fe30:	46c0      	nop			@ (mov r8, r8)
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fe32:	e7b9      	b.n	800fda8 <_UG_PutText+0x1b0>
      }
      wl -= char_h_space;
 800fe34:	2316      	movs	r3, #22
 800fe36:	18fb      	adds	r3, r7, r3
 800fe38:	881a      	ldrh	r2, [r3, #0]
 800fe3a:	202a      	movs	r0, #42	@ 0x2a
 800fe3c:	183b      	adds	r3, r7, r0
 800fe3e:	1839      	adds	r1, r7, r0
 800fe40:	8809      	ldrh	r1, [r1, #0]
 800fe42:	1a8a      	subs	r2, r1, r2
 800fe44:	801a      	strh	r2, [r3, #0]

      xp = xe - xs + 1;
 800fe46:	231a      	movs	r3, #26
 800fe48:	18fb      	adds	r3, r7, r3
 800fe4a:	881a      	ldrh	r2, [r3, #0]
 800fe4c:	231c      	movs	r3, #28
 800fe4e:	18fb      	adds	r3, r7, r3
 800fe50:	881b      	ldrh	r3, [r3, #0]
 800fe52:	1ad3      	subs	r3, r2, r3
 800fe54:	b29b      	uxth	r3, r3
 800fe56:	3301      	adds	r3, #1
 800fe58:	b29a      	uxth	r2, r3
 800fe5a:	2128      	movs	r1, #40	@ 0x28
 800fe5c:	187b      	adds	r3, r7, r1
 800fe5e:	801a      	strh	r2, [r3, #0]
      xp -= wl;
 800fe60:	187b      	adds	r3, r7, r1
 800fe62:	881a      	ldrh	r2, [r3, #0]
 800fe64:	183b      	adds	r3, r7, r0
 800fe66:	881b      	ldrh	r3, [r3, #0]
 800fe68:	1ad3      	subs	r3, r2, r3
 800fe6a:	b29a      	uxth	r2, r3
 800fe6c:	187b      	adds	r3, r7, r1
 800fe6e:	801a      	strh	r2, [r3, #0]
      if ( xp < 0 ) break;
 800fe70:	187b      	adds	r3, r7, r1
 800fe72:	2200      	movs	r2, #0
 800fe74:	5e9b      	ldrsh	r3, [r3, r2]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	da00      	bge.n	800fe7c <_UG_PutText+0x284>
 800fe7a:	e083      	b.n	800ff84 <_UG_PutText+0x38c>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 800fe7c:	2319      	movs	r3, #25
 800fe7e:	18fb      	adds	r3, r7, r3
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	2201      	movs	r2, #1
 800fe84:	4013      	ands	r3, r2
 800fe86:	d003      	beq.n	800fe90 <_UG_PutText+0x298>
 800fe88:	187b      	adds	r3, r7, r1
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	801a      	strh	r2, [r3, #0]
 800fe8e:	e00c      	b.n	800feaa <_UG_PutText+0x2b2>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 800fe90:	2319      	movs	r3, #25
 800fe92:	18fb      	adds	r3, r7, r3
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	2202      	movs	r2, #2
 800fe98:	4013      	ands	r3, r2
 800fe9a:	d006      	beq.n	800feaa <_UG_PutText+0x2b2>
 800fe9c:	2228      	movs	r2, #40	@ 0x28
 800fe9e:	18bb      	adds	r3, r7, r2
 800fea0:	18ba      	adds	r2, r7, r2
 800fea2:	2100      	movs	r1, #0
 800fea4:	5e52      	ldrsh	r2, [r2, r1]
 800fea6:	1052      	asrs	r2, r2, #1
 800fea8:	801a      	strh	r2, [r3, #0]
      xp += xs;
 800feaa:	2128      	movs	r1, #40	@ 0x28
 800feac:	187b      	adds	r3, r7, r1
 800feae:	881a      	ldrh	r2, [r3, #0]
 800feb0:	231c      	movs	r3, #28
 800feb2:	18fb      	adds	r3, r7, r3
 800feb4:	881b      	ldrh	r3, [r3, #0]
 800feb6:	18d3      	adds	r3, r2, r3
 800feb8:	b29a      	uxth	r2, r3
 800feba:	187b      	adds	r3, r7, r1
 800febc:	801a      	strh	r2, [r3, #0]


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800febe:	4b34      	ldr	r3, [pc, #208]	@ (800ff90 <_UG_PutText+0x398>)
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	222d      	movs	r2, #45	@ 0x2d
 800fec4:	5c9b      	ldrb	r3, [r3, r2]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d109      	bne.n	800fede <_UG_PutText+0x2e6>
           chr = _UG_DecodeUTF8(&str);
 800feca:	2324      	movs	r3, #36	@ 0x24
 800fecc:	18fc      	adds	r4, r7, r3
 800fece:	230c      	movs	r3, #12
 800fed0:	18fb      	adds	r3, r7, r3
 800fed2:	0018      	movs	r0, r3
 800fed4:	f7fe fee0 	bl	800ec98 <_UG_DecodeUTF8>
 800fed8:	0003      	movs	r3, r0
 800feda:	8023      	strh	r3, [r4, #0]
 800fedc:	e006      	b.n	800feec <_UG_PutText+0x2f4>
         }
         else{
           chr = *str++;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	1c5a      	adds	r2, r3, #1
 800fee2:	60fa      	str	r2, [r7, #12]
 800fee4:	781a      	ldrb	r2, [r3, #0]
 800fee6:	2324      	movs	r3, #36	@ 0x24
 800fee8:	18fb      	adds	r3, r7, r3
 800feea:	801a      	strh	r2, [r3, #0]
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 800feec:	2024      	movs	r0, #36	@ 0x24
 800feee:	183b      	adds	r3, r7, r0
 800fef0:	881b      	ldrh	r3, [r3, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d048      	beq.n	800ff88 <_UG_PutText+0x390>
           return;
         }
         else if(chr=='\n'){
 800fef6:	183b      	adds	r3, r7, r0
 800fef8:	881b      	ldrh	r3, [r3, #0]
 800fefa:	2b0a      	cmp	r3, #10
 800fefc:	d02b      	beq.n	800ff56 <_UG_PutText+0x35e>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	8a1e      	ldrh	r6, [r3, #16]
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	8a5b      	ldrh	r3, [r3, #18]
 800ff06:	2212      	movs	r2, #18
 800ff08:	18bc      	adds	r4, r7, r2
 800ff0a:	2126      	movs	r1, #38	@ 0x26
 800ff0c:	187a      	adds	r2, r7, r1
 800ff0e:	2100      	movs	r1, #0
 800ff10:	5e55      	ldrsh	r5, [r2, r1]
 800ff12:	2128      	movs	r1, #40	@ 0x28
 800ff14:	187a      	adds	r2, r7, r1
 800ff16:	2100      	movs	r1, #0
 800ff18:	5e51      	ldrsh	r1, [r2, r1]
 800ff1a:	183a      	adds	r2, r7, r0
 800ff1c:	8810      	ldrh	r0, [r2, #0]
 800ff1e:	9300      	str	r3, [sp, #0]
 800ff20:	0033      	movs	r3, r6
 800ff22:	002a      	movs	r2, r5
 800ff24:	f7ff f914 	bl	800f150 <_UG_PutChar>
 800ff28:	0003      	movs	r3, r0
 800ff2a:	8023      	strh	r3, [r4, #0]
         if(w!=-1)
 800ff2c:	2212      	movs	r2, #18
 800ff2e:	18bb      	adds	r3, r7, r2
 800ff30:	2000      	movs	r0, #0
 800ff32:	5e1b      	ldrsh	r3, [r3, r0]
 800ff34:	3301      	adds	r3, #1
 800ff36:	d0c2      	beq.n	800febe <_UG_PutText+0x2c6>
           xp += w + char_h_space;
 800ff38:	18bb      	adds	r3, r7, r2
 800ff3a:	881a      	ldrh	r2, [r3, #0]
 800ff3c:	2316      	movs	r3, #22
 800ff3e:	18fb      	adds	r3, r7, r3
 800ff40:	881b      	ldrh	r3, [r3, #0]
 800ff42:	18d3      	adds	r3, r2, r3
 800ff44:	b29a      	uxth	r2, r3
 800ff46:	2128      	movs	r1, #40	@ 0x28
 800ff48:	187b      	adds	r3, r7, r1
 800ff4a:	881b      	ldrh	r3, [r3, #0]
 800ff4c:	18d3      	adds	r3, r2, r3
 800ff4e:	b29a      	uxth	r2, r3
 800ff50:	187b      	adds	r3, r7, r1
 800ff52:	801a      	strh	r2, [r3, #0]
 800ff54:	e7b3      	b.n	800febe <_UG_PutText+0x2c6>
           break;
 800ff56:	46c0      	nop			@ (mov r8, r8)
      }
      yp += char_height + char_v_space;
 800ff58:	231e      	movs	r3, #30
 800ff5a:	18fb      	adds	r3, r7, r3
 800ff5c:	881a      	ldrh	r2, [r3, #0]
 800ff5e:	2314      	movs	r3, #20
 800ff60:	18fb      	adds	r3, r7, r3
 800ff62:	881b      	ldrh	r3, [r3, #0]
 800ff64:	18d3      	adds	r3, r2, r3
 800ff66:	b29a      	uxth	r2, r3
 800ff68:	2126      	movs	r1, #38	@ 0x26
 800ff6a:	187b      	adds	r3, r7, r1
 800ff6c:	881b      	ldrh	r3, [r3, #0]
 800ff6e:	18d3      	adds	r3, r2, r3
 800ff70:	b29a      	uxth	r2, r3
 800ff72:	187b      	adds	r3, r7, r1
 800ff74:	801a      	strh	r2, [r3, #0]
      sl=0;
 800ff76:	e70d      	b.n	800fd94 <_UG_PutText+0x19c>
     return;
 800ff78:	46c0      	nop			@ (mov r8, r8)
 800ff7a:	e006      	b.n	800ff8a <_UG_PutText+0x392>
     return;
 800ff7c:	46c0      	nop			@ (mov r8, r8)
 800ff7e:	e004      	b.n	800ff8a <_UG_PutText+0x392>
        return;
 800ff80:	46c0      	nop			@ (mov r8, r8)
 800ff82:	e002      	b.n	800ff8a <_UG_PutText+0x392>
      if ( xp < 0 ) break;
 800ff84:	46c0      	nop			@ (mov r8, r8)
 800ff86:	e000      	b.n	800ff8a <_UG_PutText+0x392>
           return;
 800ff88:	46c0      	nop			@ (mov r8, r8)
   }
}
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	b00d      	add	sp, #52	@ 0x34
 800ff8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff90:	20000b3c 	.word	0x20000b3c

0800ff94 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 800ff94:	b5b0      	push	{r4, r5, r7, lr}
 800ff96:	b084      	sub	sp, #16
 800ff98:	af02      	add	r7, sp, #8
 800ff9a:	0005      	movs	r5, r0
 800ff9c:	000c      	movs	r4, r1
 800ff9e:	0010      	movs	r0, r2
 800ffa0:	0019      	movs	r1, r3
 800ffa2:	1dbb      	adds	r3, r7, #6
 800ffa4:	1c2a      	adds	r2, r5, #0
 800ffa6:	801a      	strh	r2, [r3, #0]
 800ffa8:	1d3b      	adds	r3, r7, #4
 800ffaa:	1c22      	adds	r2, r4, #0
 800ffac:	801a      	strh	r2, [r3, #0]
 800ffae:	1cbb      	adds	r3, r7, #2
 800ffb0:	1c02      	adds	r2, r0, #0
 800ffb2:	801a      	strh	r2, [r3, #0]
 800ffb4:	003b      	movs	r3, r7
 800ffb6:	1c0a      	adds	r2, r1, #0
 800ffb8:	801a      	strh	r2, [r3, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 800ffba:	1cbb      	adds	r3, r7, #2
 800ffbc:	881b      	ldrh	r3, [r3, #0]
 800ffbe:	3b01      	subs	r3, #1
 800ffc0:	b29b      	uxth	r3, r3
 800ffc2:	b21c      	sxth	r4, r3
 800ffc4:	69bb      	ldr	r3, [r7, #24]
 800ffc6:	1c9a      	adds	r2, r3, #2
 800ffc8:	61ba      	str	r2, [r7, #24]
 800ffca:	881b      	ldrh	r3, [r3, #0]
 800ffcc:	1d3a      	adds	r2, r7, #4
 800ffce:	2500      	movs	r5, #0
 800ffd0:	5f55      	ldrsh	r5, [r2, r5]
 800ffd2:	1d3a      	adds	r2, r7, #4
 800ffd4:	2100      	movs	r1, #0
 800ffd6:	5e51      	ldrsh	r1, [r2, r1]
 800ffd8:	1dba      	adds	r2, r7, #6
 800ffda:	2000      	movs	r0, #0
 800ffdc:	5e10      	ldrsh	r0, [r2, r0]
 800ffde:	9300      	str	r3, [sp, #0]
 800ffe0:	002b      	movs	r3, r5
 800ffe2:	0022      	movs	r2, r4
 800ffe4:	f7fe fbd8 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 800ffe8:	1d3b      	adds	r3, r7, #4
 800ffea:	881b      	ldrh	r3, [r3, #0]
 800ffec:	3301      	adds	r3, #1
 800ffee:	b29b      	uxth	r3, r3
 800fff0:	b219      	sxth	r1, r3
 800fff2:	003b      	movs	r3, r7
 800fff4:	881b      	ldrh	r3, [r3, #0]
 800fff6:	3b01      	subs	r3, #1
 800fff8:	b29b      	uxth	r3, r3
 800fffa:	b21d      	sxth	r5, r3
 800fffc:	69bb      	ldr	r3, [r7, #24]
 800fffe:	1c9a      	adds	r2, r3, #2
 8010000:	61ba      	str	r2, [r7, #24]
 8010002:	881b      	ldrh	r3, [r3, #0]
 8010004:	1dba      	adds	r2, r7, #6
 8010006:	2400      	movs	r4, #0
 8010008:	5f14      	ldrsh	r4, [r2, r4]
 801000a:	1dba      	adds	r2, r7, #6
 801000c:	2000      	movs	r0, #0
 801000e:	5e10      	ldrsh	r0, [r2, r0]
 8010010:	9300      	str	r3, [sp, #0]
 8010012:	002b      	movs	r3, r5
 8010014:	0022      	movs	r2, r4
 8010016:	f7fe fbbf 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 801001a:	69bb      	ldr	r3, [r7, #24]
 801001c:	1c9a      	adds	r2, r3, #2
 801001e:	61ba      	str	r2, [r7, #24]
 8010020:	881b      	ldrh	r3, [r3, #0]
 8010022:	003a      	movs	r2, r7
 8010024:	2500      	movs	r5, #0
 8010026:	5f55      	ldrsh	r5, [r2, r5]
 8010028:	1cba      	adds	r2, r7, #2
 801002a:	2400      	movs	r4, #0
 801002c:	5f14      	ldrsh	r4, [r2, r4]
 801002e:	003a      	movs	r2, r7
 8010030:	2100      	movs	r1, #0
 8010032:	5e51      	ldrsh	r1, [r2, r1]
 8010034:	1dba      	adds	r2, r7, #6
 8010036:	2000      	movs	r0, #0
 8010038:	5e10      	ldrsh	r0, [r2, r0]
 801003a:	9300      	str	r3, [sp, #0]
 801003c:	002b      	movs	r3, r5
 801003e:	0022      	movs	r2, r4
 8010040:	f7fe fbaa 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8010044:	003b      	movs	r3, r7
 8010046:	881b      	ldrh	r3, [r3, #0]
 8010048:	3b01      	subs	r3, #1
 801004a:	b29b      	uxth	r3, r3
 801004c:	b21d      	sxth	r5, r3
 801004e:	69bb      	ldr	r3, [r7, #24]
 8010050:	1c9a      	adds	r2, r3, #2
 8010052:	61ba      	str	r2, [r7, #24]
 8010054:	881b      	ldrh	r3, [r3, #0]
 8010056:	1cba      	adds	r2, r7, #2
 8010058:	2400      	movs	r4, #0
 801005a:	5f14      	ldrsh	r4, [r2, r4]
 801005c:	1d3a      	adds	r2, r7, #4
 801005e:	2100      	movs	r1, #0
 8010060:	5e51      	ldrsh	r1, [r2, r1]
 8010062:	1cba      	adds	r2, r7, #2
 8010064:	2000      	movs	r0, #0
 8010066:	5e10      	ldrsh	r0, [r2, r0]
 8010068:	9300      	str	r3, [sp, #0]
 801006a:	002b      	movs	r3, r5
 801006c:	0022      	movs	r2, r4
 801006e:	f7fe fb93 	bl	800e798 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8010072:	1dbb      	adds	r3, r7, #6
 8010074:	881b      	ldrh	r3, [r3, #0]
 8010076:	3301      	adds	r3, #1
 8010078:	b29b      	uxth	r3, r3
 801007a:	b218      	sxth	r0, r3
 801007c:	1d3b      	adds	r3, r7, #4
 801007e:	881b      	ldrh	r3, [r3, #0]
 8010080:	3301      	adds	r3, #1
 8010082:	b29b      	uxth	r3, r3
 8010084:	b219      	sxth	r1, r3
 8010086:	1cbb      	adds	r3, r7, #2
 8010088:	881b      	ldrh	r3, [r3, #0]
 801008a:	3b02      	subs	r3, #2
 801008c:	b29b      	uxth	r3, r3
 801008e:	b21c      	sxth	r4, r3
 8010090:	1d3b      	adds	r3, r7, #4
 8010092:	881b      	ldrh	r3, [r3, #0]
 8010094:	3301      	adds	r3, #1
 8010096:	b29b      	uxth	r3, r3
 8010098:	b21d      	sxth	r5, r3
 801009a:	69bb      	ldr	r3, [r7, #24]
 801009c:	1c9a      	adds	r2, r3, #2
 801009e:	61ba      	str	r2, [r7, #24]
 80100a0:	881b      	ldrh	r3, [r3, #0]
 80100a2:	9300      	str	r3, [sp, #0]
 80100a4:	002b      	movs	r3, r5
 80100a6:	0022      	movs	r2, r4
 80100a8:	f7fe fb76 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 80100ac:	1dbb      	adds	r3, r7, #6
 80100ae:	881b      	ldrh	r3, [r3, #0]
 80100b0:	3301      	adds	r3, #1
 80100b2:	b29b      	uxth	r3, r3
 80100b4:	b218      	sxth	r0, r3
 80100b6:	1d3b      	adds	r3, r7, #4
 80100b8:	881b      	ldrh	r3, [r3, #0]
 80100ba:	3302      	adds	r3, #2
 80100bc:	b29b      	uxth	r3, r3
 80100be:	b219      	sxth	r1, r3
 80100c0:	1dbb      	adds	r3, r7, #6
 80100c2:	881b      	ldrh	r3, [r3, #0]
 80100c4:	3301      	adds	r3, #1
 80100c6:	b29b      	uxth	r3, r3
 80100c8:	b21c      	sxth	r4, r3
 80100ca:	003b      	movs	r3, r7
 80100cc:	881b      	ldrh	r3, [r3, #0]
 80100ce:	3b02      	subs	r3, #2
 80100d0:	b29b      	uxth	r3, r3
 80100d2:	b21d      	sxth	r5, r3
 80100d4:	69bb      	ldr	r3, [r7, #24]
 80100d6:	1c9a      	adds	r2, r3, #2
 80100d8:	61ba      	str	r2, [r7, #24]
 80100da:	881b      	ldrh	r3, [r3, #0]
 80100dc:	9300      	str	r3, [sp, #0]
 80100de:	002b      	movs	r3, r5
 80100e0:	0022      	movs	r2, r4
 80100e2:	f7fe fb59 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 80100e6:	1dbb      	adds	r3, r7, #6
 80100e8:	881b      	ldrh	r3, [r3, #0]
 80100ea:	3301      	adds	r3, #1
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	b218      	sxth	r0, r3
 80100f0:	003b      	movs	r3, r7
 80100f2:	881b      	ldrh	r3, [r3, #0]
 80100f4:	3b01      	subs	r3, #1
 80100f6:	b29b      	uxth	r3, r3
 80100f8:	b219      	sxth	r1, r3
 80100fa:	1cbb      	adds	r3, r7, #2
 80100fc:	881b      	ldrh	r3, [r3, #0]
 80100fe:	3b01      	subs	r3, #1
 8010100:	b29b      	uxth	r3, r3
 8010102:	b21c      	sxth	r4, r3
 8010104:	003b      	movs	r3, r7
 8010106:	881b      	ldrh	r3, [r3, #0]
 8010108:	3b01      	subs	r3, #1
 801010a:	b29b      	uxth	r3, r3
 801010c:	b21d      	sxth	r5, r3
 801010e:	69bb      	ldr	r3, [r7, #24]
 8010110:	1c9a      	adds	r2, r3, #2
 8010112:	61ba      	str	r2, [r7, #24]
 8010114:	881b      	ldrh	r3, [r3, #0]
 8010116:	9300      	str	r3, [sp, #0]
 8010118:	002b      	movs	r3, r5
 801011a:	0022      	movs	r2, r4
 801011c:	f7fe fb3c 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8010120:	1cbb      	adds	r3, r7, #2
 8010122:	881b      	ldrh	r3, [r3, #0]
 8010124:	3b01      	subs	r3, #1
 8010126:	b29b      	uxth	r3, r3
 8010128:	b218      	sxth	r0, r3
 801012a:	1d3b      	adds	r3, r7, #4
 801012c:	881b      	ldrh	r3, [r3, #0]
 801012e:	3301      	adds	r3, #1
 8010130:	b29b      	uxth	r3, r3
 8010132:	b219      	sxth	r1, r3
 8010134:	1cbb      	adds	r3, r7, #2
 8010136:	881b      	ldrh	r3, [r3, #0]
 8010138:	3b01      	subs	r3, #1
 801013a:	b29b      	uxth	r3, r3
 801013c:	b21c      	sxth	r4, r3
 801013e:	003b      	movs	r3, r7
 8010140:	881b      	ldrh	r3, [r3, #0]
 8010142:	3b02      	subs	r3, #2
 8010144:	b29b      	uxth	r3, r3
 8010146:	b21d      	sxth	r5, r3
 8010148:	69bb      	ldr	r3, [r7, #24]
 801014a:	1c9a      	adds	r2, r3, #2
 801014c:	61ba      	str	r2, [r7, #24]
 801014e:	881b      	ldrh	r3, [r3, #0]
 8010150:	9300      	str	r3, [sp, #0]
 8010152:	002b      	movs	r3, r5
 8010154:	0022      	movs	r2, r4
 8010156:	f7fe fb1f 	bl	800e798 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 801015a:	1dbb      	adds	r3, r7, #6
 801015c:	881b      	ldrh	r3, [r3, #0]
 801015e:	3302      	adds	r3, #2
 8010160:	b29b      	uxth	r3, r3
 8010162:	b218      	sxth	r0, r3
 8010164:	1d3b      	adds	r3, r7, #4
 8010166:	881b      	ldrh	r3, [r3, #0]
 8010168:	3302      	adds	r3, #2
 801016a:	b29b      	uxth	r3, r3
 801016c:	b219      	sxth	r1, r3
 801016e:	1cbb      	adds	r3, r7, #2
 8010170:	881b      	ldrh	r3, [r3, #0]
 8010172:	3b03      	subs	r3, #3
 8010174:	b29b      	uxth	r3, r3
 8010176:	b21c      	sxth	r4, r3
 8010178:	1d3b      	adds	r3, r7, #4
 801017a:	881b      	ldrh	r3, [r3, #0]
 801017c:	3302      	adds	r3, #2
 801017e:	b29b      	uxth	r3, r3
 8010180:	b21d      	sxth	r5, r3
 8010182:	69bb      	ldr	r3, [r7, #24]
 8010184:	1c9a      	adds	r2, r3, #2
 8010186:	61ba      	str	r2, [r7, #24]
 8010188:	881b      	ldrh	r3, [r3, #0]
 801018a:	9300      	str	r3, [sp, #0]
 801018c:	002b      	movs	r3, r5
 801018e:	0022      	movs	r2, r4
 8010190:	f7fe fb02 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8010194:	1dbb      	adds	r3, r7, #6
 8010196:	881b      	ldrh	r3, [r3, #0]
 8010198:	3302      	adds	r3, #2
 801019a:	b29b      	uxth	r3, r3
 801019c:	b218      	sxth	r0, r3
 801019e:	1d3b      	adds	r3, r7, #4
 80101a0:	881b      	ldrh	r3, [r3, #0]
 80101a2:	3303      	adds	r3, #3
 80101a4:	b29b      	uxth	r3, r3
 80101a6:	b219      	sxth	r1, r3
 80101a8:	1dbb      	adds	r3, r7, #6
 80101aa:	881b      	ldrh	r3, [r3, #0]
 80101ac:	3302      	adds	r3, #2
 80101ae:	b29b      	uxth	r3, r3
 80101b0:	b21c      	sxth	r4, r3
 80101b2:	003b      	movs	r3, r7
 80101b4:	881b      	ldrh	r3, [r3, #0]
 80101b6:	3b03      	subs	r3, #3
 80101b8:	b29b      	uxth	r3, r3
 80101ba:	b21d      	sxth	r5, r3
 80101bc:	69bb      	ldr	r3, [r7, #24]
 80101be:	1c9a      	adds	r2, r3, #2
 80101c0:	61ba      	str	r2, [r7, #24]
 80101c2:	881b      	ldrh	r3, [r3, #0]
 80101c4:	9300      	str	r3, [sp, #0]
 80101c6:	002b      	movs	r3, r5
 80101c8:	0022      	movs	r2, r4
 80101ca:	f7fe fae5 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 80101ce:	1dbb      	adds	r3, r7, #6
 80101d0:	881b      	ldrh	r3, [r3, #0]
 80101d2:	3302      	adds	r3, #2
 80101d4:	b29b      	uxth	r3, r3
 80101d6:	b218      	sxth	r0, r3
 80101d8:	003b      	movs	r3, r7
 80101da:	881b      	ldrh	r3, [r3, #0]
 80101dc:	3b02      	subs	r3, #2
 80101de:	b29b      	uxth	r3, r3
 80101e0:	b219      	sxth	r1, r3
 80101e2:	1cbb      	adds	r3, r7, #2
 80101e4:	881b      	ldrh	r3, [r3, #0]
 80101e6:	3b02      	subs	r3, #2
 80101e8:	b29b      	uxth	r3, r3
 80101ea:	b21c      	sxth	r4, r3
 80101ec:	003b      	movs	r3, r7
 80101ee:	881b      	ldrh	r3, [r3, #0]
 80101f0:	3b02      	subs	r3, #2
 80101f2:	b29b      	uxth	r3, r3
 80101f4:	b21d      	sxth	r5, r3
 80101f6:	69bb      	ldr	r3, [r7, #24]
 80101f8:	1c9a      	adds	r2, r3, #2
 80101fa:	61ba      	str	r2, [r7, #24]
 80101fc:	881b      	ldrh	r3, [r3, #0]
 80101fe:	9300      	str	r3, [sp, #0]
 8010200:	002b      	movs	r3, r5
 8010202:	0022      	movs	r2, r4
 8010204:	f7fe fac8 	bl	800e798 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8010208:	1cbb      	adds	r3, r7, #2
 801020a:	881b      	ldrh	r3, [r3, #0]
 801020c:	3b02      	subs	r3, #2
 801020e:	b29b      	uxth	r3, r3
 8010210:	b218      	sxth	r0, r3
 8010212:	1d3b      	adds	r3, r7, #4
 8010214:	881b      	ldrh	r3, [r3, #0]
 8010216:	3302      	adds	r3, #2
 8010218:	b29b      	uxth	r3, r3
 801021a:	b219      	sxth	r1, r3
 801021c:	1cbb      	adds	r3, r7, #2
 801021e:	881b      	ldrh	r3, [r3, #0]
 8010220:	3b02      	subs	r3, #2
 8010222:	b29b      	uxth	r3, r3
 8010224:	b21a      	sxth	r2, r3
 8010226:	003b      	movs	r3, r7
 8010228:	881b      	ldrh	r3, [r3, #0]
 801022a:	3b03      	subs	r3, #3
 801022c:	b29b      	uxth	r3, r3
 801022e:	b21c      	sxth	r4, r3
 8010230:	69bb      	ldr	r3, [r7, #24]
 8010232:	881b      	ldrh	r3, [r3, #0]
 8010234:	9300      	str	r3, [sp, #0]
 8010236:	0023      	movs	r3, r4
 8010238:	f7fe faae 	bl	800e798 <UG_DrawLine>
}
 801023c:	46c0      	nop			@ (mov r8, r8)
 801023e:	46bd      	mov	sp, r7
 8010240:	b002      	add	sp, #8
 8010242:	bdb0      	pop	{r4, r5, r7, pc}

08010244 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b082      	sub	sp, #8
 8010248:	af00      	add	r7, sp, #0
 801024a:	0002      	movs	r2, r0
 801024c:	6039      	str	r1, [r7, #0]
 801024e:	1dfb      	adds	r3, r7, #7
 8010250:	701a      	strb	r2, [r3, #0]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010252:	1dfb      	adds	r3, r7, #7
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	2b03      	cmp	r3, #3
 8010258:	d814      	bhi.n	8010284 <UG_DriverRegister+0x40>

   gui->driver[type].driver = driver;
 801025a:	4b0c      	ldr	r3, [pc, #48]	@ (801028c <UG_DriverRegister+0x48>)
 801025c:	681a      	ldr	r2, [r3, #0]
 801025e:	1dfb      	adds	r3, r7, #7
 8010260:	781b      	ldrb	r3, [r3, #0]
 8010262:	330a      	adds	r3, #10
 8010264:	00db      	lsls	r3, r3, #3
 8010266:	18d3      	adds	r3, r2, r3
 8010268:	3304      	adds	r3, #4
 801026a:	683a      	ldr	r2, [r7, #0]
 801026c:	601a      	str	r2, [r3, #0]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 801026e:	4b07      	ldr	r3, [pc, #28]	@ (801028c <UG_DriverRegister+0x48>)
 8010270:	681a      	ldr	r2, [r3, #0]
 8010272:	1dfb      	adds	r3, r7, #7
 8010274:	781b      	ldrb	r3, [r3, #0]
 8010276:	330a      	adds	r3, #10
 8010278:	00db      	lsls	r3, r3, #3
 801027a:	18d3      	adds	r3, r2, r3
 801027c:	3308      	adds	r3, #8
 801027e:	2203      	movs	r2, #3
 8010280:	701a      	strb	r2, [r3, #0]
 8010282:	e000      	b.n	8010286 <UG_DriverRegister+0x42>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010284:	46c0      	nop			@ (mov r8, r8)
}
 8010286:	46bd      	mov	sp, r7
 8010288:	b002      	add	sp, #8
 801028a:	bd80      	pop	{r7, pc}
 801028c:	20000b3c 	.word	0x20000b3c

08010290 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b082      	sub	sp, #8
 8010294:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 8010296:	4b61      	ldr	r3, [pc, #388]	@ (801041c <UG_Update+0x18c>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2252      	movs	r2, #82	@ 0x52
 801029c:	5c9b      	ldrb	r3, [r3, r2]
 801029e:	001a      	movs	r2, r3
 80102a0:	2301      	movs	r3, #1
 80102a2:	4013      	ands	r3, r2
 80102a4:	d00a      	beq.n	80102bc <UG_Update+0x2c>
 80102a6:	4b5d      	ldr	r3, [pc, #372]	@ (801041c <UG_Update+0x18c>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	2252      	movs	r2, #82	@ 0x52
 80102ac:	5c9a      	ldrb	r2, [r3, r2]
 80102ae:	4b5b      	ldr	r3, [pc, #364]	@ (801041c <UG_Update+0x18c>)
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	2101      	movs	r1, #1
 80102b4:	438a      	bics	r2, r1
 80102b6:	b2d1      	uxtb	r1, r2
 80102b8:	2252      	movs	r2, #82	@ 0x52
 80102ba:	5499      	strb	r1, [r3, r2]

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 80102bc:	4b57      	ldr	r3, [pc, #348]	@ (801041c <UG_Update+0x18c>)
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	68da      	ldr	r2, [r3, #12]
 80102c2:	4b56      	ldr	r3, [pc, #344]	@ (801041c <UG_Update+0x18c>)
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	691b      	ldr	r3, [r3, #16]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d100      	bne.n	80102ce <UG_Update+0x3e>
 80102cc:	e071      	b.n	80103b2 <UG_Update+0x122>
   {
      if ( gui->next_window != NULL )
 80102ce:	4b53      	ldr	r3, [pc, #332]	@ (801041c <UG_Update+0x18c>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	68db      	ldr	r3, [r3, #12]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d06c      	beq.n	80103b2 <UG_Update+0x122>
      {
         gui->last_window = gui->active_window;
 80102d8:	4b50      	ldr	r3, [pc, #320]	@ (801041c <UG_Update+0x18c>)
 80102da:	681a      	ldr	r2, [r3, #0]
 80102dc:	4b4f      	ldr	r3, [pc, #316]	@ (801041c <UG_Update+0x18c>)
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	6912      	ldr	r2, [r2, #16]
 80102e2:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 80102e4:	4b4d      	ldr	r3, [pc, #308]	@ (801041c <UG_Update+0x18c>)
 80102e6:	681a      	ldr	r2, [r3, #0]
 80102e8:	4b4c      	ldr	r3, [pc, #304]	@ (801041c <UG_Update+0x18c>)
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	68d2      	ldr	r2, [r2, #12]
 80102ee:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 80102f0:	4b4a      	ldr	r3, [pc, #296]	@ (801041c <UG_Update+0x18c>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	695b      	ldr	r3, [r3, #20]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d045      	beq.n	8010386 <UG_Update+0xf6>
 80102fa:	4b48      	ldr	r3, [pc, #288]	@ (801041c <UG_Update+0x18c>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	695b      	ldr	r3, [r3, #20]
 8010300:	7d9b      	ldrb	r3, [r3, #22]
 8010302:	001a      	movs	r2, r3
 8010304:	2302      	movs	r3, #2
 8010306:	4013      	ands	r3, r2
 8010308:	d03d      	beq.n	8010386 <UG_Update+0xf6>
 801030a:	4b44      	ldr	r3, [pc, #272]	@ (801041c <UG_Update+0x18c>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	695b      	ldr	r3, [r3, #20]
 8010310:	7a1b      	ldrb	r3, [r3, #8]
 8010312:	001a      	movs	r2, r3
 8010314:	2308      	movs	r3, #8
 8010316:	4013      	ands	r3, r2
 8010318:	d035      	beq.n	8010386 <UG_Update+0xf6>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 801031a:	4b40      	ldr	r3, [pc, #256]	@ (801041c <UG_Update+0x18c>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	695b      	ldr	r3, [r3, #20]
 8010320:	220e      	movs	r2, #14
 8010322:	5e9a      	ldrsh	r2, [r3, r2]
 8010324:	4b3d      	ldr	r3, [pc, #244]	@ (801041c <UG_Update+0x18c>)
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	691b      	ldr	r3, [r3, #16]
 801032a:	210e      	movs	r1, #14
 801032c:	5e5b      	ldrsh	r3, [r3, r1]
 801032e:	429a      	cmp	r2, r3
 8010330:	d123      	bne.n	801037a <UG_Update+0xea>
 8010332:	4b3a      	ldr	r3, [pc, #232]	@ (801041c <UG_Update+0x18c>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	695b      	ldr	r3, [r3, #20]
 8010338:	2212      	movs	r2, #18
 801033a:	5e9a      	ldrsh	r2, [r3, r2]
 801033c:	4b37      	ldr	r3, [pc, #220]	@ (801041c <UG_Update+0x18c>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	691b      	ldr	r3, [r3, #16]
 8010342:	2112      	movs	r1, #18
 8010344:	5e5b      	ldrsh	r3, [r3, r1]
 8010346:	429a      	cmp	r2, r3
 8010348:	d117      	bne.n	801037a <UG_Update+0xea>
 801034a:	4b34      	ldr	r3, [pc, #208]	@ (801041c <UG_Update+0x18c>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	695b      	ldr	r3, [r3, #20]
 8010350:	2210      	movs	r2, #16
 8010352:	5e9a      	ldrsh	r2, [r3, r2]
 8010354:	4b31      	ldr	r3, [pc, #196]	@ (801041c <UG_Update+0x18c>)
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	691b      	ldr	r3, [r3, #16]
 801035a:	2110      	movs	r1, #16
 801035c:	5e5b      	ldrsh	r3, [r3, r1]
 801035e:	429a      	cmp	r2, r3
 8010360:	d10b      	bne.n	801037a <UG_Update+0xea>
 8010362:	4b2e      	ldr	r3, [pc, #184]	@ (801041c <UG_Update+0x18c>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	695b      	ldr	r3, [r3, #20]
 8010368:	2214      	movs	r2, #20
 801036a:	5e9a      	ldrsh	r2, [r3, r2]
 801036c:	4b2b      	ldr	r3, [pc, #172]	@ (801041c <UG_Update+0x18c>)
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	691b      	ldr	r3, [r3, #16]
 8010372:	2114      	movs	r1, #20
 8010374:	5e5b      	ldrsh	r3, [r3, r1]
 8010376:	429a      	cmp	r2, r3
 8010378:	d005      	beq.n	8010386 <UG_Update+0xf6>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 801037a:	4b28      	ldr	r3, [pc, #160]	@ (801041c <UG_Update+0x18c>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	695b      	ldr	r3, [r3, #20]
 8010380:	0018      	movs	r0, r3
 8010382:	f000 f84d 	bl	8010420 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8010386:	4b25      	ldr	r3, [pc, #148]	@ (801041c <UG_Update+0x18c>)
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	691b      	ldr	r3, [r3, #16]
 801038c:	7a1a      	ldrb	r2, [r3, #8]
 801038e:	4b23      	ldr	r3, [pc, #140]	@ (801041c <UG_Update+0x18c>)
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	691b      	ldr	r3, [r3, #16]
 8010394:	2140      	movs	r1, #64	@ 0x40
 8010396:	438a      	bics	r2, r1
 8010398:	b2d2      	uxtb	r2, r2
 801039a:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 801039c:	4b1f      	ldr	r3, [pc, #124]	@ (801041c <UG_Update+0x18c>)
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	691b      	ldr	r3, [r3, #16]
 80103a2:	7a1a      	ldrb	r2, [r3, #8]
 80103a4:	4b1d      	ldr	r3, [pc, #116]	@ (801041c <UG_Update+0x18c>)
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	691b      	ldr	r3, [r3, #16]
 80103aa:	2128      	movs	r1, #40	@ 0x28
 80103ac:	430a      	orrs	r2, r1
 80103ae:	b2d2      	uxtb	r2, r2
 80103b0:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 80103b2:	4b1a      	ldr	r3, [pc, #104]	@ (801041c <UG_Update+0x18c>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	691b      	ldr	r3, [r3, #16]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d01f      	beq.n	80103fc <UG_Update+0x16c>
   {
      wnd = gui->active_window;
 80103bc:	4b17      	ldr	r3, [pc, #92]	@ (801041c <UG_Update+0x18c>)
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	7a1b      	ldrb	r3, [r3, #8]
 80103c8:	001a      	movs	r2, r3
 80103ca:	2320      	movs	r3, #32
 80103cc:	4013      	ands	r3, r2
 80103ce:	d003      	beq.n	80103d8 <UG_Update+0x148>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	0018      	movs	r0, r3
 80103d4:	f000 f904 	bl	80105e0 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	7a1b      	ldrb	r3, [r3, #8]
 80103dc:	001a      	movs	r2, r3
 80103de:	2308      	movs	r3, #8
 80103e0:	4013      	ands	r3, r2
 80103e2:	d00b      	beq.n	80103fc <UG_Update+0x16c>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	0018      	movs	r0, r3
 80103e8:	f7ff fa54 	bl	800f894 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	0018      	movs	r0, r3
 80103f0:	f7ff fb46 	bl	800fa80 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	0018      	movs	r0, r3
 80103f8:	f7ff fba2 	bl	800fb40 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 80103fc:	4b07      	ldr	r3, [pc, #28]	@ (801041c <UG_Update+0x18c>)
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	689b      	ldr	r3, [r3, #8]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d004      	beq.n	8010412 <UG_Update+0x182>
     gui->device->flush();
 8010408:	4b04      	ldr	r3, [pc, #16]	@ (801041c <UG_Update+0x18c>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	689b      	ldr	r3, [r3, #8]
 8010410:	4798      	blx	r3
   }
}
 8010412:	46c0      	nop			@ (mov r8, r8)
 8010414:	46bd      	mov	sp, r7
 8010416:	b002      	add	sp, #8
 8010418:	bd80      	pop	{r7, pc}
 801041a:	46c0      	nop			@ (mov r8, r8)
 801041c:	20000b3c 	.word	0x20000b3c

08010420 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8010420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010422:	b08f      	sub	sp, #60	@ 0x3c
 8010424:	af02      	add	r7, sp, #8
 8010426:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d100      	bne.n	8010430 <_UG_WindowDrawTitle+0x10>
 801042e:	e0cd      	b.n	80105cc <_UG_WindowDrawTitle+0x1ac>
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	7a1b      	ldrb	r3, [r3, #8]
 8010434:	001a      	movs	r2, r3
 8010436:	2302      	movs	r3, #2
 8010438:	4013      	ands	r3, r2
 801043a:	d100      	bne.n	801043e <_UG_WindowDrawTitle+0x1e>
 801043c:	e0c6      	b.n	80105cc <_UG_WindowDrawTitle+0x1ac>
   {
      xs = wnd->xs;
 801043e:	212e      	movs	r1, #46	@ 0x2e
 8010440:	187b      	adds	r3, r7, r1
 8010442:	687a      	ldr	r2, [r7, #4]
 8010444:	89d2      	ldrh	r2, [r2, #14]
 8010446:	801a      	strh	r2, [r3, #0]
      ys = wnd->ys;
 8010448:	202c      	movs	r0, #44	@ 0x2c
 801044a:	183b      	adds	r3, r7, r0
 801044c:	687a      	ldr	r2, [r7, #4]
 801044e:	8a12      	ldrh	r2, [r2, #16]
 8010450:	801a      	strh	r2, [r3, #0]
      xe = wnd->xe;
 8010452:	242a      	movs	r4, #42	@ 0x2a
 8010454:	193b      	adds	r3, r7, r4
 8010456:	687a      	ldr	r2, [r7, #4]
 8010458:	8a52      	ldrh	r2, [r2, #18]
 801045a:	801a      	strh	r2, [r3, #0]
      ye = wnd->ye;
 801045c:	2528      	movs	r5, #40	@ 0x28
 801045e:	197b      	adds	r3, r7, r5
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	8a92      	ldrh	r2, [r2, #20]
 8010464:	801a      	strh	r2, [r3, #0]

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	7d9b      	ldrb	r3, [r3, #22]
 801046a:	001a      	movs	r2, r3
 801046c:	2301      	movs	r3, #1
 801046e:	4013      	ands	r3, r2
 8010470:	d017      	beq.n	80104a2 <_UG_WindowDrawTitle+0x82>
      {
         xs+=3;
 8010472:	187b      	adds	r3, r7, r1
 8010474:	881b      	ldrh	r3, [r3, #0]
 8010476:	3303      	adds	r3, #3
 8010478:	b29a      	uxth	r2, r3
 801047a:	187b      	adds	r3, r7, r1
 801047c:	801a      	strh	r2, [r3, #0]
         ys+=3;
 801047e:	183b      	adds	r3, r7, r0
 8010480:	881b      	ldrh	r3, [r3, #0]
 8010482:	3303      	adds	r3, #3
 8010484:	b29a      	uxth	r2, r3
 8010486:	183b      	adds	r3, r7, r0
 8010488:	801a      	strh	r2, [r3, #0]
         xe-=3;
 801048a:	193b      	adds	r3, r7, r4
 801048c:	881b      	ldrh	r3, [r3, #0]
 801048e:	3b03      	subs	r3, #3
 8010490:	b29a      	uxth	r2, r3
 8010492:	193b      	adds	r3, r7, r4
 8010494:	801a      	strh	r2, [r3, #0]
         ye-=3;
 8010496:	197b      	adds	r3, r7, r5
 8010498:	881b      	ldrh	r3, [r3, #0]
 801049a:	3b03      	subs	r3, #3
 801049c:	b29a      	uxth	r2, r3
 801049e:	197b      	adds	r3, r7, r5
 80104a0:	801a      	strh	r2, [r3, #0]
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 80104a2:	4b4d      	ldr	r3, [pc, #308]	@ (80105d8 <_UG_WindowDrawTitle+0x1b8>)
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	691b      	ldr	r3, [r3, #16]
 80104a8:	687a      	ldr	r2, [r7, #4]
 80104aa:	429a      	cmp	r2, r3
 80104ac:	d109      	bne.n	80104c2 <_UG_WindowDrawTitle+0xa2>
      {
         txt.bc = wnd->title.bc;
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80104b2:	210c      	movs	r1, #12
 80104b4:	187b      	adds	r3, r7, r1
 80104b6:	825a      	strh	r2, [r3, #18]
         txt.fc = wnd->title.fc;
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80104bc:	187b      	adds	r3, r7, r1
 80104be:	821a      	strh	r2, [r3, #16]
 80104c0:	e008      	b.n	80104d4 <_UG_WindowDrawTitle+0xb4>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80104c6:	210c      	movs	r1, #12
 80104c8:	187b      	adds	r3, r7, r1
 80104ca:	825a      	strh	r2, [r3, #18]
         txt.fc = wnd->title.ifc;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80104d0:	187b      	adds	r3, r7, r1
 80104d2:	821a      	strh	r2, [r3, #16]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	222c      	movs	r2, #44	@ 0x2c
 80104d8:	5c9b      	ldrb	r3, [r3, r2]
 80104da:	001a      	movs	r2, r3
 80104dc:	212c      	movs	r1, #44	@ 0x2c
 80104de:	187b      	adds	r3, r7, r1
 80104e0:	881b      	ldrh	r3, [r3, #0]
 80104e2:	18d3      	adds	r3, r2, r3
 80104e4:	b29b      	uxth	r3, r3
 80104e6:	3b01      	subs	r3, #1
 80104e8:	b29b      	uxth	r3, r3
 80104ea:	b21d      	sxth	r5, r3
 80104ec:	260c      	movs	r6, #12
 80104ee:	19bb      	adds	r3, r7, r6
 80104f0:	8a5b      	ldrh	r3, [r3, #18]
 80104f2:	222a      	movs	r2, #42	@ 0x2a
 80104f4:	18ba      	adds	r2, r7, r2
 80104f6:	2000      	movs	r0, #0
 80104f8:	5e14      	ldrsh	r4, [r2, r0]
 80104fa:	187a      	adds	r2, r7, r1
 80104fc:	2000      	movs	r0, #0
 80104fe:	5e11      	ldrsh	r1, [r2, r0]
 8010500:	202e      	movs	r0, #46	@ 0x2e
 8010502:	183a      	adds	r2, r7, r0
 8010504:	2000      	movs	r0, #0
 8010506:	5e10      	ldrsh	r0, [r2, r0]
 8010508:	9300      	str	r3, [sp, #0]
 801050a:	002b      	movs	r3, r5
 801050c:	0022      	movs	r2, r4
 801050e:	f7fe f89d 	bl	800e64c <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	699a      	ldr	r2, [r3, #24]
 8010516:	19bb      	adds	r3, r7, r6
 8010518:	601a      	str	r2, [r3, #0]
      txt.font = wnd->title.font;
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	69da      	ldr	r2, [r3, #28]
 801051e:	19bb      	adds	r3, r7, r6
 8010520:	605a      	str	r2, [r3, #4]
      txt.a.xs = xs+3;
 8010522:	202e      	movs	r0, #46	@ 0x2e
 8010524:	183b      	adds	r3, r7, r0
 8010526:	881b      	ldrh	r3, [r3, #0]
 8010528:	3303      	adds	r3, #3
 801052a:	b29b      	uxth	r3, r3
 801052c:	b21a      	sxth	r2, r3
 801052e:	0031      	movs	r1, r6
 8010530:	187b      	adds	r3, r7, r1
 8010532:	811a      	strh	r2, [r3, #8]
      txt.a.ys = ys;
 8010534:	187b      	adds	r3, r7, r1
 8010536:	242c      	movs	r4, #44	@ 0x2c
 8010538:	193a      	adds	r2, r7, r4
 801053a:	8812      	ldrh	r2, [r2, #0]
 801053c:	815a      	strh	r2, [r3, #10]
      txt.a.xe = xe;
 801053e:	187b      	adds	r3, r7, r1
 8010540:	262a      	movs	r6, #42	@ 0x2a
 8010542:	19ba      	adds	r2, r7, r6
 8010544:	8812      	ldrh	r2, [r2, #0]
 8010546:	819a      	strh	r2, [r3, #12]
      txt.a.ye = ys+wnd->title.height-1;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	222c      	movs	r2, #44	@ 0x2c
 801054c:	5c9b      	ldrb	r3, [r3, r2]
 801054e:	001a      	movs	r2, r3
 8010550:	193b      	adds	r3, r7, r4
 8010552:	881b      	ldrh	r3, [r3, #0]
 8010554:	18d3      	adds	r3, r2, r3
 8010556:	b29b      	uxth	r3, r3
 8010558:	3b01      	subs	r3, #1
 801055a:	b29b      	uxth	r3, r3
 801055c:	b21a      	sxth	r2, r3
 801055e:	187b      	adds	r3, r7, r1
 8010560:	81da      	strh	r2, [r3, #14]
      txt.align = wnd->title.align;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2222      	movs	r2, #34	@ 0x22
 8010566:	5c9a      	ldrb	r2, [r3, r2]
 8010568:	187b      	adds	r3, r7, r1
 801056a:	751a      	strb	r2, [r3, #20]
      txt.h_space = wnd->title.h_space;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2220      	movs	r2, #32
 8010570:	569b      	ldrsb	r3, [r3, r2]
 8010572:	001a      	movs	r2, r3
 8010574:	187b      	adds	r3, r7, r1
 8010576:	82da      	strh	r2, [r3, #22]
      txt.v_space = wnd->title.v_space;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2221      	movs	r2, #33	@ 0x21
 801057c:	569b      	ldrsb	r3, [r3, r2]
 801057e:	001a      	movs	r2, r3
 8010580:	187b      	adds	r3, r7, r1
 8010582:	831a      	strh	r2, [r3, #24]
      _UG_PutText( &txt );
 8010584:	187b      	adds	r3, r7, r1
 8010586:	0018      	movs	r0, r3
 8010588:	f7ff fb36 	bl	800fbf8 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	222c      	movs	r2, #44	@ 0x2c
 8010590:	5c9b      	ldrb	r3, [r3, r2]
 8010592:	001a      	movs	r2, r3
 8010594:	193b      	adds	r3, r7, r4
 8010596:	881b      	ldrh	r3, [r3, #0]
 8010598:	18d3      	adds	r3, r2, r3
 801059a:	b29b      	uxth	r3, r3
 801059c:	b219      	sxth	r1, r3
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	222c      	movs	r2, #44	@ 0x2c
 80105a2:	5c9b      	ldrb	r3, [r3, r2]
 80105a4:	001a      	movs	r2, r3
 80105a6:	193b      	adds	r3, r7, r4
 80105a8:	881b      	ldrh	r3, [r3, #0]
 80105aa:	18d3      	adds	r3, r2, r3
 80105ac:	b29b      	uxth	r3, r3
 80105ae:	b21c      	sxth	r4, r3
 80105b0:	4d0a      	ldr	r5, [pc, #40]	@ (80105dc <_UG_WindowDrawTitle+0x1bc>)
 80105b2:	19bb      	adds	r3, r7, r6
 80105b4:	2200      	movs	r2, #0
 80105b6:	5e9a      	ldrsh	r2, [r3, r2]
 80105b8:	202e      	movs	r0, #46	@ 0x2e
 80105ba:	183b      	adds	r3, r7, r0
 80105bc:	2000      	movs	r0, #0
 80105be:	5e18      	ldrsh	r0, [r3, r0]
 80105c0:	9500      	str	r5, [sp, #0]
 80105c2:	0023      	movs	r3, r4
 80105c4:	f7fe f8e8 	bl	800e798 <UG_DrawLine>
      return UG_RESULT_OK;
 80105c8:	2300      	movs	r3, #0
 80105ca:	e001      	b.n	80105d0 <_UG_WindowDrawTitle+0x1b0>
   }
   return UG_RESULT_FAIL;
 80105cc:	2301      	movs	r3, #1
 80105ce:	425b      	negs	r3, r3
}
 80105d0:	0018      	movs	r0, r3
 80105d2:	46bd      	mov	sp, r7
 80105d4:	b00d      	add	sp, #52	@ 0x34
 80105d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105d8:	20000b3c 	.word	0x20000b3c
 80105dc:	00009d13 	.word	0x00009d13

080105e0 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80105e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105e2:	b089      	sub	sp, #36	@ 0x24
 80105e4:	af02      	add	r7, sp, #8
 80105e6:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80105e8:	2014      	movs	r0, #20
 80105ea:	183b      	adds	r3, r7, r0
 80105ec:	687a      	ldr	r2, [r7, #4]
 80105ee:	89d2      	ldrh	r2, [r2, #14]
 80105f0:	801a      	strh	r2, [r3, #0]
   ys = wnd->ys;
 80105f2:	2112      	movs	r1, #18
 80105f4:	187b      	adds	r3, r7, r1
 80105f6:	687a      	ldr	r2, [r7, #4]
 80105f8:	8a12      	ldrh	r2, [r2, #16]
 80105fa:	801a      	strh	r2, [r3, #0]
   xe = wnd->xe;
 80105fc:	2510      	movs	r5, #16
 80105fe:	197b      	adds	r3, r7, r5
 8010600:	687a      	ldr	r2, [r7, #4]
 8010602:	8a52      	ldrh	r2, [r2, #18]
 8010604:	801a      	strh	r2, [r3, #0]
   ye = wnd->ye;
 8010606:	240e      	movs	r4, #14
 8010608:	193b      	adds	r3, r7, r4
 801060a:	687a      	ldr	r2, [r7, #4]
 801060c:	8a92      	ldrh	r2, [r2, #20]
 801060e:	801a      	strh	r2, [r3, #0]

   wnd->state &= ~WND_STATE_UPDATE;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	7a1b      	ldrb	r3, [r3, #8]
 8010614:	2220      	movs	r2, #32
 8010616:	4393      	bics	r3, r2
 8010618:	b2da      	uxtb	r2, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	7a1b      	ldrb	r3, [r3, #8]
 8010622:	001a      	movs	r2, r3
 8010624:	2308      	movs	r3, #8
 8010626:	4013      	ands	r3, r2
 8010628:	d100      	bne.n	801062c <_UG_WindowUpdate+0x4c>
 801062a:	e0af      	b.n	801078c <_UG_WindowUpdate+0x1ac>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	7d9b      	ldrb	r3, [r3, #22]
 8010630:	001a      	movs	r2, r3
 8010632:	2301      	movs	r3, #1
 8010634:	4013      	ands	r3, r2
 8010636:	d033      	beq.n	80106a0 <_UG_WindowUpdate+0xc0>
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	7a1b      	ldrb	r3, [r3, #8]
 801063c:	001a      	movs	r2, r3
 801063e:	2340      	movs	r3, #64	@ 0x40
 8010640:	4013      	ands	r3, r2
 8010642:	d12d      	bne.n	80106a0 <_UG_WindowUpdate+0xc0>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8010644:	193b      	adds	r3, r7, r4
 8010646:	2400      	movs	r4, #0
 8010648:	5f1c      	ldrsh	r4, [r3, r4]
 801064a:	197b      	adds	r3, r7, r5
 801064c:	2200      	movs	r2, #0
 801064e:	5e9a      	ldrsh	r2, [r3, r2]
 8010650:	000e      	movs	r6, r1
 8010652:	187b      	adds	r3, r7, r1
 8010654:	2100      	movs	r1, #0
 8010656:	5e59      	ldrsh	r1, [r3, r1]
 8010658:	0005      	movs	r5, r0
 801065a:	183b      	adds	r3, r7, r0
 801065c:	2000      	movs	r0, #0
 801065e:	5e18      	ldrsh	r0, [r3, r0]
 8010660:	4b56      	ldr	r3, [pc, #344]	@ (80107bc <_UG_WindowUpdate+0x1dc>)
 8010662:	9300      	str	r3, [sp, #0]
 8010664:	0023      	movs	r3, r4
 8010666:	f7ff fc95 	bl	800ff94 <_UG_DrawObjectFrame>
         xs+=3;
 801066a:	0028      	movs	r0, r5
 801066c:	183b      	adds	r3, r7, r0
 801066e:	881b      	ldrh	r3, [r3, #0]
 8010670:	3303      	adds	r3, #3
 8010672:	b29a      	uxth	r2, r3
 8010674:	183b      	adds	r3, r7, r0
 8010676:	801a      	strh	r2, [r3, #0]
         ys+=3;
 8010678:	19bb      	adds	r3, r7, r6
 801067a:	881b      	ldrh	r3, [r3, #0]
 801067c:	3303      	adds	r3, #3
 801067e:	b29a      	uxth	r2, r3
 8010680:	19bb      	adds	r3, r7, r6
 8010682:	801a      	strh	r2, [r3, #0]
         xe-=3;
 8010684:	2510      	movs	r5, #16
 8010686:	197b      	adds	r3, r7, r5
 8010688:	881b      	ldrh	r3, [r3, #0]
 801068a:	3b03      	subs	r3, #3
 801068c:	b29a      	uxth	r2, r3
 801068e:	197b      	adds	r3, r7, r5
 8010690:	801a      	strh	r2, [r3, #0]
         ye-=3;
 8010692:	240e      	movs	r4, #14
 8010694:	193b      	adds	r3, r7, r4
 8010696:	881b      	ldrh	r3, [r3, #0]
 8010698:	3b03      	subs	r3, #3
 801069a:	b29a      	uxth	r2, r3
 801069c:	193b      	adds	r3, r7, r4
 801069e:	801a      	strh	r2, [r3, #0]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	7d9b      	ldrb	r3, [r3, #22]
 80106a4:	001a      	movs	r2, r3
 80106a6:	2302      	movs	r3, #2
 80106a8:	4013      	ands	r3, r2
 80106aa:	d01e      	beq.n	80106ea <_UG_WindowUpdate+0x10a>
      {
         _UG_WindowDrawTitle( wnd );
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	0018      	movs	r0, r3
 80106b0:	f7ff feb6 	bl	8010420 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	222c      	movs	r2, #44	@ 0x2c
 80106b8:	5c9b      	ldrb	r3, [r3, r2]
 80106ba:	001a      	movs	r2, r3
 80106bc:	2112      	movs	r1, #18
 80106be:	187b      	adds	r3, r7, r1
 80106c0:	881b      	ldrh	r3, [r3, #0]
 80106c2:	18d3      	adds	r3, r2, r3
 80106c4:	b29b      	uxth	r3, r3
 80106c6:	3301      	adds	r3, #1
 80106c8:	b29a      	uxth	r2, r3
 80106ca:	187b      	adds	r3, r7, r1
 80106cc:	801a      	strh	r2, [r3, #0]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	7a1b      	ldrb	r3, [r3, #8]
 80106d2:	001a      	movs	r2, r3
 80106d4:	2340      	movs	r3, #64	@ 0x40
 80106d6:	4013      	ands	r3, r2
 80106d8:	d007      	beq.n	80106ea <_UG_WindowUpdate+0x10a>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	7a1b      	ldrb	r3, [r3, #8]
 80106de:	2240      	movs	r2, #64	@ 0x40
 80106e0:	4393      	bics	r3, r2
 80106e2:	b2da      	uxtb	r2, r3
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	721a      	strb	r2, [r3, #8]
            return;
 80106e8:	e064      	b.n	80107b4 <_UG_WindowUpdate+0x1d4>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	899b      	ldrh	r3, [r3, #12]
 80106ee:	220e      	movs	r2, #14
 80106f0:	18ba      	adds	r2, r7, r2
 80106f2:	2500      	movs	r5, #0
 80106f4:	5f55      	ldrsh	r5, [r2, r5]
 80106f6:	2210      	movs	r2, #16
 80106f8:	18ba      	adds	r2, r7, r2
 80106fa:	2400      	movs	r4, #0
 80106fc:	5f14      	ldrsh	r4, [r2, r4]
 80106fe:	2212      	movs	r2, #18
 8010700:	18ba      	adds	r2, r7, r2
 8010702:	2100      	movs	r1, #0
 8010704:	5e51      	ldrsh	r1, [r2, r1]
 8010706:	2214      	movs	r2, #20
 8010708:	18ba      	adds	r2, r7, r2
 801070a:	2000      	movs	r0, #0
 801070c:	5e10      	ldrsh	r0, [r2, r0]
 801070e:	9300      	str	r3, [sp, #0]
 8010710:	002b      	movs	r3, r5
 8010712:	0022      	movs	r2, r4
 8010714:	f7fd ff9a 	bl	800e64c <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	781a      	ldrb	r2, [r3, #0]
 801071c:	230c      	movs	r3, #12
 801071e:	18fb      	adds	r3, r7, r3
 8010720:	801a      	strh	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8010722:	2316      	movs	r3, #22
 8010724:	18fb      	adds	r3, r7, r3
 8010726:	2200      	movs	r2, #0
 8010728:	801a      	strh	r2, [r3, #0]
 801072a:	e026      	b.n	801077a <_UG_WindowUpdate+0x19a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	685a      	ldr	r2, [r3, #4]
 8010730:	2316      	movs	r3, #22
 8010732:	18fb      	adds	r3, r7, r3
 8010734:	881b      	ldrh	r3, [r3, #0]
 8010736:	015b      	lsls	r3, r3, #5
 8010738:	18d3      	adds	r3, r2, r3
 801073a:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 801073c:	68bb      	ldr	r3, [r7, #8]
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	001a      	movs	r2, r3
 8010742:	2301      	movs	r3, #1
 8010744:	4013      	ands	r3, r2
 8010746:	d112      	bne.n	801076e <_UG_WindowUpdate+0x18e>
 8010748:	68bb      	ldr	r3, [r7, #8]
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	001a      	movs	r2, r3
 801074e:	2302      	movs	r3, #2
 8010750:	4013      	ands	r3, r2
 8010752:	d00c      	beq.n	801076e <_UG_WindowUpdate+0x18e>
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	781b      	ldrb	r3, [r3, #0]
 8010758:	001a      	movs	r2, r3
 801075a:	2308      	movs	r3, #8
 801075c:	4013      	ands	r3, r2
 801075e:	d006      	beq.n	801076e <_UG_WindowUpdate+0x18e>
 8010760:	68bb      	ldr	r3, [r7, #8]
 8010762:	781b      	ldrb	r3, [r3, #0]
 8010764:	2260      	movs	r2, #96	@ 0x60
 8010766:	4313      	orrs	r3, r2
 8010768:	b2da      	uxtb	r2, r3
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 801076e:	2116      	movs	r1, #22
 8010770:	187b      	adds	r3, r7, r1
 8010772:	881a      	ldrh	r2, [r3, #0]
 8010774:	187b      	adds	r3, r7, r1
 8010776:	3201      	adds	r2, #1
 8010778:	801a      	strh	r2, [r3, #0]
 801077a:	2316      	movs	r3, #22
 801077c:	18fa      	adds	r2, r7, r3
 801077e:	230c      	movs	r3, #12
 8010780:	18fb      	adds	r3, r7, r3
 8010782:	8812      	ldrh	r2, [r2, #0]
 8010784:	881b      	ldrh	r3, [r3, #0]
 8010786:	429a      	cmp	r2, r3
 8010788:	d3d0      	bcc.n	801072c <_UG_WindowUpdate+0x14c>
 801078a:	e013      	b.n	80107b4 <_UG_WindowUpdate+0x1d4>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	200e      	movs	r0, #14
 8010790:	5e18      	ldrsh	r0, [r3, r0]
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	210e      	movs	r1, #14
 8010796:	5e59      	ldrsh	r1, [r3, r1]
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	2212      	movs	r2, #18
 801079c:	5e9a      	ldrsh	r2, [r3, r2]
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2414      	movs	r4, #20
 80107a2:	5f1c      	ldrsh	r4, [r3, r4]
 80107a4:	4b06      	ldr	r3, [pc, #24]	@ (80107c0 <_UG_WindowUpdate+0x1e0>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	2550      	movs	r5, #80	@ 0x50
 80107aa:	5b5b      	ldrh	r3, [r3, r5]
 80107ac:	9300      	str	r3, [sp, #0]
 80107ae:	0023      	movs	r3, r4
 80107b0:	f7fd ff4c 	bl	800e64c <UG_FillFrame>
   }
}
 80107b4:	46bd      	mov	sp, r7
 80107b6:	b007      	add	sp, #28
 80107b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107ba:	46c0      	nop			@ (mov r8, r8)
 80107bc:	08018750 	.word	0x08018750
 80107c0:	20000b3c 	.word	0x20000b3c

080107c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80107c4:	b580      	push	{r7, lr}
 80107c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80107c8:	4914      	ldr	r1, [pc, #80]	@ (801081c <MX_USB_DEVICE_Init+0x58>)
 80107ca:	4b15      	ldr	r3, [pc, #84]	@ (8010820 <MX_USB_DEVICE_Init+0x5c>)
 80107cc:	2200      	movs	r2, #0
 80107ce:	0018      	movs	r0, r3
 80107d0:	f7fb ff98 	bl	800c704 <USBD_Init>
 80107d4:	1e03      	subs	r3, r0, #0
 80107d6:	d001      	beq.n	80107dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80107d8:	f7f2 fa30 	bl	8002c3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80107dc:	4a11      	ldr	r2, [pc, #68]	@ (8010824 <MX_USB_DEVICE_Init+0x60>)
 80107de:	4b10      	ldr	r3, [pc, #64]	@ (8010820 <MX_USB_DEVICE_Init+0x5c>)
 80107e0:	0011      	movs	r1, r2
 80107e2:	0018      	movs	r0, r3
 80107e4:	f7fb ffbf 	bl	800c766 <USBD_RegisterClass>
 80107e8:	1e03      	subs	r3, r0, #0
 80107ea:	d001      	beq.n	80107f0 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 80107ec:	f7f2 fa26 	bl	8002c3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80107f0:	4a0d      	ldr	r2, [pc, #52]	@ (8010828 <MX_USB_DEVICE_Init+0x64>)
 80107f2:	4b0b      	ldr	r3, [pc, #44]	@ (8010820 <MX_USB_DEVICE_Init+0x5c>)
 80107f4:	0011      	movs	r1, r2
 80107f6:	0018      	movs	r0, r3
 80107f8:	f7fb fed4 	bl	800c5a4 <USBD_CDC_RegisterInterface>
 80107fc:	1e03      	subs	r3, r0, #0
 80107fe:	d001      	beq.n	8010804 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 8010800:	f7f2 fa1c 	bl	8002c3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010804:	4b06      	ldr	r3, [pc, #24]	@ (8010820 <MX_USB_DEVICE_Init+0x5c>)
 8010806:	0018      	movs	r0, r3
 8010808:	f7fb ffcd 	bl	800c7a6 <USBD_Start>
 801080c:	1e03      	subs	r3, r0, #0
 801080e:	d001      	beq.n	8010814 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 8010810:	f7f2 fa14 	bl	8002c3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010814:	46c0      	nop			@ (mov r8, r8)
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}
 801081a:	46c0      	nop			@ (mov r8, r8)
 801081c:	200001b4 	.word	0x200001b4
 8010820:	20000b58 	.word	0x20000b58
 8010824:	20000090 	.word	0x20000090
 8010828:	200001a4 	.word	0x200001a4

0801082c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010830:	4907      	ldr	r1, [pc, #28]	@ (8010850 <CDC_Init_FS+0x24>)
 8010832:	4b08      	ldr	r3, [pc, #32]	@ (8010854 <CDC_Init_FS+0x28>)
 8010834:	2200      	movs	r2, #0
 8010836:	0018      	movs	r0, r3
 8010838:	f7fb fecf 	bl	800c5da <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801083c:	4a06      	ldr	r2, [pc, #24]	@ (8010858 <CDC_Init_FS+0x2c>)
 801083e:	4b05      	ldr	r3, [pc, #20]	@ (8010854 <CDC_Init_FS+0x28>)
 8010840:	0011      	movs	r1, r2
 8010842:	0018      	movs	r0, r3
 8010844:	f7fb fee5 	bl	800c612 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010848:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801084a:	0018      	movs	r0, r3
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}
 8010850:	2000121c 	.word	0x2000121c
 8010854:	20000b58 	.word	0x20000b58
 8010858:	20000e1c 	.word	0x20000e1c

0801085c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010860:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010862:	0018      	movs	r0, r3
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}

08010868 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
 801086e:	6039      	str	r1, [r7, #0]
 8010870:	0011      	movs	r1, r2
 8010872:	1dfb      	adds	r3, r7, #7
 8010874:	1c02      	adds	r2, r0, #0
 8010876:	701a      	strb	r2, [r3, #0]
 8010878:	1d3b      	adds	r3, r7, #4
 801087a:	1c0a      	adds	r2, r1, #0
 801087c:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801087e:	1dfb      	adds	r3, r7, #7
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	2b23      	cmp	r3, #35	@ 0x23
 8010884:	d804      	bhi.n	8010890 <CDC_Control_FS+0x28>
 8010886:	009a      	lsls	r2, r3, #2
 8010888:	4b04      	ldr	r3, [pc, #16]	@ (801089c <CDC_Control_FS+0x34>)
 801088a:	18d3      	adds	r3, r2, r3
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010890:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 8010892:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010894:	0018      	movs	r0, r3
 8010896:	46bd      	mov	sp, r7
 8010898:	b002      	add	sp, #8
 801089a:	bd80      	pop	{r7, pc}
 801089c:	08018804 	.word	0x08018804

080108a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b082      	sub	sp, #8
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
 80108a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80108aa:	687a      	ldr	r2, [r7, #4]
 80108ac:	4b06      	ldr	r3, [pc, #24]	@ (80108c8 <CDC_Receive_FS+0x28>)
 80108ae:	0011      	movs	r1, r2
 80108b0:	0018      	movs	r0, r3
 80108b2:	f7fb feae 	bl	800c612 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80108b6:	4b04      	ldr	r3, [pc, #16]	@ (80108c8 <CDC_Receive_FS+0x28>)
 80108b8:	0018      	movs	r0, r3
 80108ba:	f7fb fef5 	bl	800c6a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80108be:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80108c0:	0018      	movs	r0, r3
 80108c2:	46bd      	mov	sp, r7
 80108c4:	b002      	add	sp, #8
 80108c6:	bd80      	pop	{r7, pc}
 80108c8:	20000b58 	.word	0x20000b58

080108cc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80108cc:	b5b0      	push	{r4, r5, r7, lr}
 80108ce:	b084      	sub	sp, #16
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	000a      	movs	r2, r1
 80108d6:	1cbb      	adds	r3, r7, #2
 80108d8:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 80108da:	230f      	movs	r3, #15
 80108dc:	18fb      	adds	r3, r7, r3
 80108de:	2200      	movs	r2, #0
 80108e0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80108e2:	4a11      	ldr	r2, [pc, #68]	@ (8010928 <CDC_Transmit_FS+0x5c>)
 80108e4:	23ae      	movs	r3, #174	@ 0xae
 80108e6:	009b      	lsls	r3, r3, #2
 80108e8:	58d3      	ldr	r3, [r2, r3]
 80108ea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80108ec:	68ba      	ldr	r2, [r7, #8]
 80108ee:	2385      	movs	r3, #133	@ 0x85
 80108f0:	009b      	lsls	r3, r3, #2
 80108f2:	58d3      	ldr	r3, [r2, r3]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d001      	beq.n	80108fc <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 80108f8:	2301      	movs	r3, #1
 80108fa:	e010      	b.n	801091e <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80108fc:	1cbb      	adds	r3, r7, #2
 80108fe:	881a      	ldrh	r2, [r3, #0]
 8010900:	6879      	ldr	r1, [r7, #4]
 8010902:	4b09      	ldr	r3, [pc, #36]	@ (8010928 <CDC_Transmit_FS+0x5c>)
 8010904:	0018      	movs	r0, r3
 8010906:	f7fb fe68 	bl	800c5da <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801090a:	250f      	movs	r5, #15
 801090c:	197c      	adds	r4, r7, r5
 801090e:	4b06      	ldr	r3, [pc, #24]	@ (8010928 <CDC_Transmit_FS+0x5c>)
 8010910:	0018      	movs	r0, r3
 8010912:	f7fb fe92 	bl	800c63a <USBD_CDC_TransmitPacket>
 8010916:	0003      	movs	r3, r0
 8010918:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 801091a:	197b      	adds	r3, r7, r5
 801091c:	781b      	ldrb	r3, [r3, #0]
}
 801091e:	0018      	movs	r0, r3
 8010920:	46bd      	mov	sp, r7
 8010922:	b004      	add	sp, #16
 8010924:	bdb0      	pop	{r4, r5, r7, pc}
 8010926:	46c0      	nop			@ (mov r8, r8)
 8010928:	20000b58 	.word	0x20000b58

0801092c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b082      	sub	sp, #8
 8010930:	af00      	add	r7, sp, #0
 8010932:	0002      	movs	r2, r0
 8010934:	6039      	str	r1, [r7, #0]
 8010936:	1dfb      	adds	r3, r7, #7
 8010938:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801093a:	683b      	ldr	r3, [r7, #0]
 801093c:	2212      	movs	r2, #18
 801093e:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010940:	4b02      	ldr	r3, [pc, #8]	@ (801094c <USBD_FS_DeviceDescriptor+0x20>)
}
 8010942:	0018      	movs	r0, r3
 8010944:	46bd      	mov	sp, r7
 8010946:	b002      	add	sp, #8
 8010948:	bd80      	pop	{r7, pc}
 801094a:	46c0      	nop			@ (mov r8, r8)
 801094c:	200001d0 	.word	0x200001d0

08010950 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b082      	sub	sp, #8
 8010954:	af00      	add	r7, sp, #0
 8010956:	0002      	movs	r2, r0
 8010958:	6039      	str	r1, [r7, #0]
 801095a:	1dfb      	adds	r3, r7, #7
 801095c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	2204      	movs	r2, #4
 8010962:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010964:	4b02      	ldr	r3, [pc, #8]	@ (8010970 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010966:	0018      	movs	r0, r3
 8010968:	46bd      	mov	sp, r7
 801096a:	b002      	add	sp, #8
 801096c:	bd80      	pop	{r7, pc}
 801096e:	46c0      	nop			@ (mov r8, r8)
 8010970:	200001e4 	.word	0x200001e4

08010974 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b082      	sub	sp, #8
 8010978:	af00      	add	r7, sp, #0
 801097a:	0002      	movs	r2, r0
 801097c:	6039      	str	r1, [r7, #0]
 801097e:	1dfb      	adds	r3, r7, #7
 8010980:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8010982:	1dfb      	adds	r3, r7, #7
 8010984:	781b      	ldrb	r3, [r3, #0]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d106      	bne.n	8010998 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801098a:	683a      	ldr	r2, [r7, #0]
 801098c:	4908      	ldr	r1, [pc, #32]	@ (80109b0 <USBD_FS_ProductStrDescriptor+0x3c>)
 801098e:	4b09      	ldr	r3, [pc, #36]	@ (80109b4 <USBD_FS_ProductStrDescriptor+0x40>)
 8010990:	0018      	movs	r0, r3
 8010992:	f7fc ffc5 	bl	800d920 <USBD_GetString>
 8010996:	e005      	b.n	80109a4 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010998:	683a      	ldr	r2, [r7, #0]
 801099a:	4905      	ldr	r1, [pc, #20]	@ (80109b0 <USBD_FS_ProductStrDescriptor+0x3c>)
 801099c:	4b05      	ldr	r3, [pc, #20]	@ (80109b4 <USBD_FS_ProductStrDescriptor+0x40>)
 801099e:	0018      	movs	r0, r3
 80109a0:	f7fc ffbe 	bl	800d920 <USBD_GetString>
  }
  return USBD_StrDesc;
 80109a4:	4b02      	ldr	r3, [pc, #8]	@ (80109b0 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 80109a6:	0018      	movs	r0, r3
 80109a8:	46bd      	mov	sp, r7
 80109aa:	b002      	add	sp, #8
 80109ac:	bd80      	pop	{r7, pc}
 80109ae:	46c0      	nop			@ (mov r8, r8)
 80109b0:	2000161c 	.word	0x2000161c
 80109b4:	080151d4 	.word	0x080151d4

080109b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b082      	sub	sp, #8
 80109bc:	af00      	add	r7, sp, #0
 80109be:	0002      	movs	r2, r0
 80109c0:	6039      	str	r1, [r7, #0]
 80109c2:	1dfb      	adds	r3, r7, #7
 80109c4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80109c6:	683a      	ldr	r2, [r7, #0]
 80109c8:	4904      	ldr	r1, [pc, #16]	@ (80109dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80109ca:	4b05      	ldr	r3, [pc, #20]	@ (80109e0 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 80109cc:	0018      	movs	r0, r3
 80109ce:	f7fc ffa7 	bl	800d920 <USBD_GetString>
  return USBD_StrDesc;
 80109d2:	4b02      	ldr	r3, [pc, #8]	@ (80109dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 80109d4:	0018      	movs	r0, r3
 80109d6:	46bd      	mov	sp, r7
 80109d8:	b002      	add	sp, #8
 80109da:	bd80      	pop	{r7, pc}
 80109dc:	2000161c 	.word	0x2000161c
 80109e0:	080151ec 	.word	0x080151ec

080109e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b082      	sub	sp, #8
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	0002      	movs	r2, r0
 80109ec:	6039      	str	r1, [r7, #0]
 80109ee:	1dfb      	adds	r3, r7, #7
 80109f0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	221a      	movs	r2, #26
 80109f6:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80109f8:	f000 f84c 	bl	8010a94 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80109fc:	4b02      	ldr	r3, [pc, #8]	@ (8010a08 <USBD_FS_SerialStrDescriptor+0x24>)
}
 80109fe:	0018      	movs	r0, r3
 8010a00:	46bd      	mov	sp, r7
 8010a02:	b002      	add	sp, #8
 8010a04:	bd80      	pop	{r7, pc}
 8010a06:	46c0      	nop			@ (mov r8, r8)
 8010a08:	200001e8 	.word	0x200001e8

08010a0c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b082      	sub	sp, #8
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	0002      	movs	r2, r0
 8010a14:	6039      	str	r1, [r7, #0]
 8010a16:	1dfb      	adds	r3, r7, #7
 8010a18:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8010a1a:	1dfb      	adds	r3, r7, #7
 8010a1c:	781b      	ldrb	r3, [r3, #0]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d106      	bne.n	8010a30 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010a22:	683a      	ldr	r2, [r7, #0]
 8010a24:	4908      	ldr	r1, [pc, #32]	@ (8010a48 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8010a26:	4b09      	ldr	r3, [pc, #36]	@ (8010a4c <USBD_FS_ConfigStrDescriptor+0x40>)
 8010a28:	0018      	movs	r0, r3
 8010a2a:	f7fc ff79 	bl	800d920 <USBD_GetString>
 8010a2e:	e005      	b.n	8010a3c <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010a30:	683a      	ldr	r2, [r7, #0]
 8010a32:	4905      	ldr	r1, [pc, #20]	@ (8010a48 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8010a34:	4b05      	ldr	r3, [pc, #20]	@ (8010a4c <USBD_FS_ConfigStrDescriptor+0x40>)
 8010a36:	0018      	movs	r0, r3
 8010a38:	f7fc ff72 	bl	800d920 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010a3c:	4b02      	ldr	r3, [pc, #8]	@ (8010a48 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8010a3e:	0018      	movs	r0, r3
 8010a40:	46bd      	mov	sp, r7
 8010a42:	b002      	add	sp, #8
 8010a44:	bd80      	pop	{r7, pc}
 8010a46:	46c0      	nop			@ (mov r8, r8)
 8010a48:	2000161c 	.word	0x2000161c
 8010a4c:	08015200 	.word	0x08015200

08010a50 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b082      	sub	sp, #8
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	0002      	movs	r2, r0
 8010a58:	6039      	str	r1, [r7, #0]
 8010a5a:	1dfb      	adds	r3, r7, #7
 8010a5c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8010a5e:	1dfb      	adds	r3, r7, #7
 8010a60:	781b      	ldrb	r3, [r3, #0]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d106      	bne.n	8010a74 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010a66:	683a      	ldr	r2, [r7, #0]
 8010a68:	4908      	ldr	r1, [pc, #32]	@ (8010a8c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8010a6a:	4b09      	ldr	r3, [pc, #36]	@ (8010a90 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8010a6c:	0018      	movs	r0, r3
 8010a6e:	f7fc ff57 	bl	800d920 <USBD_GetString>
 8010a72:	e005      	b.n	8010a80 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010a74:	683a      	ldr	r2, [r7, #0]
 8010a76:	4905      	ldr	r1, [pc, #20]	@ (8010a8c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8010a78:	4b05      	ldr	r3, [pc, #20]	@ (8010a90 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8010a7a:	0018      	movs	r0, r3
 8010a7c:	f7fc ff50 	bl	800d920 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010a80:	4b02      	ldr	r3, [pc, #8]	@ (8010a8c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8010a82:	0018      	movs	r0, r3
 8010a84:	46bd      	mov	sp, r7
 8010a86:	b002      	add	sp, #8
 8010a88:	bd80      	pop	{r7, pc}
 8010a8a:	46c0      	nop			@ (mov r8, r8)
 8010a8c:	2000161c 	.word	0x2000161c
 8010a90:	0801520c 	.word	0x0801520c

08010a94 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b084      	sub	sp, #16
 8010a98:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010a9a:	4b10      	ldr	r3, [pc, #64]	@ (8010adc <Get_SerialNum+0x48>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8010ae0 <Get_SerialNum+0x4c>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8010ae4 <Get_SerialNum+0x50>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010aac:	68fa      	ldr	r2, [r7, #12]
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	18d3      	adds	r3, r2, r3
 8010ab2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d00b      	beq.n	8010ad2 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010aba:	490b      	ldr	r1, [pc, #44]	@ (8010ae8 <Get_SerialNum+0x54>)
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	2208      	movs	r2, #8
 8010ac0:	0018      	movs	r0, r3
 8010ac2:	f000 f815 	bl	8010af0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010ac6:	4909      	ldr	r1, [pc, #36]	@ (8010aec <Get_SerialNum+0x58>)
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	2204      	movs	r2, #4
 8010acc:	0018      	movs	r0, r3
 8010ace:	f000 f80f 	bl	8010af0 <IntToUnicode>
  }
}
 8010ad2:	46c0      	nop			@ (mov r8, r8)
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	b004      	add	sp, #16
 8010ad8:	bd80      	pop	{r7, pc}
 8010ada:	46c0      	nop			@ (mov r8, r8)
 8010adc:	1ffff7ac 	.word	0x1ffff7ac
 8010ae0:	1ffff7b0 	.word	0x1ffff7b0
 8010ae4:	1ffff7b4 	.word	0x1ffff7b4
 8010ae8:	200001ea 	.word	0x200001ea
 8010aec:	200001fa 	.word	0x200001fa

08010af0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b086      	sub	sp, #24
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	60f8      	str	r0, [r7, #12]
 8010af8:	60b9      	str	r1, [r7, #8]
 8010afa:	1dfb      	adds	r3, r7, #7
 8010afc:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8010afe:	2117      	movs	r1, #23
 8010b00:	187b      	adds	r3, r7, r1
 8010b02:	2200      	movs	r2, #0
 8010b04:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8010b06:	187b      	adds	r3, r7, r1
 8010b08:	2200      	movs	r2, #0
 8010b0a:	701a      	strb	r2, [r3, #0]
 8010b0c:	e02f      	b.n	8010b6e <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	0f1b      	lsrs	r3, r3, #28
 8010b12:	2b09      	cmp	r3, #9
 8010b14:	d80d      	bhi.n	8010b32 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	0f1b      	lsrs	r3, r3, #28
 8010b1a:	b2da      	uxtb	r2, r3
 8010b1c:	2317      	movs	r3, #23
 8010b1e:	18fb      	adds	r3, r7, r3
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	005b      	lsls	r3, r3, #1
 8010b24:	0019      	movs	r1, r3
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	185b      	adds	r3, r3, r1
 8010b2a:	3230      	adds	r2, #48	@ 0x30
 8010b2c:	b2d2      	uxtb	r2, r2
 8010b2e:	701a      	strb	r2, [r3, #0]
 8010b30:	e00c      	b.n	8010b4c <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	0f1b      	lsrs	r3, r3, #28
 8010b36:	b2da      	uxtb	r2, r3
 8010b38:	2317      	movs	r3, #23
 8010b3a:	18fb      	adds	r3, r7, r3
 8010b3c:	781b      	ldrb	r3, [r3, #0]
 8010b3e:	005b      	lsls	r3, r3, #1
 8010b40:	0019      	movs	r1, r3
 8010b42:	68bb      	ldr	r3, [r7, #8]
 8010b44:	185b      	adds	r3, r3, r1
 8010b46:	3237      	adds	r2, #55	@ 0x37
 8010b48:	b2d2      	uxtb	r2, r2
 8010b4a:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	011b      	lsls	r3, r3, #4
 8010b50:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010b52:	2117      	movs	r1, #23
 8010b54:	187b      	adds	r3, r7, r1
 8010b56:	781b      	ldrb	r3, [r3, #0]
 8010b58:	005b      	lsls	r3, r3, #1
 8010b5a:	3301      	adds	r3, #1
 8010b5c:	68ba      	ldr	r2, [r7, #8]
 8010b5e:	18d3      	adds	r3, r2, r3
 8010b60:	2200      	movs	r2, #0
 8010b62:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010b64:	187b      	adds	r3, r7, r1
 8010b66:	781a      	ldrb	r2, [r3, #0]
 8010b68:	187b      	adds	r3, r7, r1
 8010b6a:	3201      	adds	r2, #1
 8010b6c:	701a      	strb	r2, [r3, #0]
 8010b6e:	2317      	movs	r3, #23
 8010b70:	18fa      	adds	r2, r7, r3
 8010b72:	1dfb      	adds	r3, r7, #7
 8010b74:	7812      	ldrb	r2, [r2, #0]
 8010b76:	781b      	ldrb	r3, [r3, #0]
 8010b78:	429a      	cmp	r2, r3
 8010b7a:	d3c8      	bcc.n	8010b0e <IntToUnicode+0x1e>
  }
}
 8010b7c:	46c0      	nop			@ (mov r8, r8)
 8010b7e:	46c0      	nop			@ (mov r8, r8)
 8010b80:	46bd      	mov	sp, r7
 8010b82:	b006      	add	sp, #24
 8010b84:	bd80      	pop	{r7, pc}
	...

08010b88 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b084      	sub	sp, #16
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	4a0e      	ldr	r2, [pc, #56]	@ (8010bd0 <HAL_PCD_MspInit+0x48>)
 8010b96:	4293      	cmp	r3, r2
 8010b98:	d115      	bne.n	8010bc6 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8010bd4 <HAL_PCD_MspInit+0x4c>)
 8010b9c:	69da      	ldr	r2, [r3, #28]
 8010b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8010bd4 <HAL_PCD_MspInit+0x4c>)
 8010ba0:	2180      	movs	r1, #128	@ 0x80
 8010ba2:	0409      	lsls	r1, r1, #16
 8010ba4:	430a      	orrs	r2, r1
 8010ba6:	61da      	str	r2, [r3, #28]
 8010ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8010bd4 <HAL_PCD_MspInit+0x4c>)
 8010baa:	69da      	ldr	r2, [r3, #28]
 8010bac:	2380      	movs	r3, #128	@ 0x80
 8010bae:	041b      	lsls	r3, r3, #16
 8010bb0:	4013      	ands	r3, r2
 8010bb2:	60fb      	str	r3, [r7, #12]
 8010bb4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	2100      	movs	r1, #0
 8010bba:	201f      	movs	r0, #31
 8010bbc:	f7f3 f97c 	bl	8003eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8010bc0:	201f      	movs	r0, #31
 8010bc2:	f7f3 f98e 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010bc6:	46c0      	nop			@ (mov r8, r8)
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	b004      	add	sp, #16
 8010bcc:	bd80      	pop	{r7, pc}
 8010bce:	46c0      	nop			@ (mov r8, r8)
 8010bd0:	40005c00 	.word	0x40005c00
 8010bd4:	40021000 	.word	0x40021000

08010bd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b082      	sub	sp, #8
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010be0:	687a      	ldr	r2, [r7, #4]
 8010be2:	23b6      	movs	r3, #182	@ 0xb6
 8010be4:	009b      	lsls	r3, r3, #2
 8010be6:	58d2      	ldr	r2, [r2, r3]
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	21a6      	movs	r1, #166	@ 0xa6
 8010bec:	0089      	lsls	r1, r1, #2
 8010bee:	468c      	mov	ip, r1
 8010bf0:	4463      	add	r3, ip
 8010bf2:	0019      	movs	r1, r3
 8010bf4:	0010      	movs	r0, r2
 8010bf6:	f7fb fe29 	bl	800c84c <USBD_LL_SetupStage>
}
 8010bfa:	46c0      	nop			@ (mov r8, r8)
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	b002      	add	sp, #8
 8010c00:	bd80      	pop	{r7, pc}

08010c02 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c02:	b590      	push	{r4, r7, lr}
 8010c04:	b083      	sub	sp, #12
 8010c06:	af00      	add	r7, sp, #0
 8010c08:	6078      	str	r0, [r7, #4]
 8010c0a:	000a      	movs	r2, r1
 8010c0c:	1cfb      	adds	r3, r7, #3
 8010c0e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010c10:	687a      	ldr	r2, [r7, #4]
 8010c12:	23b6      	movs	r3, #182	@ 0xb6
 8010c14:	009b      	lsls	r3, r3, #2
 8010c16:	58d4      	ldr	r4, [r2, r3]
 8010c18:	1cfb      	adds	r3, r7, #3
 8010c1a:	781a      	ldrb	r2, [r3, #0]
 8010c1c:	6878      	ldr	r0, [r7, #4]
 8010c1e:	23b2      	movs	r3, #178	@ 0xb2
 8010c20:	0059      	lsls	r1, r3, #1
 8010c22:	0013      	movs	r3, r2
 8010c24:	009b      	lsls	r3, r3, #2
 8010c26:	189b      	adds	r3, r3, r2
 8010c28:	00db      	lsls	r3, r3, #3
 8010c2a:	18c3      	adds	r3, r0, r3
 8010c2c:	185b      	adds	r3, r3, r1
 8010c2e:	681a      	ldr	r2, [r3, #0]
 8010c30:	1cfb      	adds	r3, r7, #3
 8010c32:	781b      	ldrb	r3, [r3, #0]
 8010c34:	0019      	movs	r1, r3
 8010c36:	0020      	movs	r0, r4
 8010c38:	f7fb fe66 	bl	800c908 <USBD_LL_DataOutStage>
}
 8010c3c:	46c0      	nop			@ (mov r8, r8)
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	b003      	add	sp, #12
 8010c42:	bd90      	pop	{r4, r7, pc}

08010c44 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b082      	sub	sp, #8
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
 8010c4c:	000a      	movs	r2, r1
 8010c4e:	1cfb      	adds	r3, r7, #3
 8010c50:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010c52:	687a      	ldr	r2, [r7, #4]
 8010c54:	23b6      	movs	r3, #182	@ 0xb6
 8010c56:	009b      	lsls	r3, r3, #2
 8010c58:	58d0      	ldr	r0, [r2, r3]
 8010c5a:	1cfb      	adds	r3, r7, #3
 8010c5c:	781a      	ldrb	r2, [r3, #0]
 8010c5e:	6879      	ldr	r1, [r7, #4]
 8010c60:	0013      	movs	r3, r2
 8010c62:	009b      	lsls	r3, r3, #2
 8010c64:	189b      	adds	r3, r3, r2
 8010c66:	00db      	lsls	r3, r3, #3
 8010c68:	18cb      	adds	r3, r1, r3
 8010c6a:	3324      	adds	r3, #36	@ 0x24
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	1cfb      	adds	r3, r7, #3
 8010c70:	781b      	ldrb	r3, [r3, #0]
 8010c72:	0019      	movs	r1, r3
 8010c74:	f7fb feca 	bl	800ca0c <USBD_LL_DataInStage>
}
 8010c78:	46c0      	nop			@ (mov r8, r8)
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	b002      	add	sp, #8
 8010c7e:	bd80      	pop	{r7, pc}

08010c80 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b082      	sub	sp, #8
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010c88:	687a      	ldr	r2, [r7, #4]
 8010c8a:	23b6      	movs	r3, #182	@ 0xb6
 8010c8c:	009b      	lsls	r3, r3, #2
 8010c8e:	58d3      	ldr	r3, [r2, r3]
 8010c90:	0018      	movs	r0, r3
 8010c92:	f7fc f801 	bl	800cc98 <USBD_LL_SOF>
}
 8010c96:	46c0      	nop			@ (mov r8, r8)
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	b002      	add	sp, #8
 8010c9c:	bd80      	pop	{r7, pc}

08010c9e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c9e:	b580      	push	{r7, lr}
 8010ca0:	b084      	sub	sp, #16
 8010ca2:	af00      	add	r7, sp, #0
 8010ca4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010ca6:	230f      	movs	r3, #15
 8010ca8:	18fb      	adds	r3, r7, r3
 8010caa:	2201      	movs	r2, #1
 8010cac:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	795b      	ldrb	r3, [r3, #5]
 8010cb2:	2b02      	cmp	r3, #2
 8010cb4:	d001      	beq.n	8010cba <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8010cb6:	f7f1 ffc1 	bl	8002c3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010cba:	687a      	ldr	r2, [r7, #4]
 8010cbc:	23b6      	movs	r3, #182	@ 0xb6
 8010cbe:	009b      	lsls	r3, r3, #2
 8010cc0:	58d2      	ldr	r2, [r2, r3]
 8010cc2:	230f      	movs	r3, #15
 8010cc4:	18fb      	adds	r3, r7, r3
 8010cc6:	781b      	ldrb	r3, [r3, #0]
 8010cc8:	0019      	movs	r1, r3
 8010cca:	0010      	movs	r0, r2
 8010ccc:	f7fb ffa3 	bl	800cc16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010cd0:	687a      	ldr	r2, [r7, #4]
 8010cd2:	23b6      	movs	r3, #182	@ 0xb6
 8010cd4:	009b      	lsls	r3, r3, #2
 8010cd6:	58d3      	ldr	r3, [r2, r3]
 8010cd8:	0018      	movs	r0, r3
 8010cda:	f7fb ff54 	bl	800cb86 <USBD_LL_Reset>
}
 8010cde:	46c0      	nop			@ (mov r8, r8)
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	b004      	add	sp, #16
 8010ce4:	bd80      	pop	{r7, pc}
	...

08010ce8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b082      	sub	sp, #8
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010cf0:	687a      	ldr	r2, [r7, #4]
 8010cf2:	23b6      	movs	r3, #182	@ 0xb6
 8010cf4:	009b      	lsls	r3, r3, #2
 8010cf6:	58d3      	ldr	r3, [r2, r3]
 8010cf8:	0018      	movs	r0, r3
 8010cfa:	f7fb ff9d 	bl	800cc38 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	7a5b      	ldrb	r3, [r3, #9]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d005      	beq.n	8010d12 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010d06:	4b05      	ldr	r3, [pc, #20]	@ (8010d1c <HAL_PCD_SuspendCallback+0x34>)
 8010d08:	691a      	ldr	r2, [r3, #16]
 8010d0a:	4b04      	ldr	r3, [pc, #16]	@ (8010d1c <HAL_PCD_SuspendCallback+0x34>)
 8010d0c:	2106      	movs	r1, #6
 8010d0e:	430a      	orrs	r2, r1
 8010d10:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8010d12:	46c0      	nop			@ (mov r8, r8)
 8010d14:	46bd      	mov	sp, r7
 8010d16:	b002      	add	sp, #8
 8010d18:	bd80      	pop	{r7, pc}
 8010d1a:	46c0      	nop			@ (mov r8, r8)
 8010d1c:	e000ed00 	.word	0xe000ed00

08010d20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b082      	sub	sp, #8
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	7a5b      	ldrb	r3, [r3, #9]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d007      	beq.n	8010d40 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010d30:	4b09      	ldr	r3, [pc, #36]	@ (8010d58 <HAL_PCD_ResumeCallback+0x38>)
 8010d32:	691a      	ldr	r2, [r3, #16]
 8010d34:	4b08      	ldr	r3, [pc, #32]	@ (8010d58 <HAL_PCD_ResumeCallback+0x38>)
 8010d36:	2106      	movs	r1, #6
 8010d38:	438a      	bics	r2, r1
 8010d3a:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8010d3c:	f000 fa42 	bl	80111c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010d40:	687a      	ldr	r2, [r7, #4]
 8010d42:	23b6      	movs	r3, #182	@ 0xb6
 8010d44:	009b      	lsls	r3, r3, #2
 8010d46:	58d3      	ldr	r3, [r2, r3]
 8010d48:	0018      	movs	r0, r3
 8010d4a:	f7fb ff8d 	bl	800cc68 <USBD_LL_Resume>
}
 8010d4e:	46c0      	nop			@ (mov r8, r8)
 8010d50:	46bd      	mov	sp, r7
 8010d52:	b002      	add	sp, #8
 8010d54:	bd80      	pop	{r7, pc}
 8010d56:	46c0      	nop			@ (mov r8, r8)
 8010d58:	e000ed00 	.word	0xe000ed00

08010d5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b082      	sub	sp, #8
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8010d64:	4a2d      	ldr	r2, [pc, #180]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d66:	23b6      	movs	r3, #182	@ 0xb6
 8010d68:	009b      	lsls	r3, r3, #2
 8010d6a:	6879      	ldr	r1, [r7, #4]
 8010d6c:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 8010d6e:	687a      	ldr	r2, [r7, #4]
 8010d70:	23b0      	movs	r3, #176	@ 0xb0
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	4929      	ldr	r1, [pc, #164]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d76:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 8010d78:	4b28      	ldr	r3, [pc, #160]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d7a:	4a29      	ldr	r2, [pc, #164]	@ (8010e20 <USBD_LL_Init+0xc4>)
 8010d7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010d7e:	4b27      	ldr	r3, [pc, #156]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d80:	2208      	movs	r2, #8
 8010d82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010d84:	4b25      	ldr	r3, [pc, #148]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d86:	2202      	movs	r2, #2
 8010d88:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010d8a:	4b24      	ldr	r3, [pc, #144]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d8c:	2202      	movs	r2, #2
 8010d8e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010d90:	4b22      	ldr	r3, [pc, #136]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d92:	2200      	movs	r2, #0
 8010d94:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010d96:	4b21      	ldr	r3, [pc, #132]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d98:	2200      	movs	r2, #0
 8010d9a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010d9e:	2200      	movs	r2, #0
 8010da0:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010da2:	4b1e      	ldr	r3, [pc, #120]	@ (8010e1c <USBD_LL_Init+0xc0>)
 8010da4:	0018      	movs	r0, r3
 8010da6:	f7f3 fcb9 	bl	800471c <HAL_PCD_Init>
 8010daa:	1e03      	subs	r3, r0, #0
 8010dac:	d001      	beq.n	8010db2 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 8010dae:	f7f1 ff45 	bl	8002c3c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010db2:	687a      	ldr	r2, [r7, #4]
 8010db4:	23b0      	movs	r3, #176	@ 0xb0
 8010db6:	009b      	lsls	r3, r3, #2
 8010db8:	58d0      	ldr	r0, [r2, r3]
 8010dba:	2318      	movs	r3, #24
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	2100      	movs	r1, #0
 8010dc0:	f7f5 fa6a 	bl	8006298 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010dc4:	687a      	ldr	r2, [r7, #4]
 8010dc6:	23b0      	movs	r3, #176	@ 0xb0
 8010dc8:	009b      	lsls	r3, r3, #2
 8010dca:	58d0      	ldr	r0, [r2, r3]
 8010dcc:	2358      	movs	r3, #88	@ 0x58
 8010dce:	2200      	movs	r2, #0
 8010dd0:	2180      	movs	r1, #128	@ 0x80
 8010dd2:	f7f5 fa61 	bl	8006298 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	23b0      	movs	r3, #176	@ 0xb0
 8010dda:	009b      	lsls	r3, r3, #2
 8010ddc:	58d0      	ldr	r0, [r2, r3]
 8010dde:	23c0      	movs	r3, #192	@ 0xc0
 8010de0:	2200      	movs	r2, #0
 8010de2:	2181      	movs	r1, #129	@ 0x81
 8010de4:	f7f5 fa58 	bl	8006298 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010de8:	687a      	ldr	r2, [r7, #4]
 8010dea:	23b0      	movs	r3, #176	@ 0xb0
 8010dec:	009b      	lsls	r3, r3, #2
 8010dee:	58d0      	ldr	r0, [r2, r3]
 8010df0:	2388      	movs	r3, #136	@ 0x88
 8010df2:	005b      	lsls	r3, r3, #1
 8010df4:	2200      	movs	r2, #0
 8010df6:	2101      	movs	r1, #1
 8010df8:	f7f5 fa4e 	bl	8006298 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010dfc:	687a      	ldr	r2, [r7, #4]
 8010dfe:	23b0      	movs	r3, #176	@ 0xb0
 8010e00:	009b      	lsls	r3, r3, #2
 8010e02:	58d0      	ldr	r0, [r2, r3]
 8010e04:	2380      	movs	r3, #128	@ 0x80
 8010e06:	005b      	lsls	r3, r3, #1
 8010e08:	2200      	movs	r2, #0
 8010e0a:	2182      	movs	r1, #130	@ 0x82
 8010e0c:	f7f5 fa44 	bl	8006298 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010e10:	2300      	movs	r3, #0
}
 8010e12:	0018      	movs	r0, r3
 8010e14:	46bd      	mov	sp, r7
 8010e16:	b002      	add	sp, #8
 8010e18:	bd80      	pop	{r7, pc}
 8010e1a:	46c0      	nop			@ (mov r8, r8)
 8010e1c:	2000181c 	.word	0x2000181c
 8010e20:	40005c00 	.word	0x40005c00

08010e24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e2c:	210f      	movs	r1, #15
 8010e2e:	187b      	adds	r3, r7, r1
 8010e30:	2200      	movs	r2, #0
 8010e32:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e34:	260e      	movs	r6, #14
 8010e36:	19bb      	adds	r3, r7, r6
 8010e38:	2200      	movs	r2, #0
 8010e3a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010e3c:	687a      	ldr	r2, [r7, #4]
 8010e3e:	23b0      	movs	r3, #176	@ 0xb0
 8010e40:	009b      	lsls	r3, r3, #2
 8010e42:	58d3      	ldr	r3, [r2, r3]
 8010e44:	000d      	movs	r5, r1
 8010e46:	187c      	adds	r4, r7, r1
 8010e48:	0018      	movs	r0, r3
 8010e4a:	f7f3 fd5b 	bl	8004904 <HAL_PCD_Start>
 8010e4e:	0003      	movs	r3, r0
 8010e50:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e52:	19bc      	adds	r4, r7, r6
 8010e54:	197b      	adds	r3, r7, r5
 8010e56:	781b      	ldrb	r3, [r3, #0]
 8010e58:	0018      	movs	r0, r3
 8010e5a:	f000 f9ba 	bl	80111d2 <USBD_Get_USB_Status>
 8010e5e:	0003      	movs	r3, r0
 8010e60:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010e62:	19bb      	adds	r3, r7, r6
 8010e64:	781b      	ldrb	r3, [r3, #0]
}
 8010e66:	0018      	movs	r0, r3
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	b005      	add	sp, #20
 8010e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010e6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010e6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e70:	b085      	sub	sp, #20
 8010e72:	af00      	add	r7, sp, #0
 8010e74:	6078      	str	r0, [r7, #4]
 8010e76:	000c      	movs	r4, r1
 8010e78:	0010      	movs	r0, r2
 8010e7a:	0019      	movs	r1, r3
 8010e7c:	1cfb      	adds	r3, r7, #3
 8010e7e:	1c22      	adds	r2, r4, #0
 8010e80:	701a      	strb	r2, [r3, #0]
 8010e82:	1cbb      	adds	r3, r7, #2
 8010e84:	1c02      	adds	r2, r0, #0
 8010e86:	701a      	strb	r2, [r3, #0]
 8010e88:	003b      	movs	r3, r7
 8010e8a:	1c0a      	adds	r2, r1, #0
 8010e8c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e8e:	260f      	movs	r6, #15
 8010e90:	19bb      	adds	r3, r7, r6
 8010e92:	2200      	movs	r2, #0
 8010e94:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e96:	250e      	movs	r5, #14
 8010e98:	197b      	adds	r3, r7, r5
 8010e9a:	2200      	movs	r2, #0
 8010e9c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010e9e:	687a      	ldr	r2, [r7, #4]
 8010ea0:	23b0      	movs	r3, #176	@ 0xb0
 8010ea2:	009b      	lsls	r3, r3, #2
 8010ea4:	58d0      	ldr	r0, [r2, r3]
 8010ea6:	19bc      	adds	r4, r7, r6
 8010ea8:	1cbb      	adds	r3, r7, #2
 8010eaa:	781d      	ldrb	r5, [r3, #0]
 8010eac:	003b      	movs	r3, r7
 8010eae:	881a      	ldrh	r2, [r3, #0]
 8010eb0:	1cfb      	adds	r3, r7, #3
 8010eb2:	7819      	ldrb	r1, [r3, #0]
 8010eb4:	002b      	movs	r3, r5
 8010eb6:	f7f3 feb9 	bl	8004c2c <HAL_PCD_EP_Open>
 8010eba:	0003      	movs	r3, r0
 8010ebc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ebe:	250e      	movs	r5, #14
 8010ec0:	197c      	adds	r4, r7, r5
 8010ec2:	19bb      	adds	r3, r7, r6
 8010ec4:	781b      	ldrb	r3, [r3, #0]
 8010ec6:	0018      	movs	r0, r3
 8010ec8:	f000 f983 	bl	80111d2 <USBD_Get_USB_Status>
 8010ecc:	0003      	movs	r3, r0
 8010ece:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010ed0:	197b      	adds	r3, r7, r5
 8010ed2:	781b      	ldrb	r3, [r3, #0]
}
 8010ed4:	0018      	movs	r0, r3
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	b005      	add	sp, #20
 8010eda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010edc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ede:	b085      	sub	sp, #20
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	000a      	movs	r2, r1
 8010ee6:	1cfb      	adds	r3, r7, #3
 8010ee8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010eea:	210f      	movs	r1, #15
 8010eec:	187b      	adds	r3, r7, r1
 8010eee:	2200      	movs	r2, #0
 8010ef0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ef2:	260e      	movs	r6, #14
 8010ef4:	19bb      	adds	r3, r7, r6
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010efa:	687a      	ldr	r2, [r7, #4]
 8010efc:	23b0      	movs	r3, #176	@ 0xb0
 8010efe:	009b      	lsls	r3, r3, #2
 8010f00:	58d2      	ldr	r2, [r2, r3]
 8010f02:	000d      	movs	r5, r1
 8010f04:	187c      	adds	r4, r7, r1
 8010f06:	1cfb      	adds	r3, r7, #3
 8010f08:	781b      	ldrb	r3, [r3, #0]
 8010f0a:	0019      	movs	r1, r3
 8010f0c:	0010      	movs	r0, r2
 8010f0e:	f7f3 fefc 	bl	8004d0a <HAL_PCD_EP_Close>
 8010f12:	0003      	movs	r3, r0
 8010f14:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f16:	19bc      	adds	r4, r7, r6
 8010f18:	197b      	adds	r3, r7, r5
 8010f1a:	781b      	ldrb	r3, [r3, #0]
 8010f1c:	0018      	movs	r0, r3
 8010f1e:	f000 f958 	bl	80111d2 <USBD_Get_USB_Status>
 8010f22:	0003      	movs	r3, r0
 8010f24:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010f26:	19bb      	adds	r3, r7, r6
 8010f28:	781b      	ldrb	r3, [r3, #0]
}
 8010f2a:	0018      	movs	r0, r3
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	b005      	add	sp, #20
 8010f30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010f32 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010f32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f34:	b085      	sub	sp, #20
 8010f36:	af00      	add	r7, sp, #0
 8010f38:	6078      	str	r0, [r7, #4]
 8010f3a:	000a      	movs	r2, r1
 8010f3c:	1cfb      	adds	r3, r7, #3
 8010f3e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f40:	210f      	movs	r1, #15
 8010f42:	187b      	adds	r3, r7, r1
 8010f44:	2200      	movs	r2, #0
 8010f46:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f48:	260e      	movs	r6, #14
 8010f4a:	19bb      	adds	r3, r7, r6
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010f50:	687a      	ldr	r2, [r7, #4]
 8010f52:	23b0      	movs	r3, #176	@ 0xb0
 8010f54:	009b      	lsls	r3, r3, #2
 8010f56:	58d2      	ldr	r2, [r2, r3]
 8010f58:	000d      	movs	r5, r1
 8010f5a:	187c      	adds	r4, r7, r1
 8010f5c:	1cfb      	adds	r3, r7, #3
 8010f5e:	781b      	ldrb	r3, [r3, #0]
 8010f60:	0019      	movs	r1, r3
 8010f62:	0010      	movs	r0, r2
 8010f64:	f7f3 ffae 	bl	8004ec4 <HAL_PCD_EP_SetStall>
 8010f68:	0003      	movs	r3, r0
 8010f6a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f6c:	19bc      	adds	r4, r7, r6
 8010f6e:	197b      	adds	r3, r7, r5
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	0018      	movs	r0, r3
 8010f74:	f000 f92d 	bl	80111d2 <USBD_Get_USB_Status>
 8010f78:	0003      	movs	r3, r0
 8010f7a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010f7c:	19bb      	adds	r3, r7, r6
 8010f7e:	781b      	ldrb	r3, [r3, #0]
}
 8010f80:	0018      	movs	r0, r3
 8010f82:	46bd      	mov	sp, r7
 8010f84:	b005      	add	sp, #20
 8010f86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010f88 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f8a:	b085      	sub	sp, #20
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
 8010f90:	000a      	movs	r2, r1
 8010f92:	1cfb      	adds	r3, r7, #3
 8010f94:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f96:	210f      	movs	r1, #15
 8010f98:	187b      	adds	r3, r7, r1
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f9e:	260e      	movs	r6, #14
 8010fa0:	19bb      	adds	r3, r7, r6
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010fa6:	687a      	ldr	r2, [r7, #4]
 8010fa8:	23b0      	movs	r3, #176	@ 0xb0
 8010faa:	009b      	lsls	r3, r3, #2
 8010fac:	58d2      	ldr	r2, [r2, r3]
 8010fae:	000d      	movs	r5, r1
 8010fb0:	187c      	adds	r4, r7, r1
 8010fb2:	1cfb      	adds	r3, r7, #3
 8010fb4:	781b      	ldrb	r3, [r3, #0]
 8010fb6:	0019      	movs	r1, r3
 8010fb8:	0010      	movs	r0, r2
 8010fba:	f7f3 ffdf 	bl	8004f7c <HAL_PCD_EP_ClrStall>
 8010fbe:	0003      	movs	r3, r0
 8010fc0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010fc2:	19bc      	adds	r4, r7, r6
 8010fc4:	197b      	adds	r3, r7, r5
 8010fc6:	781b      	ldrb	r3, [r3, #0]
 8010fc8:	0018      	movs	r0, r3
 8010fca:	f000 f902 	bl	80111d2 <USBD_Get_USB_Status>
 8010fce:	0003      	movs	r3, r0
 8010fd0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010fd2:	19bb      	adds	r3, r7, r6
 8010fd4:	781b      	ldrb	r3, [r3, #0]
}
 8010fd6:	0018      	movs	r0, r3
 8010fd8:	46bd      	mov	sp, r7
 8010fda:	b005      	add	sp, #20
 8010fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010fde <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010fde:	b580      	push	{r7, lr}
 8010fe0:	b084      	sub	sp, #16
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	6078      	str	r0, [r7, #4]
 8010fe6:	000a      	movs	r2, r1
 8010fe8:	1cfb      	adds	r3, r7, #3
 8010fea:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010fec:	687a      	ldr	r2, [r7, #4]
 8010fee:	23b0      	movs	r3, #176	@ 0xb0
 8010ff0:	009b      	lsls	r3, r3, #2
 8010ff2:	58d3      	ldr	r3, [r2, r3]
 8010ff4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010ff6:	1cfb      	adds	r3, r7, #3
 8010ff8:	781b      	ldrb	r3, [r3, #0]
 8010ffa:	b25b      	sxtb	r3, r3
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	da0c      	bge.n	801101a <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011000:	1cfb      	adds	r3, r7, #3
 8011002:	781b      	ldrb	r3, [r3, #0]
 8011004:	227f      	movs	r2, #127	@ 0x7f
 8011006:	401a      	ands	r2, r3
 8011008:	68f9      	ldr	r1, [r7, #12]
 801100a:	0013      	movs	r3, r2
 801100c:	009b      	lsls	r3, r3, #2
 801100e:	189b      	adds	r3, r3, r2
 8011010:	00db      	lsls	r3, r3, #3
 8011012:	18cb      	adds	r3, r1, r3
 8011014:	3312      	adds	r3, #18
 8011016:	781b      	ldrb	r3, [r3, #0]
 8011018:	e00d      	b.n	8011036 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801101a:	1cfb      	adds	r3, r7, #3
 801101c:	781b      	ldrb	r3, [r3, #0]
 801101e:	227f      	movs	r2, #127	@ 0x7f
 8011020:	401a      	ands	r2, r3
 8011022:	68f8      	ldr	r0, [r7, #12]
 8011024:	23a9      	movs	r3, #169	@ 0xa9
 8011026:	0059      	lsls	r1, r3, #1
 8011028:	0013      	movs	r3, r2
 801102a:	009b      	lsls	r3, r3, #2
 801102c:	189b      	adds	r3, r3, r2
 801102e:	00db      	lsls	r3, r3, #3
 8011030:	18c3      	adds	r3, r0, r3
 8011032:	185b      	adds	r3, r3, r1
 8011034:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011036:	0018      	movs	r0, r3
 8011038:	46bd      	mov	sp, r7
 801103a:	b004      	add	sp, #16
 801103c:	bd80      	pop	{r7, pc}

0801103e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801103e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011040:	b085      	sub	sp, #20
 8011042:	af00      	add	r7, sp, #0
 8011044:	6078      	str	r0, [r7, #4]
 8011046:	000a      	movs	r2, r1
 8011048:	1cfb      	adds	r3, r7, #3
 801104a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801104c:	210f      	movs	r1, #15
 801104e:	187b      	adds	r3, r7, r1
 8011050:	2200      	movs	r2, #0
 8011052:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011054:	260e      	movs	r6, #14
 8011056:	19bb      	adds	r3, r7, r6
 8011058:	2200      	movs	r2, #0
 801105a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801105c:	687a      	ldr	r2, [r7, #4]
 801105e:	23b0      	movs	r3, #176	@ 0xb0
 8011060:	009b      	lsls	r3, r3, #2
 8011062:	58d2      	ldr	r2, [r2, r3]
 8011064:	000d      	movs	r5, r1
 8011066:	187c      	adds	r4, r7, r1
 8011068:	1cfb      	adds	r3, r7, #3
 801106a:	781b      	ldrb	r3, [r3, #0]
 801106c:	0019      	movs	r1, r3
 801106e:	0010      	movs	r0, r2
 8011070:	f7f3 fdb2 	bl	8004bd8 <HAL_PCD_SetAddress>
 8011074:	0003      	movs	r3, r0
 8011076:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011078:	19bc      	adds	r4, r7, r6
 801107a:	197b      	adds	r3, r7, r5
 801107c:	781b      	ldrb	r3, [r3, #0]
 801107e:	0018      	movs	r0, r3
 8011080:	f000 f8a7 	bl	80111d2 <USBD_Get_USB_Status>
 8011084:	0003      	movs	r3, r0
 8011086:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011088:	19bb      	adds	r3, r7, r6
 801108a:	781b      	ldrb	r3, [r3, #0]
}
 801108c:	0018      	movs	r0, r3
 801108e:	46bd      	mov	sp, r7
 8011090:	b005      	add	sp, #20
 8011092:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011094 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011096:	b087      	sub	sp, #28
 8011098:	af00      	add	r7, sp, #0
 801109a:	60f8      	str	r0, [r7, #12]
 801109c:	0008      	movs	r0, r1
 801109e:	607a      	str	r2, [r7, #4]
 80110a0:	0019      	movs	r1, r3
 80110a2:	230b      	movs	r3, #11
 80110a4:	18fb      	adds	r3, r7, r3
 80110a6:	1c02      	adds	r2, r0, #0
 80110a8:	701a      	strb	r2, [r3, #0]
 80110aa:	2408      	movs	r4, #8
 80110ac:	193b      	adds	r3, r7, r4
 80110ae:	1c0a      	adds	r2, r1, #0
 80110b0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110b2:	2117      	movs	r1, #23
 80110b4:	187b      	adds	r3, r7, r1
 80110b6:	2200      	movs	r2, #0
 80110b8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110ba:	2516      	movs	r5, #22
 80110bc:	197b      	adds	r3, r7, r5
 80110be:	2200      	movs	r2, #0
 80110c0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80110c2:	68fa      	ldr	r2, [r7, #12]
 80110c4:	23b0      	movs	r3, #176	@ 0xb0
 80110c6:	009b      	lsls	r3, r3, #2
 80110c8:	58d0      	ldr	r0, [r2, r3]
 80110ca:	193b      	adds	r3, r7, r4
 80110cc:	881d      	ldrh	r5, [r3, #0]
 80110ce:	000e      	movs	r6, r1
 80110d0:	187c      	adds	r4, r7, r1
 80110d2:	687a      	ldr	r2, [r7, #4]
 80110d4:	230b      	movs	r3, #11
 80110d6:	18fb      	adds	r3, r7, r3
 80110d8:	7819      	ldrb	r1, [r3, #0]
 80110da:	002b      	movs	r3, r5
 80110dc:	f7f3 feb6 	bl	8004e4c <HAL_PCD_EP_Transmit>
 80110e0:	0003      	movs	r3, r0
 80110e2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80110e4:	2516      	movs	r5, #22
 80110e6:	197c      	adds	r4, r7, r5
 80110e8:	19bb      	adds	r3, r7, r6
 80110ea:	781b      	ldrb	r3, [r3, #0]
 80110ec:	0018      	movs	r0, r3
 80110ee:	f000 f870 	bl	80111d2 <USBD_Get_USB_Status>
 80110f2:	0003      	movs	r3, r0
 80110f4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80110f6:	197b      	adds	r3, r7, r5
 80110f8:	781b      	ldrb	r3, [r3, #0]
}
 80110fa:	0018      	movs	r0, r3
 80110fc:	46bd      	mov	sp, r7
 80110fe:	b007      	add	sp, #28
 8011100:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011102 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011102:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011104:	b087      	sub	sp, #28
 8011106:	af00      	add	r7, sp, #0
 8011108:	60f8      	str	r0, [r7, #12]
 801110a:	0008      	movs	r0, r1
 801110c:	607a      	str	r2, [r7, #4]
 801110e:	0019      	movs	r1, r3
 8011110:	230b      	movs	r3, #11
 8011112:	18fb      	adds	r3, r7, r3
 8011114:	1c02      	adds	r2, r0, #0
 8011116:	701a      	strb	r2, [r3, #0]
 8011118:	2408      	movs	r4, #8
 801111a:	193b      	adds	r3, r7, r4
 801111c:	1c0a      	adds	r2, r1, #0
 801111e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011120:	2117      	movs	r1, #23
 8011122:	187b      	adds	r3, r7, r1
 8011124:	2200      	movs	r2, #0
 8011126:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011128:	2516      	movs	r5, #22
 801112a:	197b      	adds	r3, r7, r5
 801112c:	2200      	movs	r2, #0
 801112e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011130:	68fa      	ldr	r2, [r7, #12]
 8011132:	23b0      	movs	r3, #176	@ 0xb0
 8011134:	009b      	lsls	r3, r3, #2
 8011136:	58d0      	ldr	r0, [r2, r3]
 8011138:	193b      	adds	r3, r7, r4
 801113a:	881d      	ldrh	r5, [r3, #0]
 801113c:	000e      	movs	r6, r1
 801113e:	187c      	adds	r4, r7, r1
 8011140:	687a      	ldr	r2, [r7, #4]
 8011142:	230b      	movs	r3, #11
 8011144:	18fb      	adds	r3, r7, r3
 8011146:	7819      	ldrb	r1, [r3, #0]
 8011148:	002b      	movs	r3, r5
 801114a:	f7f3 fe2f 	bl	8004dac <HAL_PCD_EP_Receive>
 801114e:	0003      	movs	r3, r0
 8011150:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011152:	2516      	movs	r5, #22
 8011154:	197c      	adds	r4, r7, r5
 8011156:	19bb      	adds	r3, r7, r6
 8011158:	781b      	ldrb	r3, [r3, #0]
 801115a:	0018      	movs	r0, r3
 801115c:	f000 f839 	bl	80111d2 <USBD_Get_USB_Status>
 8011160:	0003      	movs	r3, r0
 8011162:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011164:	197b      	adds	r3, r7, r5
 8011166:	781b      	ldrb	r3, [r3, #0]
}
 8011168:	0018      	movs	r0, r3
 801116a:	46bd      	mov	sp, r7
 801116c:	b007      	add	sp, #28
 801116e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011170 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b082      	sub	sp, #8
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
 8011178:	000a      	movs	r2, r1
 801117a:	1cfb      	adds	r3, r7, #3
 801117c:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801117e:	687a      	ldr	r2, [r7, #4]
 8011180:	23b0      	movs	r3, #176	@ 0xb0
 8011182:	009b      	lsls	r3, r3, #2
 8011184:	58d2      	ldr	r2, [r2, r3]
 8011186:	1cfb      	adds	r3, r7, #3
 8011188:	781b      	ldrb	r3, [r3, #0]
 801118a:	0019      	movs	r1, r3
 801118c:	0010      	movs	r0, r2
 801118e:	f7f3 fe44 	bl	8004e1a <HAL_PCD_EP_GetRxCount>
 8011192:	0003      	movs	r3, r0
}
 8011194:	0018      	movs	r0, r3
 8011196:	46bd      	mov	sp, r7
 8011198:	b002      	add	sp, #8
 801119a:	bd80      	pop	{r7, pc}

0801119c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b082      	sub	sp, #8
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80111a4:	4b02      	ldr	r3, [pc, #8]	@ (80111b0 <USBD_static_malloc+0x14>)
}
 80111a6:	0018      	movs	r0, r3
 80111a8:	46bd      	mov	sp, r7
 80111aa:	b002      	add	sp, #8
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	46c0      	nop			@ (mov r8, r8)
 80111b0:	20001af8 	.word	0x20001af8

080111b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b082      	sub	sp, #8
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]

}
 80111bc:	46c0      	nop			@ (mov r8, r8)
 80111be:	46bd      	mov	sp, r7
 80111c0:	b002      	add	sp, #8
 80111c2:	bd80      	pop	{r7, pc}

080111c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80111c8:	f7f1 f9da 	bl	8002580 <SystemClock_Config>
}
 80111cc:	46c0      	nop			@ (mov r8, r8)
 80111ce:	46bd      	mov	sp, r7
 80111d0:	bd80      	pop	{r7, pc}

080111d2 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80111d2:	b580      	push	{r7, lr}
 80111d4:	b084      	sub	sp, #16
 80111d6:	af00      	add	r7, sp, #0
 80111d8:	0002      	movs	r2, r0
 80111da:	1dfb      	adds	r3, r7, #7
 80111dc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111de:	230f      	movs	r3, #15
 80111e0:	18fb      	adds	r3, r7, r3
 80111e2:	2200      	movs	r2, #0
 80111e4:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 80111e6:	1dfb      	adds	r3, r7, #7
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	2b03      	cmp	r3, #3
 80111ec:	d017      	beq.n	801121e <USBD_Get_USB_Status+0x4c>
 80111ee:	dc1b      	bgt.n	8011228 <USBD_Get_USB_Status+0x56>
 80111f0:	2b02      	cmp	r3, #2
 80111f2:	d00f      	beq.n	8011214 <USBD_Get_USB_Status+0x42>
 80111f4:	dc18      	bgt.n	8011228 <USBD_Get_USB_Status+0x56>
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d002      	beq.n	8011200 <USBD_Get_USB_Status+0x2e>
 80111fa:	2b01      	cmp	r3, #1
 80111fc:	d005      	beq.n	801120a <USBD_Get_USB_Status+0x38>
 80111fe:	e013      	b.n	8011228 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011200:	230f      	movs	r3, #15
 8011202:	18fb      	adds	r3, r7, r3
 8011204:	2200      	movs	r2, #0
 8011206:	701a      	strb	r2, [r3, #0]
    break;
 8011208:	e013      	b.n	8011232 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801120a:	230f      	movs	r3, #15
 801120c:	18fb      	adds	r3, r7, r3
 801120e:	2202      	movs	r2, #2
 8011210:	701a      	strb	r2, [r3, #0]
    break;
 8011212:	e00e      	b.n	8011232 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011214:	230f      	movs	r3, #15
 8011216:	18fb      	adds	r3, r7, r3
 8011218:	2201      	movs	r2, #1
 801121a:	701a      	strb	r2, [r3, #0]
    break;
 801121c:	e009      	b.n	8011232 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801121e:	230f      	movs	r3, #15
 8011220:	18fb      	adds	r3, r7, r3
 8011222:	2202      	movs	r2, #2
 8011224:	701a      	strb	r2, [r3, #0]
    break;
 8011226:	e004      	b.n	8011232 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8011228:	230f      	movs	r3, #15
 801122a:	18fb      	adds	r3, r7, r3
 801122c:	2202      	movs	r2, #2
 801122e:	701a      	strb	r2, [r3, #0]
    break;
 8011230:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 8011232:	230f      	movs	r3, #15
 8011234:	18fb      	adds	r3, r7, r3
 8011236:	781b      	ldrb	r3, [r3, #0]
}
 8011238:	0018      	movs	r0, r3
 801123a:	46bd      	mov	sp, r7
 801123c:	b004      	add	sp, #16
 801123e:	bd80      	pop	{r7, pc}

08011240 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8011240:	b5b0      	push	{r4, r5, r7, lr}
 8011242:	b086      	sub	sp, #24
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8011248:	2316      	movs	r3, #22
 801124a:	18fb      	adds	r3, r7, r3
 801124c:	2200      	movs	r2, #0
 801124e:	801a      	strh	r2, [r3, #0]
    uint32 ldo_tune = 0;
 8011250:	2300      	movs	r3, #0
 8011252:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8011254:	4ba0      	ldr	r3, [pc, #640]	@ (80114d8 <dwt_initialise+0x298>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	2200      	movs	r2, #0
 801125a:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 801125c:	4b9e      	ldr	r3, [pc, #632]	@ (80114d8 <dwt_initialise+0x298>)
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	2200      	movs	r2, #0
 8011262:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8011264:	4b9c      	ldr	r3, [pc, #624]	@ (80114d8 <dwt_initialise+0x298>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	2200      	movs	r2, #0
 801126a:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 801126c:	4b9a      	ldr	r3, [pc, #616]	@ (80114d8 <dwt_initialise+0x298>)
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	2200      	movs	r2, #0
 8011272:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 8011274:	4b98      	ldr	r3, [pc, #608]	@ (80114d8 <dwt_initialise+0x298>)
 8011276:	681b      	ldr	r3, [r3, #0]
 8011278:	2200      	movs	r2, #0
 801127a:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 801127c:	4b96      	ldr	r3, [pc, #600]	@ (80114d8 <dwt_initialise+0x298>)
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	2200      	movs	r2, #0
 8011282:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 8011284:	4b94      	ldr	r3, [pc, #592]	@ (80114d8 <dwt_initialise+0x298>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	2200      	movs	r2, #0
 801128a:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 801128c:	f000 f92c 	bl	80114e8 <dwt_readdevid>
 8011290:	0003      	movs	r3, r0
 8011292:	4a92      	ldr	r2, [pc, #584]	@ (80114dc <dwt_initialise+0x29c>)
 8011294:	4293      	cmp	r3, r2
 8011296:	d002      	beq.n	801129e <dwt_initialise+0x5e>
    {
        return DWT_ERROR ;
 8011298:	2301      	movs	r3, #1
 801129a:	425b      	negs	r3, r3
 801129c:	e118      	b.n	80114d0 <dwt_initialise+0x290>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	2202      	movs	r2, #2
 80112a2:	4013      	ands	r3, r2
 80112a4:	d101      	bne.n	80112aa <dwt_initialise+0x6a>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 80112a6:	f000 ffd1 	bl	801224c <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	2202      	movs	r2, #2
 80112ae:	4013      	ands	r3, r2
 80112b0:	d003      	beq.n	80112ba <dwt_initialise+0x7a>
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	22f8      	movs	r2, #248	@ 0xf8
 80112b6:	4013      	ands	r3, r2
 80112b8:	d102      	bne.n	80112c0 <dwt_initialise+0x80>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 80112ba:	2000      	movs	r0, #0
 80112bc:	f000 fdb2 	bl	8011e24 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 80112c0:	2204      	movs	r2, #4
 80112c2:	2100      	movs	r1, #0
 80112c4:	2024      	movs	r0, #36	@ 0x24
 80112c6:	f000 fc95 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	2202      	movs	r2, #2
 80112ce:	4013      	ands	r3, r2
 80112d0:	d118      	bne.n	8011304 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 80112d2:	2004      	movs	r0, #4
 80112d4:	f000 fce8 	bl	8011ca8 <_dwt_otpread>
 80112d8:	0003      	movs	r3, r0
 80112da:	613b      	str	r3, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 80112dc:	693b      	ldr	r3, [r7, #16]
 80112de:	22ff      	movs	r2, #255	@ 0xff
 80112e0:	4013      	ands	r3, r2
 80112e2:	d021      	beq.n	8011328 <dwt_initialise+0xe8>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80112e4:	2202      	movs	r2, #2
 80112e6:	2112      	movs	r1, #18
 80112e8:	202d      	movs	r0, #45	@ 0x2d
 80112ea:	f000 fc83 	bl	8011bf4 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80112ee:	4b7a      	ldr	r3, [pc, #488]	@ (80114d8 <dwt_initialise+0x298>)
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	8ada      	ldrh	r2, [r3, #22]
 80112f4:	4b78      	ldr	r3, [pc, #480]	@ (80114d8 <dwt_initialise+0x298>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	2180      	movs	r1, #128	@ 0x80
 80112fa:	0149      	lsls	r1, r1, #5
 80112fc:	430a      	orrs	r2, r1
 80112fe:	b292      	uxth	r2, r2
 8011300:	82da      	strh	r2, [r3, #22]
 8011302:	e011      	b.n	8011328 <dwt_initialise+0xe8>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 8011304:	2130      	movs	r1, #48	@ 0x30
 8011306:	2028      	movs	r0, #40	@ 0x28
 8011308:	f000 fc16 	bl	8011b38 <dwt_read32bitoffsetreg>
 801130c:	0003      	movs	r3, r0
 801130e:	4a74      	ldr	r2, [pc, #464]	@ (80114e0 <dwt_initialise+0x2a0>)
 8011310:	4293      	cmp	r3, r2
 8011312:	d009      	beq.n	8011328 <dwt_initialise+0xe8>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 8011314:	4b70      	ldr	r3, [pc, #448]	@ (80114d8 <dwt_initialise+0x298>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	8ada      	ldrh	r2, [r3, #22]
 801131a:	4b6f      	ldr	r3, [pc, #444]	@ (80114d8 <dwt_initialise+0x298>)
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	2180      	movs	r1, #128	@ 0x80
 8011320:	0149      	lsls	r1, r1, #5
 8011322:	430a      	orrs	r2, r1
 8011324:	b292      	uxth	r2, r2
 8011326:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2202      	movs	r2, #2
 801132c:	4013      	ands	r3, r2
 801132e:	d007      	beq.n	8011340 <dwt_initialise+0x100>
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	2202      	movs	r2, #2
 8011334:	4013      	ands	r3, r2
 8011336:	d013      	beq.n	8011360 <dwt_initialise+0x120>
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2208      	movs	r2, #8
 801133c:	4013      	ands	r3, r2
 801133e:	d00f      	beq.n	8011360 <dwt_initialise+0x120>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8011340:	201e      	movs	r0, #30
 8011342:	f000 fcb1 	bl	8011ca8 <_dwt_otpread>
 8011346:	0002      	movs	r2, r0
 8011348:	2116      	movs	r1, #22
 801134a:	187b      	adds	r3, r7, r1
 801134c:	801a      	strh	r2, [r3, #0]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 801134e:	187b      	adds	r3, r7, r1
 8011350:	881b      	ldrh	r3, [r3, #0]
 8011352:	0a1b      	lsrs	r3, r3, #8
 8011354:	b29a      	uxth	r2, r3
 8011356:	4b60      	ldr	r3, [pc, #384]	@ (80114d8 <dwt_initialise+0x298>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	b2d2      	uxtb	r2, r2
 801135c:	72da      	strb	r2, [r3, #11]
 801135e:	e003      	b.n	8011368 <dwt_initialise+0x128>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 8011360:	4b5d      	ldr	r3, [pc, #372]	@ (80114d8 <dwt_initialise+0x298>)
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	2200      	movs	r2, #0
 8011366:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	2202      	movs	r2, #2
 801136c:	4013      	ands	r3, r2
 801136e:	d10f      	bne.n	8011390 <dwt_initialise+0x150>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8011370:	2116      	movs	r1, #22
 8011372:	187b      	adds	r3, r7, r1
 8011374:	881b      	ldrh	r3, [r3, #0]
 8011376:	221f      	movs	r2, #31
 8011378:	4013      	ands	r3, r2
 801137a:	d102      	bne.n	8011382 <dwt_initialise+0x142>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 801137c:	187b      	adds	r3, r7, r1
 801137e:	2210      	movs	r2, #16
 8011380:	801a      	strh	r2, [r3, #0]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 8011382:	2316      	movs	r3, #22
 8011384:	18fb      	adds	r3, r7, r3
 8011386:	881b      	ldrh	r3, [r3, #0]
 8011388:	b2db      	uxtb	r3, r3
 801138a:	0018      	movs	r0, r3
 801138c:	f000 ff84 	bl	8012298 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2210      	movs	r2, #16
 8011394:	4013      	ands	r3, r2
 8011396:	d007      	beq.n	80113a8 <dwt_initialise+0x168>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8011398:	4b4f      	ldr	r3, [pc, #316]	@ (80114d8 <dwt_initialise+0x298>)
 801139a:	681c      	ldr	r4, [r3, #0]
 801139c:	2006      	movs	r0, #6
 801139e:	f000 fc83 	bl	8011ca8 <_dwt_otpread>
 80113a2:	0003      	movs	r3, r0
 80113a4:	6023      	str	r3, [r4, #0]
 80113a6:	e003      	b.n	80113b0 <dwt_initialise+0x170>
    }
    else
    {
        pdw1000local->partID = 0;
 80113a8:	4b4b      	ldr	r3, [pc, #300]	@ (80114d8 <dwt_initialise+0x298>)
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	2200      	movs	r2, #0
 80113ae:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	2220      	movs	r2, #32
 80113b4:	4013      	ands	r3, r2
 80113b6:	d007      	beq.n	80113c8 <dwt_initialise+0x188>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 80113b8:	4b47      	ldr	r3, [pc, #284]	@ (80114d8 <dwt_initialise+0x298>)
 80113ba:	681c      	ldr	r4, [r3, #0]
 80113bc:	2007      	movs	r0, #7
 80113be:	f000 fc73 	bl	8011ca8 <_dwt_otpread>
 80113c2:	0003      	movs	r3, r0
 80113c4:	6063      	str	r3, [r4, #4]
 80113c6:	e003      	b.n	80113d0 <dwt_initialise+0x190>
    }
    else
    {
        pdw1000local->lotID = 0;
 80113c8:	4b43      	ldr	r3, [pc, #268]	@ (80114d8 <dwt_initialise+0x298>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	2200      	movs	r2, #0
 80113ce:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	2240      	movs	r2, #64	@ 0x40
 80113d4:	4013      	ands	r3, r2
 80113d6:	d008      	beq.n	80113ea <dwt_initialise+0x1aa>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 80113d8:	2008      	movs	r0, #8
 80113da:	f000 fc65 	bl	8011ca8 <_dwt_otpread>
 80113de:	0002      	movs	r2, r0
 80113e0:	4b3d      	ldr	r3, [pc, #244]	@ (80114d8 <dwt_initialise+0x298>)
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	b2d2      	uxtb	r2, r2
 80113e6:	721a      	strb	r2, [r3, #8]
 80113e8:	e003      	b.n	80113f2 <dwt_initialise+0x1b2>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80113ea:	4b3b      	ldr	r3, [pc, #236]	@ (80114d8 <dwt_initialise+0x298>)
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	2200      	movs	r2, #0
 80113f0:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	2280      	movs	r2, #128	@ 0x80
 80113f6:	4013      	ands	r3, r2
 80113f8:	d008      	beq.n	801140c <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80113fa:	2009      	movs	r0, #9
 80113fc:	f000 fc54 	bl	8011ca8 <_dwt_otpread>
 8011400:	0002      	movs	r2, r0
 8011402:	4b35      	ldr	r3, [pc, #212]	@ (80114d8 <dwt_initialise+0x298>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	b2d2      	uxtb	r2, r2
 8011408:	725a      	strb	r2, [r3, #9]
 801140a:	e003      	b.n	8011414 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 801140c:	4b32      	ldr	r3, [pc, #200]	@ (80114d8 <dwt_initialise+0x298>)
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	2200      	movs	r2, #0
 8011412:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	2202      	movs	r2, #2
 8011418:	4013      	ands	r3, r2
 801141a:	d127      	bne.n	801146c <dwt_initialise+0x22c>
    {
        if(DWT_LOADUCODE & config)
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	2201      	movs	r2, #1
 8011420:	4013      	ands	r3, r2
 8011422:	d00c      	beq.n	801143e <dwt_initialise+0x1fe>
        {
            _dwt_loaducodefromrom();
 8011424:	f000 fc98 	bl	8011d58 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 8011428:	4b2b      	ldr	r3, [pc, #172]	@ (80114d8 <dwt_initialise+0x298>)
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	8ada      	ldrh	r2, [r3, #22]
 801142e:	4b2a      	ldr	r3, [pc, #168]	@ (80114d8 <dwt_initialise+0x298>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	2180      	movs	r1, #128	@ 0x80
 8011434:	0109      	lsls	r1, r1, #4
 8011436:	430a      	orrs	r2, r1
 8011438:	b292      	uxth	r2, r2
 801143a:	82da      	strh	r2, [r3, #22]
 801143c:	e024      	b.n	8011488 <dwt_initialise+0x248>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 801143e:	250e      	movs	r5, #14
 8011440:	197c      	adds	r4, r7, r5
 8011442:	2105      	movs	r1, #5
 8011444:	2036      	movs	r0, #54	@ 0x36
 8011446:	f000 fb9e 	bl	8011b86 <dwt_read16bitoffsetreg>
 801144a:	0003      	movs	r3, r0
 801144c:	8023      	strh	r3, [r4, #0]
            rega &= 0xFDFF ; // Clear LDERUN bit
 801144e:	0028      	movs	r0, r5
 8011450:	183b      	adds	r3, r7, r0
 8011452:	183a      	adds	r2, r7, r0
 8011454:	8812      	ldrh	r2, [r2, #0]
 8011456:	4923      	ldr	r1, [pc, #140]	@ (80114e4 <dwt_initialise+0x2a4>)
 8011458:	400a      	ands	r2, r1
 801145a:	801a      	strh	r2, [r3, #0]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 801145c:	183b      	adds	r3, r7, r0
 801145e:	881b      	ldrh	r3, [r3, #0]
 8011460:	001a      	movs	r2, r3
 8011462:	2105      	movs	r1, #5
 8011464:	2036      	movs	r0, #54	@ 0x36
 8011466:	f000 fbd8 	bl	8011c1a <dwt_write16bitoffsetreg>
 801146a:	e00d      	b.n	8011488 <dwt_initialise+0x248>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	2204      	movs	r2, #4
 8011470:	4013      	ands	r3, r2
 8011472:	d109      	bne.n	8011488 <dwt_initialise+0x248>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8011474:	4b18      	ldr	r3, [pc, #96]	@ (80114d8 <dwt_initialise+0x298>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	8ada      	ldrh	r2, [r3, #22]
 801147a:	4b17      	ldr	r3, [pc, #92]	@ (80114d8 <dwt_initialise+0x298>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	2180      	movs	r1, #128	@ 0x80
 8011480:	0109      	lsls	r1, r1, #4
 8011482:	430a      	orrs	r2, r1
 8011484:	b292      	uxth	r2, r2
 8011486:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8011488:	2001      	movs	r0, #1
 801148a:	f000 fccb 	bl	8011e24 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 801148e:	2200      	movs	r2, #0
 8011490:	210a      	movs	r1, #10
 8011492:	202c      	movs	r0, #44	@ 0x2c
 8011494:	f000 fbae 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8011498:	4b0f      	ldr	r3, [pc, #60]	@ (80114d8 <dwt_initialise+0x298>)
 801149a:	681c      	ldr	r4, [r3, #0]
 801149c:	2100      	movs	r1, #0
 801149e:	2004      	movs	r0, #4
 80114a0:	f000 fb4a 	bl	8011b38 <dwt_read32bitoffsetreg>
 80114a4:	0003      	movs	r3, r0
 80114a6:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 80114a8:	4b0b      	ldr	r3, [pc, #44]	@ (80114d8 <dwt_initialise+0x298>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	691b      	ldr	r3, [r3, #16]
 80114ae:	0c1b      	lsrs	r3, r3, #16
 80114b0:	b2da      	uxtb	r2, r3
 80114b2:	4b09      	ldr	r3, [pc, #36]	@ (80114d8 <dwt_initialise+0x298>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	2103      	movs	r1, #3
 80114b8:	400a      	ands	r2, r1
 80114ba:	b2d2      	uxtb	r2, r2
 80114bc:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 80114be:	4b06      	ldr	r3, [pc, #24]	@ (80114d8 <dwt_initialise+0x298>)
 80114c0:	681c      	ldr	r4, [r3, #0]
 80114c2:	2100      	movs	r1, #0
 80114c4:	2008      	movs	r0, #8
 80114c6:	f000 fb37 	bl	8011b38 <dwt_read32bitoffsetreg>
 80114ca:	0003      	movs	r3, r0
 80114cc:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 80114ce:	2300      	movs	r3, #0

} // end dwt_initialise()
 80114d0:	0018      	movs	r0, r3
 80114d2:	46bd      	mov	sp, r7
 80114d4:	b006      	add	sp, #24
 80114d6:	bdb0      	pop	{r4, r5, r7, pc}
 80114d8:	20000204 	.word	0x20000204
 80114dc:	deca0130 	.word	0xdeca0130
 80114e0:	88888888 	.word	0x88888888
 80114e4:	fffffdff 	.word	0xfffffdff

080114e8 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 80114ec:	2100      	movs	r1, #0
 80114ee:	2000      	movs	r0, #0
 80114f0:	f000 fb22 	bl	8011b38 <dwt_read32bitoffsetreg>
 80114f4:	0003      	movs	r3, r0
}
 80114f6:	0018      	movs	r0, r3
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}

080114fc <dwt_configuretxrf>:
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b082      	sub	sp, #8
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]

    // Configure RF TX PG_DELAY
    dwt_write8bitoffsetreg(TX_CAL_ID, TC_PGDELAY_OFFSET, config->PGdly);
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	781b      	ldrb	r3, [r3, #0]
 8011508:	001a      	movs	r2, r3
 801150a:	210b      	movs	r1, #11
 801150c:	202a      	movs	r0, #42	@ 0x2a
 801150e:	f000 fb71 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Configure TX power
    dwt_write32bitreg(TX_POWER_ID, config->power);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	685b      	ldr	r3, [r3, #4]
 8011516:	001a      	movs	r2, r3
 8011518:	2100      	movs	r1, #0
 801151a:	201e      	movs	r0, #30
 801151c:	f000 fb9d 	bl	8011c5a <dwt_write32bitoffsetreg>

}
 8011520:	46c0      	nop			@ (mov r8, r8)
 8011522:	46bd      	mov	sp, r7
 8011524:	b002      	add	sp, #8
 8011526:	bd80      	pop	{r7, pc}

08011528 <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 8011528:	b5b0      	push	{r4, r5, r7, lr}
 801152a:	b086      	sub	sp, #24
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 8011530:	2317      	movs	r3, #23
 8011532:	18fb      	adds	r3, r7, r3
 8011534:	2200      	movs	r2, #0
 8011536:	701a      	strb	r2, [r3, #0]
    uint8 useDWnsSFD = 0;
 8011538:	2316      	movs	r3, #22
 801153a:	18fb      	adds	r3, r7, r3
 801153c:	2200      	movs	r2, #0
 801153e:	701a      	strb	r2, [r3, #0]
    uint8 chan = config->chan ;
 8011540:	2013      	movs	r0, #19
 8011542:	183b      	adds	r3, r7, r0
 8011544:	687a      	ldr	r2, [r7, #4]
 8011546:	7812      	ldrb	r2, [r2, #0]
 8011548:	701a      	strb	r2, [r3, #0]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	795b      	ldrb	r3, [r3, #5]
 801154e:	0019      	movs	r1, r3
 8011550:	2314      	movs	r3, #20
 8011552:	18fb      	adds	r3, r7, r3
 8011554:	4ab6      	ldr	r2, [pc, #728]	@ (8011830 <dwt_configure+0x308>)
 8011556:	0049      	lsls	r1, r1, #1
 8011558:	5a8a      	ldrh	r2, [r1, r2]
 801155a:	801a      	strh	r2, [r3, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	785a      	ldrb	r2, [r3, #1]
 8011560:	2312      	movs	r3, #18
 8011562:	18fb      	adds	r3, r7, r3
 8011564:	3a01      	subs	r2, #1
 8011566:	701a      	strb	r2, [r3, #0]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8011568:	183b      	adds	r3, r7, r0
 801156a:	781b      	ldrb	r3, [r3, #0]
 801156c:	2b04      	cmp	r3, #4
 801156e:	d003      	beq.n	8011578 <dwt_configure+0x50>
 8011570:	183b      	adds	r3, r7, r0
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	2b07      	cmp	r3, #7
 8011576:	d101      	bne.n	801157c <dwt_configure+0x54>
 8011578:	2201      	movs	r2, #1
 801157a:	e000      	b.n	801157e <dwt_configure+0x56>
 801157c:	2200      	movs	r2, #0
 801157e:	2311      	movs	r3, #17
 8011580:	18fb      	adds	r3, r7, r3
 8011582:	701a      	strb	r2, [r3, #0]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	79db      	ldrb	r3, [r3, #7]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d10f      	bne.n	80115ac <dwt_configure+0x84>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 801158c:	4ba9      	ldr	r3, [pc, #676]	@ (8011834 <dwt_configure+0x30c>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	691a      	ldr	r2, [r3, #16]
 8011592:	4ba8      	ldr	r3, [pc, #672]	@ (8011834 <dwt_configure+0x30c>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	2180      	movs	r1, #128	@ 0x80
 8011598:	03c9      	lsls	r1, r1, #15
 801159a:	430a      	orrs	r2, r1
 801159c:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 801159e:	2214      	movs	r2, #20
 80115a0:	18bb      	adds	r3, r7, r2
 80115a2:	18ba      	adds	r2, r7, r2
 80115a4:	8812      	ldrh	r2, [r2, #0]
 80115a6:	08d2      	lsrs	r2, r2, #3
 80115a8:	801a      	strh	r2, [r3, #0]
 80115aa:	e007      	b.n	80115bc <dwt_configure+0x94>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 80115ac:	4ba1      	ldr	r3, [pc, #644]	@ (8011834 <dwt_configure+0x30c>)
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	691a      	ldr	r2, [r3, #16]
 80115b2:	4ba0      	ldr	r3, [pc, #640]	@ (8011834 <dwt_configure+0x30c>)
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	49a0      	ldr	r1, [pc, #640]	@ (8011838 <dwt_configure+0x310>)
 80115b8:	400a      	ands	r2, r1
 80115ba:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 80115bc:	4b9d      	ldr	r3, [pc, #628]	@ (8011834 <dwt_configure+0x30c>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	687a      	ldr	r2, [r7, #4]
 80115c2:	7a12      	ldrb	r2, [r2, #8]
 80115c4:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 80115c6:	4b9b      	ldr	r3, [pc, #620]	@ (8011834 <dwt_configure+0x30c>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	691a      	ldr	r2, [r3, #16]
 80115cc:	4b99      	ldr	r3, [pc, #612]	@ (8011834 <dwt_configure+0x30c>)
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	499a      	ldr	r1, [pc, #616]	@ (801183c <dwt_configure+0x314>)
 80115d2:	400a      	ands	r2, r1
 80115d4:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 80115d6:	4b97      	ldr	r3, [pc, #604]	@ (8011834 <dwt_configure+0x30c>)
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	6919      	ldr	r1, [r3, #16]
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	7a1b      	ldrb	r3, [r3, #8]
 80115e0:	041a      	lsls	r2, r3, #16
 80115e2:	23c0      	movs	r3, #192	@ 0xc0
 80115e4:	029b      	lsls	r3, r3, #10
 80115e6:	401a      	ands	r2, r3
 80115e8:	4b92      	ldr	r3, [pc, #584]	@ (8011834 <dwt_configure+0x30c>)
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	430a      	orrs	r2, r1
 80115ee:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 80115f0:	4b90      	ldr	r3, [pc, #576]	@ (8011834 <dwt_configure+0x30c>)
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	691b      	ldr	r3, [r3, #16]
 80115f6:	001a      	movs	r2, r3
 80115f8:	2100      	movs	r1, #0
 80115fa:	2004      	movs	r0, #4
 80115fc:	f000 fb2d 	bl	8011c5a <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 8011600:	2314      	movs	r3, #20
 8011602:	18fb      	adds	r3, r7, r3
 8011604:	881b      	ldrh	r3, [r3, #0]
 8011606:	498e      	ldr	r1, [pc, #568]	@ (8011840 <dwt_configure+0x318>)
 8011608:	001a      	movs	r2, r3
 801160a:	202e      	movs	r0, #46	@ 0x2e
 801160c:	f000 fb05 	bl	8011c1a <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 8011610:	2512      	movs	r5, #18
 8011612:	197b      	adds	r3, r7, r5
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	0018      	movs	r0, r3
 8011618:	f000 fb78 	bl	8011d0c <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 801161c:	2413      	movs	r4, #19
 801161e:	193b      	adds	r3, r7, r4
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	4a88      	ldr	r2, [pc, #544]	@ (8011844 <dwt_configure+0x31c>)
 8011624:	5cd3      	ldrb	r3, [r2, r3]
 8011626:	001a      	movs	r2, r3
 8011628:	4b87      	ldr	r3, [pc, #540]	@ (8011848 <dwt_configure+0x320>)
 801162a:	0092      	lsls	r2, r2, #2
 801162c:	58d3      	ldr	r3, [r2, r3]
 801162e:	001a      	movs	r2, r3
 8011630:	2107      	movs	r1, #7
 8011632:	202b      	movs	r0, #43	@ 0x2b
 8011634:	f000 fb11 	bl	8011c5a <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8011638:	193b      	adds	r3, r7, r4
 801163a:	781b      	ldrb	r3, [r3, #0]
 801163c:	4a81      	ldr	r2, [pc, #516]	@ (8011844 <dwt_configure+0x31c>)
 801163e:	5cd3      	ldrb	r3, [r2, r3]
 8011640:	001a      	movs	r2, r3
 8011642:	4b82      	ldr	r3, [pc, #520]	@ (801184c <dwt_configure+0x324>)
 8011644:	5c9b      	ldrb	r3, [r3, r2]
 8011646:	001a      	movs	r2, r3
 8011648:	210b      	movs	r1, #11
 801164a:	202b      	movs	r0, #43	@ 0x2b
 801164c:	f000 fad2 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8011650:	2311      	movs	r3, #17
 8011652:	18fb      	adds	r3, r7, r3
 8011654:	781b      	ldrb	r3, [r3, #0]
 8011656:	4a7e      	ldr	r2, [pc, #504]	@ (8011850 <dwt_configure+0x328>)
 8011658:	5cd3      	ldrb	r3, [r2, r3]
 801165a:	001a      	movs	r2, r3
 801165c:	210b      	movs	r1, #11
 801165e:	2028      	movs	r0, #40	@ 0x28
 8011660:	f000 fac8 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8011664:	193b      	adds	r3, r7, r4
 8011666:	781b      	ldrb	r3, [r3, #0]
 8011668:	4a76      	ldr	r2, [pc, #472]	@ (8011844 <dwt_configure+0x31c>)
 801166a:	5cd3      	ldrb	r3, [r2, r3]
 801166c:	001a      	movs	r2, r3
 801166e:	4b79      	ldr	r3, [pc, #484]	@ (8011854 <dwt_configure+0x32c>)
 8011670:	0092      	lsls	r2, r2, #2
 8011672:	58d3      	ldr	r3, [r2, r3]
 8011674:	001a      	movs	r2, r3
 8011676:	210c      	movs	r1, #12
 8011678:	2028      	movs	r0, #40	@ 0x28
 801167a:	f000 faee 	bl	8011c5a <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	79db      	ldrb	r3, [r3, #7]
 8011682:	001a      	movs	r2, r3
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	799b      	ldrb	r3, [r3, #6]
 8011688:	0019      	movs	r1, r3
 801168a:	4b73      	ldr	r3, [pc, #460]	@ (8011858 <dwt_configure+0x330>)
 801168c:	0052      	lsls	r2, r2, #1
 801168e:	1852      	adds	r2, r2, r1
 8011690:	0052      	lsls	r2, r2, #1
 8011692:	5ad3      	ldrh	r3, [r2, r3]
 8011694:	001a      	movs	r2, r3
 8011696:	2102      	movs	r1, #2
 8011698:	2027      	movs	r0, #39	@ 0x27
 801169a:	f000 fabe 	bl	8011c1a <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 801169e:	197b      	adds	r3, r7, r5
 80116a0:	781a      	ldrb	r2, [r3, #0]
 80116a2:	4b6e      	ldr	r3, [pc, #440]	@ (801185c <dwt_configure+0x334>)
 80116a4:	0052      	lsls	r2, r2, #1
 80116a6:	5ad3      	ldrh	r3, [r2, r3]
 80116a8:	001a      	movs	r2, r3
 80116aa:	2104      	movs	r1, #4
 80116ac:	2027      	movs	r0, #39	@ 0x27
 80116ae:	f000 fab4 	bl	8011c1a <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	79db      	ldrb	r3, [r3, #7]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d105      	bne.n	80116c6 <dwt_configure+0x19e>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 80116ba:	2264      	movs	r2, #100	@ 0x64
 80116bc:	2106      	movs	r1, #6
 80116be:	2027      	movs	r0, #39	@ 0x27
 80116c0:	f000 faab 	bl	8011c1a <dwt_write16bitoffsetreg>
 80116c4:	e018      	b.n	80116f8 <dwt_configure+0x1d0>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	789b      	ldrb	r3, [r3, #2]
 80116ca:	2b04      	cmp	r3, #4
 80116cc:	d10a      	bne.n	80116e4 <dwt_configure+0x1bc>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 80116ce:	2210      	movs	r2, #16
 80116d0:	2106      	movs	r1, #6
 80116d2:	2027      	movs	r0, #39	@ 0x27
 80116d4:	f000 faa1 	bl	8011c1a <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 80116d8:	2210      	movs	r2, #16
 80116da:	2126      	movs	r1, #38	@ 0x26
 80116dc:	2027      	movs	r0, #39	@ 0x27
 80116de:	f000 fa89 	bl	8011bf4 <dwt_write8bitoffsetreg>
 80116e2:	e009      	b.n	80116f8 <dwt_configure+0x1d0>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 80116e4:	2220      	movs	r2, #32
 80116e6:	2106      	movs	r1, #6
 80116e8:	2027      	movs	r0, #39	@ 0x27
 80116ea:	f000 fa96 	bl	8011c1a <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 80116ee:	2228      	movs	r2, #40	@ 0x28
 80116f0:	2126      	movs	r1, #38	@ 0x26
 80116f2:	2027      	movs	r0, #39	@ 0x27
 80116f4:	f000 fa7e 	bl	8011bf4 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 80116f8:	2312      	movs	r3, #18
 80116fa:	18fb      	adds	r3, r7, r3
 80116fc:	781a      	ldrb	r2, [r3, #0]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	78db      	ldrb	r3, [r3, #3]
 8011702:	0019      	movs	r1, r3
 8011704:	4b56      	ldr	r3, [pc, #344]	@ (8011860 <dwt_configure+0x338>)
 8011706:	0092      	lsls	r2, r2, #2
 8011708:	1852      	adds	r2, r2, r1
 801170a:	0092      	lsls	r2, r2, #2
 801170c:	58d3      	ldr	r3, [r2, r3]
 801170e:	001a      	movs	r2, r3
 8011710:	2108      	movs	r1, #8
 8011712:	2027      	movs	r0, #39	@ 0x27
 8011714:	f000 faa1 	bl	8011c5a <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	895b      	ldrh	r3, [r3, #10]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d102      	bne.n	8011726 <dwt_configure+0x1fe>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	4a50      	ldr	r2, [pc, #320]	@ (8011864 <dwt_configure+0x33c>)
 8011724:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	895b      	ldrh	r3, [r3, #10]
 801172a:	001a      	movs	r2, r3
 801172c:	2120      	movs	r1, #32
 801172e:	2027      	movs	r0, #39	@ 0x27
 8011730:	f000 fa73 	bl	8011c1a <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8011734:	4b4c      	ldr	r3, [pc, #304]	@ (8011868 <dwt_configure+0x340>)
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	001a      	movs	r2, r3
 801173a:	210c      	movs	r1, #12
 801173c:	2023      	movs	r0, #35	@ 0x23
 801173e:	f000 fa8c 	bl	8011c5a <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8011742:	2312      	movs	r3, #18
 8011744:	18fb      	adds	r3, r7, r3
 8011746:	781b      	ldrb	r3, [r3, #0]
 8011748:	4a47      	ldr	r2, [pc, #284]	@ (8011868 <dwt_configure+0x340>)
 801174a:	005b      	lsls	r3, r3, #1
 801174c:	18d3      	adds	r3, r2, r3
 801174e:	3304      	adds	r3, #4
 8011750:	881b      	ldrh	r3, [r3, #0]
 8011752:	001a      	movs	r2, r3
 8011754:	2104      	movs	r1, #4
 8011756:	2023      	movs	r0, #35	@ 0x23
 8011758:	f000 fa5f 	bl	8011c1a <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	799b      	ldrb	r3, [r3, #6]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d011      	beq.n	8011788 <dwt_configure+0x260>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	79db      	ldrb	r3, [r3, #7]
 8011768:	001a      	movs	r2, r3
 801176a:	4b40      	ldr	r3, [pc, #256]	@ (801186c <dwt_configure+0x344>)
 801176c:	5c9b      	ldrb	r3, [r3, r2]
 801176e:	001a      	movs	r2, r3
 8011770:	2100      	movs	r1, #0
 8011772:	2021      	movs	r0, #33	@ 0x21
 8011774:	f000 fa3e 	bl	8011bf4 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 8011778:	2317      	movs	r3, #23
 801177a:	18fb      	adds	r3, r7, r3
 801177c:	2203      	movs	r2, #3
 801177e:	701a      	strb	r2, [r3, #0]
        useDWnsSFD = 1 ;
 8011780:	2316      	movs	r3, #22
 8011782:	18fb      	adds	r3, r7, r3
 8011784:	2201      	movs	r2, #1
 8011786:	701a      	strb	r2, [r3, #0]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8011788:	2113      	movs	r1, #19
 801178a:	187b      	adds	r3, r7, r1
 801178c:	781b      	ldrb	r3, [r3, #0]
 801178e:	220f      	movs	r2, #15
 8011790:	401a      	ands	r2, r3
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8011792:	187b      	adds	r3, r7, r1
 8011794:	781b      	ldrb	r3, [r3, #0]
 8011796:	011b      	lsls	r3, r3, #4
 8011798:	21ff      	movs	r1, #255	@ 0xff
 801179a:	400b      	ands	r3, r1
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 801179c:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	785b      	ldrb	r3, [r3, #1]
 80117a2:	0499      	lsls	r1, r3, #18
 80117a4:	23c0      	movs	r3, #192	@ 0xc0
 80117a6:	031b      	lsls	r3, r3, #12
 80117a8:	400b      	ands	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80117aa:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80117ac:	2317      	movs	r3, #23
 80117ae:	18fb      	adds	r3, r7, r3
 80117b0:	781b      	ldrb	r3, [r3, #0]
 80117b2:	0519      	lsls	r1, r3, #20
 80117b4:	23c0      	movs	r3, #192	@ 0xc0
 80117b6:	039b      	lsls	r3, r3, #14
 80117b8:	400b      	ands	r3, r1
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80117ba:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80117bc:	2316      	movs	r3, #22
 80117be:	18fb      	adds	r3, r7, r3
 80117c0:	781b      	ldrb	r3, [r3, #0]
 80117c2:	0459      	lsls	r1, r3, #17
 80117c4:	2380      	movs	r3, #128	@ 0x80
 80117c6:	029b      	lsls	r3, r3, #10
 80117c8:	400b      	ands	r3, r1
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80117ca:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	791b      	ldrb	r3, [r3, #4]
 80117d0:	0599      	lsls	r1, r3, #22
 80117d2:	23f8      	movs	r3, #248	@ 0xf8
 80117d4:	04db      	lsls	r3, r3, #19
 80117d6:	400b      	ands	r3, r1
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80117d8:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	795b      	ldrb	r3, [r3, #5]
 80117de:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80117e0:	4313      	orrs	r3, r2
 80117e2:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	001a      	movs	r2, r3
 80117e8:	2100      	movs	r1, #0
 80117ea:	201f      	movs	r0, #31
 80117ec:	f000 fa35 	bl	8011c5a <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	789a      	ldrb	r2, [r3, #2]
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	785b      	ldrb	r3, [r3, #1]
 80117f8:	4313      	orrs	r3, r2
 80117fa:	b2db      	uxtb	r3, r3
 80117fc:	0419      	lsls	r1, r3, #16
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	79db      	ldrb	r3, [r3, #7]
 8011802:	035a      	lsls	r2, r3, #13
 8011804:	4b0b      	ldr	r3, [pc, #44]	@ (8011834 <dwt_configure+0x30c>)
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	430a      	orrs	r2, r1
 801180a:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 801180c:	4b09      	ldr	r3, [pc, #36]	@ (8011834 <dwt_configure+0x30c>)
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	68db      	ldr	r3, [r3, #12]
 8011812:	001a      	movs	r2, r3
 8011814:	2100      	movs	r1, #0
 8011816:	2008      	movs	r0, #8
 8011818:	f000 fa1f 	bl	8011c5a <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 801181c:	2242      	movs	r2, #66	@ 0x42
 801181e:	2100      	movs	r1, #0
 8011820:	200d      	movs	r0, #13
 8011822:	f000 f9e7 	bl	8011bf4 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8011826:	46c0      	nop			@ (mov r8, r8)
 8011828:	46bd      	mov	sp, r7
 801182a:	b006      	add	sp, #24
 801182c:	bdb0      	pop	{r4, r5, r7, pc}
 801182e:	46c0      	nop			@ (mov r8, r8)
 8011830:	08018950 	.word	0x08018950
 8011834:	20000204 	.word	0x20000204
 8011838:	ffbfffff 	.word	0xffbfffff
 801183c:	fffcffff 	.word	0xfffcffff
 8011840:	00002804 	.word	0x00002804
 8011844:	080188d0 	.word	0x080188d0
 8011848:	080188f0 	.word	0x080188f0
 801184c:	08018908 	.word	0x08018908
 8011850:	08018910 	.word	0x08018910
 8011854:	080188d8 	.word	0x080188d8
 8011858:	08018920 	.word	0x08018920
 801185c:	0801892c 	.word	0x0801892c
 8011860:	08018930 	.word	0x08018930
 8011864:	00001041 	.word	0x00001041
 8011868:	08018914 	.word	0x08018914
 801186c:	0801891c 	.word	0x0801891c

08011870 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b082      	sub	sp, #8
 8011874:	af00      	add	r7, sp, #0
 8011876:	0002      	movs	r2, r0
 8011878:	1dbb      	adds	r3, r7, #6
 801187a:	801a      	strh	r2, [r3, #0]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 801187c:	1dbb      	adds	r3, r7, #6
 801187e:	881b      	ldrh	r3, [r3, #0]
 8011880:	4904      	ldr	r1, [pc, #16]	@ (8011894 <dwt_setrxantennadelay+0x24>)
 8011882:	001a      	movs	r2, r3
 8011884:	202e      	movs	r0, #46	@ 0x2e
 8011886:	f000 f9c8 	bl	8011c1a <dwt_write16bitoffsetreg>
}
 801188a:	46c0      	nop			@ (mov r8, r8)
 801188c:	46bd      	mov	sp, r7
 801188e:	b002      	add	sp, #8
 8011890:	bd80      	pop	{r7, pc}
 8011892:	46c0      	nop			@ (mov r8, r8)
 8011894:	00001804 	.word	0x00001804

08011898 <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b082      	sub	sp, #8
 801189c:	af00      	add	r7, sp, #0
 801189e:	0002      	movs	r2, r0
 80118a0:	1dbb      	adds	r3, r7, #6
 80118a2:	801a      	strh	r2, [r3, #0]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 80118a4:	1dbb      	adds	r3, r7, #6
 80118a6:	881b      	ldrh	r3, [r3, #0]
 80118a8:	001a      	movs	r2, r3
 80118aa:	2100      	movs	r1, #0
 80118ac:	2018      	movs	r0, #24
 80118ae:	f000 f9b4 	bl	8011c1a <dwt_write16bitoffsetreg>
}
 80118b2:	46c0      	nop			@ (mov r8, r8)
 80118b4:	46bd      	mov	sp, r7
 80118b6:	b002      	add	sp, #8
 80118b8:	bd80      	pop	{r7, pc}

080118ba <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 80118ba:	b580      	push	{r7, lr}
 80118bc:	b082      	sub	sp, #8
 80118be:	af00      	add	r7, sp, #0
 80118c0:	6039      	str	r1, [r7, #0]
 80118c2:	0011      	movs	r1, r2
 80118c4:	1dbb      	adds	r3, r7, #6
 80118c6:	1c02      	adds	r2, r0, #0
 80118c8:	801a      	strh	r2, [r3, #0]
 80118ca:	1d3b      	adds	r3, r7, #4
 80118cc:	1c0a      	adds	r2, r1, #0
 80118ce:	801a      	strh	r2, [r3, #0]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 80118d0:	1d3b      	adds	r3, r7, #4
 80118d2:	881a      	ldrh	r2, [r3, #0]
 80118d4:	1dbb      	adds	r3, r7, #6
 80118d6:	881b      	ldrh	r3, [r3, #0]
 80118d8:	18d2      	adds	r2, r2, r3
 80118da:	2380      	movs	r3, #128	@ 0x80
 80118dc:	00db      	lsls	r3, r3, #3
 80118de:	429a      	cmp	r2, r3
 80118e0:	dc0d      	bgt.n	80118fe <dwt_writetxdata+0x44>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 80118e2:	1dbb      	adds	r3, r7, #6
 80118e4:	881b      	ldrh	r3, [r3, #0]
 80118e6:	3b02      	subs	r3, #2
 80118e8:	0018      	movs	r0, r3
 80118ea:	683a      	ldr	r2, [r7, #0]
 80118ec:	1d3b      	adds	r3, r7, #4
 80118ee:	8819      	ldrh	r1, [r3, #0]
 80118f0:	0013      	movs	r3, r2
 80118f2:	0002      	movs	r2, r0
 80118f4:	2009      	movs	r0, #9
 80118f6:	f000 f862 	bl	80119be <dwt_writetodevice>
        return DWT_SUCCESS;
 80118fa:	2300      	movs	r3, #0
 80118fc:	e001      	b.n	8011902 <dwt_writetxdata+0x48>
    }
    else
    {
        return DWT_ERROR;
 80118fe:	2301      	movs	r3, #1
 8011900:	425b      	negs	r3, r3
    }
} // end dwt_writetxdata()
 8011902:	0018      	movs	r0, r3
 8011904:	46bd      	mov	sp, r7
 8011906:	b002      	add	sp, #8
 8011908:	bd80      	pop	{r7, pc}
	...

0801190c <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b084      	sub	sp, #16
 8011910:	af00      	add	r7, sp, #0
 8011912:	603a      	str	r2, [r7, #0]
 8011914:	1dbb      	adds	r3, r7, #6
 8011916:	1c02      	adds	r2, r0, #0
 8011918:	801a      	strh	r2, [r3, #0]
 801191a:	1d3b      	adds	r3, r7, #4
 801191c:	1c0a      	adds	r2, r1, #0
 801191e:	801a      	strh	r2, [r3, #0]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8011920:	4b0b      	ldr	r3, [pc, #44]	@ (8011950 <dwt_writetxfctrl+0x44>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	68da      	ldr	r2, [r3, #12]
 8011926:	1dbb      	adds	r3, r7, #6
 8011928:	881b      	ldrh	r3, [r3, #0]
 801192a:	431a      	orrs	r2, r3
 801192c:	1d3b      	adds	r3, r7, #4
 801192e:	881b      	ldrh	r3, [r3, #0]
 8011930:	059b      	lsls	r3, r3, #22
 8011932:	431a      	orrs	r2, r3
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	03db      	lsls	r3, r3, #15
 8011938:	4313      	orrs	r3, r2
 801193a:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	001a      	movs	r2, r3
 8011940:	2100      	movs	r1, #0
 8011942:	2008      	movs	r0, #8
 8011944:	f000 f989 	bl	8011c5a <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 8011948:	46c0      	nop			@ (mov r8, r8)
 801194a:	46bd      	mov	sp, r7
 801194c:	b004      	add	sp, #16
 801194e:	bd80      	pop	{r7, pc}
 8011950:	20000204 	.word	0x20000204

08011954 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8011954:	b580      	push	{r7, lr}
 8011956:	b082      	sub	sp, #8
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
 801195c:	0008      	movs	r0, r1
 801195e:	0011      	movs	r1, r2
 8011960:	1cbb      	adds	r3, r7, #2
 8011962:	1c02      	adds	r2, r0, #0
 8011964:	801a      	strh	r2, [r3, #0]
 8011966:	003b      	movs	r3, r7
 8011968:	1c0a      	adds	r2, r1, #0
 801196a:	801a      	strh	r2, [r3, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 801196c:	1cbb      	adds	r3, r7, #2
 801196e:	881a      	ldrh	r2, [r3, #0]
 8011970:	6878      	ldr	r0, [r7, #4]
 8011972:	003b      	movs	r3, r7
 8011974:	8819      	ldrh	r1, [r3, #0]
 8011976:	0003      	movs	r3, r0
 8011978:	2011      	movs	r0, #17
 801197a:	f000 f881 	bl	8011a80 <dwt_readfromdevice>
}
 801197e:	46c0      	nop			@ (mov r8, r8)
 8011980:	46bd      	mov	sp, r7
 8011982:	b002      	add	sp, #8
 8011984:	bd80      	pop	{r7, pc}

08011986 <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 8011986:	b580      	push	{r7, lr}
 8011988:	b082      	sub	sp, #8
 801198a:	af00      	add	r7, sp, #0
 801198c:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	2205      	movs	r2, #5
 8011992:	2100      	movs	r1, #0
 8011994:	2017      	movs	r0, #23
 8011996:	f000 f873 	bl	8011a80 <dwt_readfromdevice>
}
 801199a:	46c0      	nop			@ (mov r8, r8)
 801199c:	46bd      	mov	sp, r7
 801199e:	b002      	add	sp, #8
 80119a0:	bd80      	pop	{r7, pc}

080119a2 <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 80119a2:	b580      	push	{r7, lr}
 80119a4:	b082      	sub	sp, #8
 80119a6:	af00      	add	r7, sp, #0
 80119a8:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2205      	movs	r2, #5
 80119ae:	2100      	movs	r1, #0
 80119b0:	2015      	movs	r0, #21
 80119b2:	f000 f865 	bl	8011a80 <dwt_readfromdevice>
}
 80119b6:	46c0      	nop			@ (mov r8, r8)
 80119b8:	46bd      	mov	sp, r7
 80119ba:	b002      	add	sp, #8
 80119bc:	bd80      	pop	{r7, pc}

080119be <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 80119be:	b590      	push	{r4, r7, lr}
 80119c0:	b087      	sub	sp, #28
 80119c2:	af00      	add	r7, sp, #0
 80119c4:	60ba      	str	r2, [r7, #8]
 80119c6:	607b      	str	r3, [r7, #4]
 80119c8:	240e      	movs	r4, #14
 80119ca:	193b      	adds	r3, r7, r4
 80119cc:	1c02      	adds	r2, r0, #0
 80119ce:	801a      	strh	r2, [r3, #0]
 80119d0:	200c      	movs	r0, #12
 80119d2:	183b      	adds	r3, r7, r0
 80119d4:	1c0a      	adds	r2, r1, #0
 80119d6:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 80119d8:	2300      	movs	r3, #0
 80119da:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80119dc:	183b      	adds	r3, r7, r0
 80119de:	881b      	ldrh	r3, [r3, #0]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d10d      	bne.n	8011a00 <dwt_writetodevice+0x42>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80119e4:	193b      	adds	r3, r7, r4
 80119e6:	881b      	ldrh	r3, [r3, #0]
 80119e8:	b2da      	uxtb	r2, r3
 80119ea:	697b      	ldr	r3, [r7, #20]
 80119ec:	1c59      	adds	r1, r3, #1
 80119ee:	6179      	str	r1, [r7, #20]
 80119f0:	2180      	movs	r1, #128	@ 0x80
 80119f2:	4249      	negs	r1, r1
 80119f4:	430a      	orrs	r2, r1
 80119f6:	b2d1      	uxtb	r1, r2
 80119f8:	2210      	movs	r2, #16
 80119fa:	18ba      	adds	r2, r7, r2
 80119fc:	54d1      	strb	r1, [r2, r3]
 80119fe:	e033      	b.n	8011a68 <dwt_writetodevice+0xaa>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8011a00:	230e      	movs	r3, #14
 8011a02:	18fb      	adds	r3, r7, r3
 8011a04:	881b      	ldrh	r3, [r3, #0]
 8011a06:	b2da      	uxtb	r2, r3
 8011a08:	697b      	ldr	r3, [r7, #20]
 8011a0a:	1c59      	adds	r1, r3, #1
 8011a0c:	6179      	str	r1, [r7, #20]
 8011a0e:	2140      	movs	r1, #64	@ 0x40
 8011a10:	4249      	negs	r1, r1
 8011a12:	430a      	orrs	r2, r1
 8011a14:	b2d1      	uxtb	r1, r2
 8011a16:	2010      	movs	r0, #16
 8011a18:	183a      	adds	r2, r7, r0
 8011a1a:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8011a1c:	210c      	movs	r1, #12
 8011a1e:	187b      	adds	r3, r7, r1
 8011a20:	881b      	ldrh	r3, [r3, #0]
 8011a22:	2b7f      	cmp	r3, #127	@ 0x7f
 8011a24:	d808      	bhi.n	8011a38 <dwt_writetodevice+0x7a>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	1c5a      	adds	r2, r3, #1
 8011a2a:	617a      	str	r2, [r7, #20]
 8011a2c:	187a      	adds	r2, r7, r1
 8011a2e:	8812      	ldrh	r2, [r2, #0]
 8011a30:	b2d1      	uxtb	r1, r2
 8011a32:	183a      	adds	r2, r7, r0
 8011a34:	54d1      	strb	r1, [r2, r3]
 8011a36:	e017      	b.n	8011a68 <dwt_writetodevice+0xaa>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8011a38:	200c      	movs	r0, #12
 8011a3a:	183b      	adds	r3, r7, r0
 8011a3c:	881b      	ldrh	r3, [r3, #0]
 8011a3e:	b2da      	uxtb	r2, r3
 8011a40:	697b      	ldr	r3, [r7, #20]
 8011a42:	1c59      	adds	r1, r3, #1
 8011a44:	6179      	str	r1, [r7, #20]
 8011a46:	2180      	movs	r1, #128	@ 0x80
 8011a48:	4249      	negs	r1, r1
 8011a4a:	430a      	orrs	r2, r1
 8011a4c:	b2d1      	uxtb	r1, r2
 8011a4e:	2410      	movs	r4, #16
 8011a50:	193a      	adds	r2, r7, r4
 8011a52:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8011a54:	183b      	adds	r3, r7, r0
 8011a56:	881b      	ldrh	r3, [r3, #0]
 8011a58:	09db      	lsrs	r3, r3, #7
 8011a5a:	b299      	uxth	r1, r3
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	1c5a      	adds	r2, r3, #1
 8011a60:	617a      	str	r2, [r7, #20]
 8011a62:	b2c9      	uxtb	r1, r1
 8011a64:	193a      	adds	r2, r7, r4
 8011a66:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	b298      	uxth	r0, r3
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	68ba      	ldr	r2, [r7, #8]
 8011a70:	2110      	movs	r1, #16
 8011a72:	1879      	adds	r1, r7, r1
 8011a74:	f000 fc58 	bl	8012328 <writetospi>
} // end dwt_writetodevice()
 8011a78:	46c0      	nop			@ (mov r8, r8)
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	b007      	add	sp, #28
 8011a7e:	bd90      	pop	{r4, r7, pc}

08011a80 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8011a80:	b590      	push	{r4, r7, lr}
 8011a82:	b087      	sub	sp, #28
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	60ba      	str	r2, [r7, #8]
 8011a88:	607b      	str	r3, [r7, #4]
 8011a8a:	240e      	movs	r4, #14
 8011a8c:	193b      	adds	r3, r7, r4
 8011a8e:	1c02      	adds	r2, r0, #0
 8011a90:	801a      	strh	r2, [r3, #0]
 8011a92:	200c      	movs	r0, #12
 8011a94:	183b      	adds	r3, r7, r0
 8011a96:	1c0a      	adds	r2, r1, #0
 8011a98:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8011a9e:	183b      	adds	r3, r7, r0
 8011aa0:	881b      	ldrh	r3, [r3, #0]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d109      	bne.n	8011aba <dwt_readfromdevice+0x3a>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8011aa6:	697b      	ldr	r3, [r7, #20]
 8011aa8:	1c5a      	adds	r2, r3, #1
 8011aaa:	617a      	str	r2, [r7, #20]
 8011aac:	193a      	adds	r2, r7, r4
 8011aae:	8812      	ldrh	r2, [r2, #0]
 8011ab0:	b2d1      	uxtb	r1, r2
 8011ab2:	2210      	movs	r2, #16
 8011ab4:	18ba      	adds	r2, r7, r2
 8011ab6:	54d1      	strb	r1, [r2, r3]
 8011ab8:	e032      	b.n	8011b20 <dwt_readfromdevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8011aba:	230e      	movs	r3, #14
 8011abc:	18fb      	adds	r3, r7, r3
 8011abe:	881b      	ldrh	r3, [r3, #0]
 8011ac0:	b2da      	uxtb	r2, r3
 8011ac2:	697b      	ldr	r3, [r7, #20]
 8011ac4:	1c59      	adds	r1, r3, #1
 8011ac6:	6179      	str	r1, [r7, #20]
 8011ac8:	2140      	movs	r1, #64	@ 0x40
 8011aca:	430a      	orrs	r2, r1
 8011acc:	b2d1      	uxtb	r1, r2
 8011ace:	2010      	movs	r0, #16
 8011ad0:	183a      	adds	r2, r7, r0
 8011ad2:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8011ad4:	210c      	movs	r1, #12
 8011ad6:	187b      	adds	r3, r7, r1
 8011ad8:	881b      	ldrh	r3, [r3, #0]
 8011ada:	2b7f      	cmp	r3, #127	@ 0x7f
 8011adc:	d808      	bhi.n	8011af0 <dwt_readfromdevice+0x70>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8011ade:	697b      	ldr	r3, [r7, #20]
 8011ae0:	1c5a      	adds	r2, r3, #1
 8011ae2:	617a      	str	r2, [r7, #20]
 8011ae4:	187a      	adds	r2, r7, r1
 8011ae6:	8812      	ldrh	r2, [r2, #0]
 8011ae8:	b2d1      	uxtb	r1, r2
 8011aea:	183a      	adds	r2, r7, r0
 8011aec:	54d1      	strb	r1, [r2, r3]
 8011aee:	e017      	b.n	8011b20 <dwt_readfromdevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8011af0:	200c      	movs	r0, #12
 8011af2:	183b      	adds	r3, r7, r0
 8011af4:	881b      	ldrh	r3, [r3, #0]
 8011af6:	b2da      	uxtb	r2, r3
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	1c59      	adds	r1, r3, #1
 8011afc:	6179      	str	r1, [r7, #20]
 8011afe:	2180      	movs	r1, #128	@ 0x80
 8011b00:	4249      	negs	r1, r1
 8011b02:	430a      	orrs	r2, r1
 8011b04:	b2d1      	uxtb	r1, r2
 8011b06:	2410      	movs	r4, #16
 8011b08:	193a      	adds	r2, r7, r4
 8011b0a:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8011b0c:	183b      	adds	r3, r7, r0
 8011b0e:	881b      	ldrh	r3, [r3, #0]
 8011b10:	09db      	lsrs	r3, r3, #7
 8011b12:	b299      	uxth	r1, r3
 8011b14:	697b      	ldr	r3, [r7, #20]
 8011b16:	1c5a      	adds	r2, r3, #1
 8011b18:	617a      	str	r2, [r7, #20]
 8011b1a:	b2c9      	uxtb	r1, r1
 8011b1c:	193a      	adds	r2, r7, r4
 8011b1e:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8011b20:	697b      	ldr	r3, [r7, #20]
 8011b22:	b298      	uxth	r0, r3
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	68ba      	ldr	r2, [r7, #8]
 8011b28:	2110      	movs	r1, #16
 8011b2a:	1879      	adds	r1, r7, r1
 8011b2c:	f000 fc34 	bl	8012398 <readfromspi>
} // end dwt_readfromdevice()
 8011b30:	46c0      	nop			@ (mov r8, r8)
 8011b32:	46bd      	mov	sp, r7
 8011b34:	b007      	add	sp, #28
 8011b36:	bd90      	pop	{r4, r7, pc}

08011b38 <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b086      	sub	sp, #24
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8011b42:	2300      	movs	r3, #0
 8011b44:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	b298      	uxth	r0, r3
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	b299      	uxth	r1, r3
 8011b4e:	230c      	movs	r3, #12
 8011b50:	18fb      	adds	r3, r7, r3
 8011b52:	2204      	movs	r2, #4
 8011b54:	f7ff ff94 	bl	8011a80 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 8011b58:	2303      	movs	r3, #3
 8011b5a:	613b      	str	r3, [r7, #16]
 8011b5c:	e00b      	b.n	8011b76 <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8011b5e:	697b      	ldr	r3, [r7, #20]
 8011b60:	021b      	lsls	r3, r3, #8
 8011b62:	220c      	movs	r2, #12
 8011b64:	18b9      	adds	r1, r7, r2
 8011b66:	693a      	ldr	r2, [r7, #16]
 8011b68:	188a      	adds	r2, r1, r2
 8011b6a:	7812      	ldrb	r2, [r2, #0]
 8011b6c:	189b      	adds	r3, r3, r2
 8011b6e:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8011b70:	693b      	ldr	r3, [r7, #16]
 8011b72:	3b01      	subs	r3, #1
 8011b74:	613b      	str	r3, [r7, #16]
 8011b76:	693b      	ldr	r3, [r7, #16]
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	daf0      	bge.n	8011b5e <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8011b7c:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8011b7e:	0018      	movs	r0, r3
 8011b80:	46bd      	mov	sp, r7
 8011b82:	b006      	add	sp, #24
 8011b84:	bd80      	pop	{r7, pc}

08011b86 <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 8011b86:	b5b0      	push	{r4, r5, r7, lr}
 8011b88:	b084      	sub	sp, #16
 8011b8a:	af00      	add	r7, sp, #0
 8011b8c:	6078      	str	r0, [r7, #4]
 8011b8e:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8011b90:	240e      	movs	r4, #14
 8011b92:	193b      	adds	r3, r7, r4
 8011b94:	2200      	movs	r2, #0
 8011b96:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	b298      	uxth	r0, r3
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	b299      	uxth	r1, r3
 8011ba0:	250c      	movs	r5, #12
 8011ba2:	197b      	adds	r3, r7, r5
 8011ba4:	2202      	movs	r2, #2
 8011ba6:	f7ff ff6b 	bl	8011a80 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8011baa:	0029      	movs	r1, r5
 8011bac:	187b      	adds	r3, r7, r1
 8011bae:	785b      	ldrb	r3, [r3, #1]
 8011bb0:	021b      	lsls	r3, r3, #8
 8011bb2:	b29a      	uxth	r2, r3
 8011bb4:	187b      	adds	r3, r7, r1
 8011bb6:	781b      	ldrb	r3, [r3, #0]
 8011bb8:	0019      	movs	r1, r3
 8011bba:	193b      	adds	r3, r7, r4
 8011bbc:	1852      	adds	r2, r2, r1
 8011bbe:	801a      	strh	r2, [r3, #0]
    return regval ;
 8011bc0:	193b      	adds	r3, r7, r4
 8011bc2:	881b      	ldrh	r3, [r3, #0]

} // end dwt_read16bitoffsetreg()
 8011bc4:	0018      	movs	r0, r3
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	b004      	add	sp, #16
 8011bca:	bdb0      	pop	{r4, r5, r7, pc}

08011bcc <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8011bcc:	b590      	push	{r4, r7, lr}
 8011bce:	b085      	sub	sp, #20
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	6078      	str	r0, [r7, #4]
 8011bd4:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	b298      	uxth	r0, r3
 8011bda:	683b      	ldr	r3, [r7, #0]
 8011bdc:	b299      	uxth	r1, r3
 8011bde:	240f      	movs	r4, #15
 8011be0:	193b      	adds	r3, r7, r4
 8011be2:	2201      	movs	r2, #1
 8011be4:	f7ff ff4c 	bl	8011a80 <dwt_readfromdevice>

    return regval ;
 8011be8:	193b      	adds	r3, r7, r4
 8011bea:	781b      	ldrb	r3, [r3, #0]
}
 8011bec:	0018      	movs	r0, r3
 8011bee:	46bd      	mov	sp, r7
 8011bf0:	b005      	add	sp, #20
 8011bf2:	bd90      	pop	{r4, r7, pc}

08011bf4 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 8011bf4:	b580      	push	{r7, lr}
 8011bf6:	b084      	sub	sp, #16
 8011bf8:	af00      	add	r7, sp, #0
 8011bfa:	60f8      	str	r0, [r7, #12]
 8011bfc:	60b9      	str	r1, [r7, #8]
 8011bfe:	1dfb      	adds	r3, r7, #7
 8011c00:	701a      	strb	r2, [r3, #0]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	b298      	uxth	r0, r3
 8011c06:	68bb      	ldr	r3, [r7, #8]
 8011c08:	b299      	uxth	r1, r3
 8011c0a:	1dfb      	adds	r3, r7, #7
 8011c0c:	2201      	movs	r2, #1
 8011c0e:	f7ff fed6 	bl	80119be <dwt_writetodevice>
}
 8011c12:	46c0      	nop			@ (mov r8, r8)
 8011c14:	46bd      	mov	sp, r7
 8011c16:	b004      	add	sp, #16
 8011c18:	bd80      	pop	{r7, pc}

08011c1a <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 8011c1a:	b590      	push	{r4, r7, lr}
 8011c1c:	b087      	sub	sp, #28
 8011c1e:	af00      	add	r7, sp, #0
 8011c20:	60f8      	str	r0, [r7, #12]
 8011c22:	60b9      	str	r1, [r7, #8]
 8011c24:	1dbb      	adds	r3, r7, #6
 8011c26:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 8011c28:	1dbb      	adds	r3, r7, #6
 8011c2a:	881b      	ldrh	r3, [r3, #0]
 8011c2c:	b2da      	uxtb	r2, r3
 8011c2e:	2414      	movs	r4, #20
 8011c30:	193b      	adds	r3, r7, r4
 8011c32:	701a      	strb	r2, [r3, #0]
    buffer[1] = regval >> 8 ;
 8011c34:	1dbb      	adds	r3, r7, #6
 8011c36:	881b      	ldrh	r3, [r3, #0]
 8011c38:	0a1b      	lsrs	r3, r3, #8
 8011c3a:	b29b      	uxth	r3, r3
 8011c3c:	b2da      	uxtb	r2, r3
 8011c3e:	193b      	adds	r3, r7, r4
 8011c40:	705a      	strb	r2, [r3, #1]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	b298      	uxth	r0, r3
 8011c46:	68bb      	ldr	r3, [r7, #8]
 8011c48:	b299      	uxth	r1, r3
 8011c4a:	193b      	adds	r3, r7, r4
 8011c4c:	2202      	movs	r2, #2
 8011c4e:	f7ff feb6 	bl	80119be <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8011c52:	46c0      	nop			@ (mov r8, r8)
 8011c54:	46bd      	mov	sp, r7
 8011c56:	b007      	add	sp, #28
 8011c58:	bd90      	pop	{r4, r7, pc}

08011c5a <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8011c5a:	b580      	push	{r7, lr}
 8011c5c:	b086      	sub	sp, #24
 8011c5e:	af00      	add	r7, sp, #0
 8011c60:	60f8      	str	r0, [r7, #12]
 8011c62:	60b9      	str	r1, [r7, #8]
 8011c64:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8011c66:	2300      	movs	r3, #0
 8011c68:	617b      	str	r3, [r7, #20]
 8011c6a:	e00d      	b.n	8011c88 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	b2d9      	uxtb	r1, r3
 8011c70:	2310      	movs	r3, #16
 8011c72:	18fa      	adds	r2, r7, r3
 8011c74:	697b      	ldr	r3, [r7, #20]
 8011c76:	18d3      	adds	r3, r2, r3
 8011c78:	1c0a      	adds	r2, r1, #0
 8011c7a:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	0a1b      	lsrs	r3, r3, #8
 8011c80:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8011c82:	697b      	ldr	r3, [r7, #20]
 8011c84:	3301      	adds	r3, #1
 8011c86:	617b      	str	r3, [r7, #20]
 8011c88:	697b      	ldr	r3, [r7, #20]
 8011c8a:	2b03      	cmp	r3, #3
 8011c8c:	ddee      	ble.n	8011c6c <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	b298      	uxth	r0, r3
 8011c92:	68bb      	ldr	r3, [r7, #8]
 8011c94:	b299      	uxth	r1, r3
 8011c96:	2310      	movs	r3, #16
 8011c98:	18fb      	adds	r3, r7, r3
 8011c9a:	2204      	movs	r2, #4
 8011c9c:	f7ff fe8f 	bl	80119be <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8011ca0:	46c0      	nop			@ (mov r8, r8)
 8011ca2:	46bd      	mov	sp, r7
 8011ca4:	b006      	add	sp, #24
 8011ca6:	bd80      	pop	{r7, pc}

08011ca8 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b084      	sub	sp, #16
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	0002      	movs	r2, r0
 8011cb0:	1dbb      	adds	r3, r7, #6
 8011cb2:	801a      	strh	r2, [r3, #0]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8011cb4:	1dbb      	adds	r3, r7, #6
 8011cb6:	881b      	ldrh	r3, [r3, #0]
 8011cb8:	001a      	movs	r2, r3
 8011cba:	2104      	movs	r1, #4
 8011cbc:	202d      	movs	r0, #45	@ 0x2d
 8011cbe:	f7ff ffac 	bl	8011c1a <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 8011cc2:	2203      	movs	r2, #3
 8011cc4:	2106      	movs	r1, #6
 8011cc6:	202d      	movs	r0, #45	@ 0x2d
 8011cc8:	f7ff ff94 	bl	8011bf4 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8011ccc:	2200      	movs	r2, #0
 8011cce:	2106      	movs	r1, #6
 8011cd0:	202d      	movs	r0, #45	@ 0x2d
 8011cd2:	f7ff ff8f 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8011cd6:	210a      	movs	r1, #10
 8011cd8:	202d      	movs	r0, #45	@ 0x2d
 8011cda:	f7ff ff2d 	bl	8011b38 <dwt_read32bitoffsetreg>
 8011cde:	0003      	movs	r3, r0
 8011ce0:	60fb      	str	r3, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
}
 8011ce4:	0018      	movs	r0, r3
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	b004      	add	sp, #16
 8011cea:	bd80      	pop	{r7, pc}

08011cec <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8011cf0:	2200      	movs	r2, #0
 8011cf2:	2102      	movs	r1, #2
 8011cf4:	202c      	movs	r0, #44	@ 0x2c
 8011cf6:	f7ff ff7d 	bl	8011bf4 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 8011cfa:	2202      	movs	r2, #2
 8011cfc:	2102      	movs	r1, #2
 8011cfe:	202c      	movs	r0, #44	@ 0x2c
 8011d00:	f7ff ff78 	bl	8011bf4 <dwt_write8bitoffsetreg>
}
 8011d04:	46c0      	nop			@ (mov r8, r8)
 8011d06:	46bd      	mov	sp, r7
 8011d08:	bd80      	pop	{r7, pc}
	...

08011d0c <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b082      	sub	sp, #8
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 8011d14:	4b0c      	ldr	r3, [pc, #48]	@ (8011d48 <_dwt_configlde+0x3c>)
 8011d16:	226d      	movs	r2, #109	@ 0x6d
 8011d18:	0019      	movs	r1, r3
 8011d1a:	202e      	movs	r0, #46	@ 0x2e
 8011d1c:	f7ff ff6a 	bl	8011bf4 <dwt_write8bitoffsetreg>

    if(prfIndex)
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d006      	beq.n	8011d34 <_dwt_configlde+0x28>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 8011d26:	4a09      	ldr	r2, [pc, #36]	@ (8011d4c <_dwt_configlde+0x40>)
 8011d28:	4b09      	ldr	r3, [pc, #36]	@ (8011d50 <_dwt_configlde+0x44>)
 8011d2a:	0019      	movs	r1, r3
 8011d2c:	202e      	movs	r0, #46	@ 0x2e
 8011d2e:	f7ff ff74 	bl	8011c1a <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8011d32:	e005      	b.n	8011d40 <_dwt_configlde+0x34>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 8011d34:	4a07      	ldr	r2, [pc, #28]	@ (8011d54 <_dwt_configlde+0x48>)
 8011d36:	4b06      	ldr	r3, [pc, #24]	@ (8011d50 <_dwt_configlde+0x44>)
 8011d38:	0019      	movs	r1, r3
 8011d3a:	202e      	movs	r0, #46	@ 0x2e
 8011d3c:	f7ff ff6d 	bl	8011c1a <dwt_write16bitoffsetreg>
}
 8011d40:	46c0      	nop			@ (mov r8, r8)
 8011d42:	46bd      	mov	sp, r7
 8011d44:	b002      	add	sp, #8
 8011d46:	bd80      	pop	{r7, pc}
 8011d48:	00000806 	.word	0x00000806
 8011d4c:	00000607 	.word	0x00000607
 8011d50:	00001806 	.word	0x00001806
 8011d54:	00001607 	.word	0x00001607

08011d58 <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8011d5c:	200e      	movs	r0, #14
 8011d5e:	f000 f861 	bl	8011e24 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 8011d62:	2380      	movs	r3, #128	@ 0x80
 8011d64:	021b      	lsls	r3, r3, #8
 8011d66:	001a      	movs	r2, r3
 8011d68:	2106      	movs	r1, #6
 8011d6a:	202d      	movs	r0, #45	@ 0x2d
 8011d6c:	f7ff ff55 	bl	8011c1a <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8011d70:	2001      	movs	r0, #1
 8011d72:	f000 facc 	bl	801230e <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8011d76:	2001      	movs	r0, #1
 8011d78:	f000 f854 	bl	8011e24 <_dwt_enableclocks>
}
 8011d7c:	46c0      	nop			@ (mov r8, r8)
 8011d7e:	46bd      	mov	sp, r7
 8011d80:	bd80      	pop	{r7, pc}
	...

08011d84 <dwt_setdblrxbuffmode>:
 * output parameters
 *
 * no return value
 */
void dwt_setdblrxbuffmode(int enable)
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b082      	sub	sp, #8
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]
    if(enable)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d00c      	beq.n	8011dac <dwt_setdblrxbuffmode+0x28>
    {
        // Enable double RX buffer mode
        pdw1000local->sysCFGreg &= ~SYS_CFG_DIS_DRXB;
 8011d92:	4b13      	ldr	r3, [pc, #76]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	691a      	ldr	r2, [r3, #16]
 8011d98:	4b11      	ldr	r3, [pc, #68]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	4911      	ldr	r1, [pc, #68]	@ (8011de4 <dwt_setdblrxbuffmode+0x60>)
 8011d9e:	400a      	ands	r2, r1
 8011da0:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 1;
 8011da2:	4b0f      	ldr	r3, [pc, #60]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	2201      	movs	r2, #1
 8011da8:	751a      	strb	r2, [r3, #20]
 8011daa:	e00c      	b.n	8011dc6 <dwt_setdblrxbuffmode+0x42>
    }
    else
    {
        // Disable double RX buffer mode
        pdw1000local->sysCFGreg |= SYS_CFG_DIS_DRXB;
 8011dac:	4b0c      	ldr	r3, [pc, #48]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	691a      	ldr	r2, [r3, #16]
 8011db2:	4b0b      	ldr	r3, [pc, #44]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	2180      	movs	r1, #128	@ 0x80
 8011db8:	0149      	lsls	r1, r1, #5
 8011dba:	430a      	orrs	r2, r1
 8011dbc:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 0;
 8011dbe:	4b08      	ldr	r3, [pc, #32]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	751a      	strb	r2, [r3, #20]
    }

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 8011dc6:	4b06      	ldr	r3, [pc, #24]	@ (8011de0 <dwt_setdblrxbuffmode+0x5c>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	691b      	ldr	r3, [r3, #16]
 8011dcc:	001a      	movs	r2, r3
 8011dce:	2100      	movs	r1, #0
 8011dd0:	2004      	movs	r0, #4
 8011dd2:	f7ff ff42 	bl	8011c5a <dwt_write32bitoffsetreg>
}
 8011dd6:	46c0      	nop			@ (mov r8, r8)
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	b002      	add	sp, #8
 8011ddc:	bd80      	pop	{r7, pc}
 8011dde:	46c0      	nop			@ (mov r8, r8)
 8011de0:	20000204 	.word	0x20000204
 8011de4:	ffffefff 	.word	0xffffefff

08011de8 <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b084      	sub	sp, #16
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8011df0:	2100      	movs	r1, #0
 8011df2:	201a      	movs	r0, #26
 8011df4:	f7ff fea0 	bl	8011b38 <dwt_read32bitoffsetreg>
 8011df8:	0003      	movs	r3, r0
 8011dfa:	60fb      	str	r3, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	0d1b      	lsrs	r3, r3, #20
 8011e00:	051b      	lsls	r3, r3, #20
 8011e02:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	031b      	lsls	r3, r3, #12
 8011e08:	0b1b      	lsrs	r3, r3, #12
 8011e0a:	68fa      	ldr	r2, [r7, #12]
 8011e0c:	4313      	orrs	r3, r2
 8011e0e:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	001a      	movs	r2, r3
 8011e14:	2100      	movs	r1, #0
 8011e16:	201a      	movs	r0, #26
 8011e18:	f7ff ff1f 	bl	8011c5a <dwt_write32bitoffsetreg>
}
 8011e1c:	46c0      	nop			@ (mov r8, r8)
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	b004      	add	sp, #16
 8011e22:	bd80      	pop	{r7, pc}

08011e24 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8011e24:	b590      	push	{r4, r7, lr}
 8011e26:	b085      	sub	sp, #20
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8011e2c:	230c      	movs	r3, #12
 8011e2e:	18fb      	adds	r3, r7, r3
 8011e30:	2202      	movs	r2, #2
 8011e32:	2100      	movs	r1, #0
 8011e34:	2036      	movs	r0, #54	@ 0x36
 8011e36:	f7ff fe23 	bl	8011a80 <dwt_readfromdevice>
    switch(clocks)
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	2b0e      	cmp	r3, #14
 8011e3e:	d900      	bls.n	8011e42 <_dwt_enableclocks+0x1e>
 8011e40:	e07b      	b.n	8011f3a <_dwt_enableclocks+0x116>
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	009a      	lsls	r2, r3, #2
 8011e46:	4b46      	ldr	r3, [pc, #280]	@ (8011f60 <_dwt_enableclocks+0x13c>)
 8011e48:	18d3      	adds	r3, r2, r3
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	469f      	mov	pc, r3
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8011e4e:	210c      	movs	r1, #12
 8011e50:	187b      	adds	r3, r7, r1
 8011e52:	2200      	movs	r2, #0
 8011e54:	701a      	strb	r2, [r3, #0]
            reg[1] = reg[1] & 0xfe;
 8011e56:	187b      	adds	r3, r7, r1
 8011e58:	785b      	ldrb	r3, [r3, #1]
 8011e5a:	2201      	movs	r2, #1
 8011e5c:	4393      	bics	r3, r2
 8011e5e:	b2da      	uxtb	r2, r3
 8011e60:	187b      	adds	r3, r7, r1
 8011e62:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011e64:	e06a      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8011e66:	210c      	movs	r1, #12
 8011e68:	187b      	adds	r3, r7, r1
 8011e6a:	781b      	ldrb	r3, [r3, #0]
 8011e6c:	b25b      	sxtb	r3, r3
 8011e6e:	2203      	movs	r2, #3
 8011e70:	4393      	bics	r3, r2
 8011e72:	b25b      	sxtb	r3, r3
 8011e74:	2201      	movs	r2, #1
 8011e76:	4313      	orrs	r3, r2
 8011e78:	b25b      	sxtb	r3, r3
 8011e7a:	b2da      	uxtb	r2, r3
 8011e7c:	187b      	adds	r3, r7, r1
 8011e7e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8011e80:	e05c      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8011e82:	210c      	movs	r1, #12
 8011e84:	187b      	adds	r3, r7, r1
 8011e86:	781b      	ldrb	r3, [r3, #0]
 8011e88:	b25b      	sxtb	r3, r3
 8011e8a:	2203      	movs	r2, #3
 8011e8c:	4393      	bics	r3, r2
 8011e8e:	b25b      	sxtb	r3, r3
 8011e90:	2202      	movs	r2, #2
 8011e92:	4313      	orrs	r3, r2
 8011e94:	b25b      	sxtb	r3, r3
 8011e96:	b2da      	uxtb	r2, r3
 8011e98:	187b      	adds	r3, r7, r1
 8011e9a:	701a      	strb	r2, [r3, #0]
        }
        break;
 8011e9c:	e04e      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8011e9e:	210c      	movs	r1, #12
 8011ea0:	187b      	adds	r3, r7, r1
 8011ea2:	781b      	ldrb	r3, [r3, #0]
 8011ea4:	b25b      	sxtb	r3, r3
 8011ea6:	224c      	movs	r2, #76	@ 0x4c
 8011ea8:	4393      	bics	r3, r2
 8011eaa:	b25b      	sxtb	r3, r3
 8011eac:	2248      	movs	r2, #72	@ 0x48
 8011eae:	4313      	orrs	r3, r2
 8011eb0:	b25b      	sxtb	r3, r3
 8011eb2:	b2da      	uxtb	r2, r3
 8011eb4:	187b      	adds	r3, r7, r1
 8011eb6:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x80 | reg[1];
 8011eb8:	187b      	adds	r3, r7, r1
 8011eba:	785b      	ldrb	r3, [r3, #1]
 8011ebc:	2280      	movs	r2, #128	@ 0x80
 8011ebe:	4252      	negs	r2, r2
 8011ec0:	4313      	orrs	r3, r2
 8011ec2:	b2da      	uxtb	r2, r3
 8011ec4:	187b      	adds	r3, r7, r1
 8011ec6:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011ec8:	e038      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8011eca:	210c      	movs	r1, #12
 8011ecc:	187b      	adds	r3, r7, r1
 8011ece:	781b      	ldrb	r3, [r3, #0]
 8011ed0:	224c      	movs	r2, #76	@ 0x4c
 8011ed2:	4393      	bics	r3, r2
 8011ed4:	b2da      	uxtb	r2, r3
 8011ed6:	187b      	adds	r3, r7, r1
 8011ed8:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x7f & reg[1];
 8011eda:	187b      	adds	r3, r7, r1
 8011edc:	785b      	ldrb	r3, [r3, #1]
 8011ede:	227f      	movs	r2, #127	@ 0x7f
 8011ee0:	4013      	ands	r3, r2
 8011ee2:	b2da      	uxtb	r2, r3
 8011ee4:	187b      	adds	r3, r7, r1
 8011ee6:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011ee8:	e028      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8011eea:	210c      	movs	r1, #12
 8011eec:	187b      	adds	r3, r7, r1
 8011eee:	785b      	ldrb	r3, [r3, #1]
 8011ef0:	2202      	movs	r2, #2
 8011ef2:	4313      	orrs	r3, r2
 8011ef4:	b2da      	uxtb	r2, r3
 8011ef6:	187b      	adds	r3, r7, r1
 8011ef8:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011efa:	e01f      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8011efc:	210c      	movs	r1, #12
 8011efe:	187b      	adds	r3, r7, r1
 8011f00:	785b      	ldrb	r3, [r3, #1]
 8011f02:	2202      	movs	r2, #2
 8011f04:	4393      	bics	r3, r2
 8011f06:	b2da      	uxtb	r2, r3
 8011f08:	187b      	adds	r3, r7, r1
 8011f0a:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011f0c:	e016      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8011f0e:	210c      	movs	r1, #12
 8011f10:	187b      	adds	r3, r7, r1
 8011f12:	781b      	ldrb	r3, [r3, #0]
 8011f14:	b25b      	sxtb	r3, r3
 8011f16:	2230      	movs	r2, #48	@ 0x30
 8011f18:	4393      	bics	r3, r2
 8011f1a:	b25b      	sxtb	r3, r3
 8011f1c:	2220      	movs	r2, #32
 8011f1e:	4313      	orrs	r3, r2
 8011f20:	b25b      	sxtb	r3, r3
 8011f22:	b2da      	uxtb	r2, r3
 8011f24:	187b      	adds	r3, r7, r1
 8011f26:	701a      	strb	r2, [r3, #0]
        }
        break;
 8011f28:	e008      	b.n	8011f3c <_dwt_enableclocks+0x118>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8011f2a:	210c      	movs	r1, #12
 8011f2c:	187b      	adds	r3, r7, r1
 8011f2e:	2201      	movs	r2, #1
 8011f30:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x03;
 8011f32:	187b      	adds	r3, r7, r1
 8011f34:	2203      	movs	r2, #3
 8011f36:	705a      	strb	r2, [r3, #1]
        }
        break;
 8011f38:	e000      	b.n	8011f3c <_dwt_enableclocks+0x118>
        default:
        break;
 8011f3a:	46c0      	nop			@ (mov r8, r8)
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8011f3c:	240c      	movs	r4, #12
 8011f3e:	193b      	adds	r3, r7, r4
 8011f40:	2201      	movs	r2, #1
 8011f42:	2100      	movs	r1, #0
 8011f44:	2036      	movs	r0, #54	@ 0x36
 8011f46:	f7ff fd3a 	bl	80119be <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8011f4a:	193b      	adds	r3, r7, r4
 8011f4c:	3301      	adds	r3, #1
 8011f4e:	2201      	movs	r2, #1
 8011f50:	2101      	movs	r1, #1
 8011f52:	2036      	movs	r0, #54	@ 0x36
 8011f54:	f7ff fd33 	bl	80119be <dwt_writetodevice>

} // end _dwt_enableclocks()
 8011f58:	46c0      	nop			@ (mov r8, r8)
 8011f5a:	46bd      	mov	sp, r7
 8011f5c:	b005      	add	sp, #20
 8011f5e:	bd90      	pop	{r4, r7, pc}
 8011f60:	08018894 	.word	0x08018894

08011f64 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8011f64:	b580      	push	{r7, lr}
 8011f66:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8011f68:	2000      	movs	r0, #0
 8011f6a:	f7ff ff5b 	bl	8011e24 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8011f6e:	2200      	movs	r2, #0
 8011f70:	2104      	movs	r1, #4
 8011f72:	2036      	movs	r0, #54	@ 0x36
 8011f74:	f7ff fe51 	bl	8011c1a <dwt_write16bitoffsetreg>
}
 8011f78:	46c0      	nop			@ (mov r8, r8)
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	bd80      	pop	{r7, pc}

08011f7e <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 8011f7e:	b580      	push	{r7, lr}
 8011f80:	b082      	sub	sp, #8
 8011f82:	af00      	add	r7, sp, #0
 8011f84:	6078      	str	r0, [r7, #4]
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	001a      	movs	r2, r3
 8011f8a:	2101      	movs	r1, #1
 8011f8c:	200a      	movs	r0, #10
 8011f8e:	f7ff fe64 	bl	8011c5a <dwt_write32bitoffsetreg>

} // end dwt_setdelayedtrxtime()
 8011f92:	46c0      	nop			@ (mov r8, r8)
 8011f94:	46bd      	mov	sp, r7
 8011f96:	b002      	add	sp, #8
 8011f98:	bd80      	pop	{r7, pc}
	...

08011f9c <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8011f9c:	b5b0      	push	{r4, r5, r7, lr}
 8011f9e:	b084      	sub	sp, #16
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	0002      	movs	r2, r0
 8011fa4:	1dfb      	adds	r3, r7, #7
 8011fa6:	701a      	strb	r2, [r3, #0]
    int retval = DWT_SUCCESS ;
 8011fa8:	2300      	movs	r3, #0
 8011faa:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8011fac:	210b      	movs	r1, #11
 8011fae:	187b      	adds	r3, r7, r1
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	701a      	strb	r2, [r3, #0]
    uint16 checkTxOK = 0 ;
 8011fb4:	2308      	movs	r3, #8
 8011fb6:	18fb      	adds	r3, r7, r3
 8011fb8:	2200      	movs	r2, #0
 8011fba:	801a      	strh	r2, [r3, #0]

    if(mode & DWT_RESPONSE_EXPECTED)
 8011fbc:	1dfb      	adds	r3, r7, #7
 8011fbe:	781b      	ldrb	r3, [r3, #0]
 8011fc0:	2202      	movs	r2, #2
 8011fc2:	4013      	ands	r3, r2
 8011fc4:	d006      	beq.n	8011fd4 <dwt_starttx+0x38>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8011fc6:	187b      	adds	r3, r7, r1
 8011fc8:	2280      	movs	r2, #128	@ 0x80
 8011fca:	701a      	strb	r2, [r3, #0]
        pdw1000local->wait4resp = 1;
 8011fcc:	4b21      	ldr	r3, [pc, #132]	@ (8012054 <dwt_starttx+0xb8>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2201      	movs	r2, #1
 8011fd2:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8011fd4:	1dfb      	adds	r3, r7, #7
 8011fd6:	781b      	ldrb	r3, [r3, #0]
 8011fd8:	2201      	movs	r2, #1
 8011fda:	4013      	ands	r3, r2
 8011fdc:	d027      	beq.n	801202e <dwt_starttx+0x92>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8011fde:	200b      	movs	r0, #11
 8011fe0:	183b      	adds	r3, r7, r0
 8011fe2:	183a      	adds	r2, r7, r0
 8011fe4:	7812      	ldrb	r2, [r2, #0]
 8011fe6:	2106      	movs	r1, #6
 8011fe8:	430a      	orrs	r2, r1
 8011fea:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8011fec:	183b      	adds	r3, r7, r0
 8011fee:	781b      	ldrb	r3, [r3, #0]
 8011ff0:	001a      	movs	r2, r3
 8011ff2:	2100      	movs	r1, #0
 8011ff4:	200d      	movs	r0, #13
 8011ff6:	f7ff fdfd 	bl	8011bf4 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8011ffa:	2508      	movs	r5, #8
 8011ffc:	197c      	adds	r4, r7, r5
 8011ffe:	2103      	movs	r1, #3
 8012000:	200f      	movs	r0, #15
 8012002:	f7ff fdc0 	bl	8011b86 <dwt_read16bitoffsetreg>
 8012006:	0003      	movs	r3, r0
 8012008:	8023      	strh	r3, [r4, #0]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 801200a:	197b      	adds	r3, r7, r5
 801200c:	881a      	ldrh	r2, [r3, #0]
 801200e:	2381      	movs	r3, #129	@ 0x81
 8012010:	00db      	lsls	r3, r3, #3
 8012012:	4013      	ands	r3, r2
 8012014:	d102      	bne.n	801201c <dwt_starttx+0x80>
        {
            retval = DWT_SUCCESS ; // All okay
 8012016:	2300      	movs	r3, #0
 8012018:	60fb      	str	r3, [r7, #12]
 801201a:	e016      	b.n	801204a <dwt_starttx+0xae>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 801201c:	2240      	movs	r2, #64	@ 0x40
 801201e:	2100      	movs	r1, #0
 8012020:	200d      	movs	r0, #13
 8012022:	f7ff fde7 	bl	8011bf4 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8012026:	2301      	movs	r3, #1
 8012028:	425b      	negs	r3, r3
 801202a:	60fb      	str	r3, [r7, #12]
 801202c:	e00d      	b.n	801204a <dwt_starttx+0xae>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 801202e:	200b      	movs	r0, #11
 8012030:	183b      	adds	r3, r7, r0
 8012032:	183a      	adds	r2, r7, r0
 8012034:	7812      	ldrb	r2, [r2, #0]
 8012036:	2102      	movs	r1, #2
 8012038:	430a      	orrs	r2, r1
 801203a:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 801203c:	183b      	adds	r3, r7, r0
 801203e:	781b      	ldrb	r3, [r3, #0]
 8012040:	001a      	movs	r2, r3
 8012042:	2100      	movs	r1, #0
 8012044:	200d      	movs	r0, #13
 8012046:	f7ff fdd5 	bl	8011bf4 <dwt_write8bitoffsetreg>
    }

    return retval;
 801204a:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 801204c:	0018      	movs	r0, r3
 801204e:	46bd      	mov	sp, r7
 8012050:	b004      	add	sp, #16
 8012052:	bdb0      	pop	{r4, r5, r7, pc}
 8012054:	20000204 	.word	0x20000204

08012058 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b082      	sub	sp, #8
 801205c:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 801205e:	2100      	movs	r1, #0
 8012060:	200e      	movs	r0, #14
 8012062:	f7ff fd69 	bl	8011b38 <dwt_read32bitoffsetreg>
 8012066:	0003      	movs	r3, r0
 8012068:	607b      	str	r3, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 801206a:	f000 f932 	bl	80122d2 <decamutexon>
 801206e:	0003      	movs	r3, r0
 8012070:	603b      	str	r3, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8012072:	2200      	movs	r2, #0
 8012074:	2100      	movs	r1, #0
 8012076:	200e      	movs	r0, #14
 8012078:	f7ff fdef 	bl	8011c5a <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 801207c:	2240      	movs	r2, #64	@ 0x40
 801207e:	2100      	movs	r1, #0
 8012080:	200d      	movs	r0, #13
 8012082:	f7ff fdb7 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8012086:	4b0d      	ldr	r3, [pc, #52]	@ (80120bc <dwt_forcetrxoff+0x64>)
 8012088:	001a      	movs	r2, r3
 801208a:	2100      	movs	r1, #0
 801208c:	200f      	movs	r0, #15
 801208e:	f7ff fde4 	bl	8011c5a <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8012092:	f000 f817 	bl	80120c4 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	001a      	movs	r2, r3
 801209a:	2100      	movs	r1, #0
 801209c:	200e      	movs	r0, #14
 801209e:	f7ff fddc 	bl	8011c5a <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	0018      	movs	r0, r3
 80120a6:	f000 f925 	bl	80122f4 <decamutexoff>
    pdw1000local->wait4resp = 0;
 80120aa:	4b05      	ldr	r3, [pc, #20]	@ (80120c0 <dwt_forcetrxoff+0x68>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	2200      	movs	r2, #0
 80120b0:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 80120b2:	46c0      	nop			@ (mov r8, r8)
 80120b4:	46bd      	mov	sp, r7
 80120b6:	b002      	add	sp, #8
 80120b8:	bd80      	pop	{r7, pc}
 80120ba:	46c0      	nop			@ (mov r8, r8)
 80120bc:	2427fff8 	.word	0x2427fff8
 80120c0:	20000204 	.word	0x20000204

080120c4 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 80120c4:	b590      	push	{r4, r7, lr}
 80120c6:	b083      	sub	sp, #12
 80120c8:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 80120ca:	1dfc      	adds	r4, r7, #7
 80120cc:	2103      	movs	r1, #3
 80120ce:	200f      	movs	r0, #15
 80120d0:	f7ff fd7c 	bl	8011bcc <dwt_read8bitoffsetreg>
 80120d4:	0003      	movs	r3, r0
 80120d6:	7023      	strb	r3, [r4, #0]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 80120d8:	1dfb      	adds	r3, r7, #7
 80120da:	781a      	ldrb	r2, [r3, #0]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 80120dc:	1dfb      	adds	r3, r7, #7
 80120de:	781b      	ldrb	r3, [r3, #0]
 80120e0:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 80120e2:	4053      	eors	r3, r2
 80120e4:	2280      	movs	r2, #128	@ 0x80
 80120e6:	4013      	ands	r3, r2
 80120e8:	d004      	beq.n	80120f4 <dwt_syncrxbufptrs+0x30>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 80120ea:	2201      	movs	r2, #1
 80120ec:	2103      	movs	r1, #3
 80120ee:	200d      	movs	r0, #13
 80120f0:	f7ff fd80 	bl	8011bf4 <dwt_write8bitoffsetreg>
    }
}
 80120f4:	46c0      	nop			@ (mov r8, r8)
 80120f6:	46bd      	mov	sp, r7
 80120f8:	b003      	add	sp, #12
 80120fa:	bd90      	pop	{r4, r7, pc}

080120fc <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 80120fc:	b5b0      	push	{r4, r5, r7, lr}
 80120fe:	b084      	sub	sp, #16
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2204      	movs	r2, #4
 8012108:	4013      	ands	r3, r2
 801210a:	d101      	bne.n	8012110 <dwt_rxenable+0x14>
    {
        dwt_syncrxbufptrs();
 801210c:	f7ff ffda 	bl	80120c4 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8012110:	210e      	movs	r1, #14
 8012112:	187b      	adds	r3, r7, r1
 8012114:	2280      	movs	r2, #128	@ 0x80
 8012116:	0052      	lsls	r2, r2, #1
 8012118:	801a      	strh	r2, [r3, #0]

    if (mode & DWT_START_RX_DELAYED)
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2201      	movs	r2, #1
 801211e:	4013      	ands	r3, r2
 8012120:	d006      	beq.n	8012130 <dwt_rxenable+0x34>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8012122:	187b      	adds	r3, r7, r1
 8012124:	187a      	adds	r2, r7, r1
 8012126:	8812      	ldrh	r2, [r2, #0]
 8012128:	2180      	movs	r1, #128	@ 0x80
 801212a:	0089      	lsls	r1, r1, #2
 801212c:	430a      	orrs	r2, r1
 801212e:	801a      	strh	r2, [r3, #0]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8012130:	230e      	movs	r3, #14
 8012132:	18fb      	adds	r3, r7, r3
 8012134:	881b      	ldrh	r3, [r3, #0]
 8012136:	001a      	movs	r2, r3
 8012138:	2100      	movs	r1, #0
 801213a:	200d      	movs	r0, #13
 801213c:	f7ff fd6d 	bl	8011c1a <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2201      	movs	r2, #1
 8012144:	4013      	ands	r3, r2
 8012146:	d01c      	beq.n	8012182 <dwt_rxenable+0x86>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8012148:	250d      	movs	r5, #13
 801214a:	197c      	adds	r4, r7, r5
 801214c:	2103      	movs	r1, #3
 801214e:	200f      	movs	r0, #15
 8012150:	f7ff fd3c 	bl	8011bcc <dwt_read8bitoffsetreg>
 8012154:	0003      	movs	r3, r0
 8012156:	7023      	strb	r3, [r4, #0]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8012158:	197b      	adds	r3, r7, r5
 801215a:	781b      	ldrb	r3, [r3, #0]
 801215c:	2208      	movs	r2, #8
 801215e:	4013      	ands	r3, r2
 8012160:	d00f      	beq.n	8012182 <dwt_rxenable+0x86>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8012162:	f7ff ff79 	bl	8012058 <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2202      	movs	r2, #2
 801216a:	4013      	ands	r3, r2
 801216c:	d106      	bne.n	801217c <dwt_rxenable+0x80>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 801216e:	2380      	movs	r3, #128	@ 0x80
 8012170:	005b      	lsls	r3, r3, #1
 8012172:	001a      	movs	r2, r3
 8012174:	2100      	movs	r1, #0
 8012176:	200d      	movs	r0, #13
 8012178:	f7ff fd4f 	bl	8011c1a <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 801217c:	2301      	movs	r3, #1
 801217e:	425b      	negs	r3, r3
 8012180:	e000      	b.n	8012184 <dwt_rxenable+0x88>
        }
    }

    return DWT_SUCCESS;
 8012182:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8012184:	0018      	movs	r0, r3
 8012186:	46bd      	mov	sp, r7
 8012188:	b004      	add	sp, #16
 801218a:	bdb0      	pop	{r4, r5, r7, pc}

0801218c <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 801218c:	b5b0      	push	{r4, r5, r7, lr}
 801218e:	b084      	sub	sp, #16
 8012190:	af00      	add	r7, sp, #0
 8012192:	0002      	movs	r2, r0
 8012194:	1dbb      	adds	r3, r7, #6
 8012196:	801a      	strh	r2, [r3, #0]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 8012198:	250f      	movs	r5, #15
 801219a:	197c      	adds	r4, r7, r5
 801219c:	2103      	movs	r1, #3
 801219e:	2004      	movs	r0, #4
 80121a0:	f7ff fd14 	bl	8011bcc <dwt_read8bitoffsetreg>
 80121a4:	0003      	movs	r3, r0
 80121a6:	7023      	strb	r3, [r4, #0]

    if(time > 0)
 80121a8:	1dbb      	adds	r3, r7, #6
 80121aa:	881b      	ldrh	r3, [r3, #0]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d01e      	beq.n	80121ee <dwt_setrxtimeout+0x62>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 80121b0:	1dbb      	adds	r3, r7, #6
 80121b2:	881b      	ldrh	r3, [r3, #0]
 80121b4:	001a      	movs	r2, r3
 80121b6:	2100      	movs	r1, #0
 80121b8:	200c      	movs	r0, #12
 80121ba:	f7ff fd2e 	bl	8011c1a <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 80121be:	0028      	movs	r0, r5
 80121c0:	183b      	adds	r3, r7, r0
 80121c2:	183a      	adds	r2, r7, r0
 80121c4:	7812      	ldrb	r2, [r2, #0]
 80121c6:	2110      	movs	r1, #16
 80121c8:	430a      	orrs	r2, r1
 80121ca:	701a      	strb	r2, [r3, #0]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 80121cc:	4b15      	ldr	r3, [pc, #84]	@ (8012224 <dwt_setrxtimeout+0x98>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	691a      	ldr	r2, [r3, #16]
 80121d2:	4b14      	ldr	r3, [pc, #80]	@ (8012224 <dwt_setrxtimeout+0x98>)
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	2180      	movs	r1, #128	@ 0x80
 80121d8:	0549      	lsls	r1, r1, #21
 80121da:	430a      	orrs	r2, r1
 80121dc:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 80121de:	183b      	adds	r3, r7, r0
 80121e0:	781b      	ldrb	r3, [r3, #0]
 80121e2:	001a      	movs	r2, r3
 80121e4:	2103      	movs	r1, #3
 80121e6:	2004      	movs	r0, #4
 80121e8:	f7ff fd04 	bl	8011bf4 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 80121ec:	e015      	b.n	801221a <dwt_setrxtimeout+0x8e>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 80121ee:	200f      	movs	r0, #15
 80121f0:	183b      	adds	r3, r7, r0
 80121f2:	183a      	adds	r2, r7, r0
 80121f4:	7812      	ldrb	r2, [r2, #0]
 80121f6:	2110      	movs	r1, #16
 80121f8:	438a      	bics	r2, r1
 80121fa:	701a      	strb	r2, [r3, #0]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 80121fc:	4b09      	ldr	r3, [pc, #36]	@ (8012224 <dwt_setrxtimeout+0x98>)
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	691a      	ldr	r2, [r3, #16]
 8012202:	4b08      	ldr	r3, [pc, #32]	@ (8012224 <dwt_setrxtimeout+0x98>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	4908      	ldr	r1, [pc, #32]	@ (8012228 <dwt_setrxtimeout+0x9c>)
 8012208:	400a      	ands	r2, r1
 801220a:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 801220c:	183b      	adds	r3, r7, r0
 801220e:	781b      	ldrb	r3, [r3, #0]
 8012210:	001a      	movs	r2, r3
 8012212:	2103      	movs	r1, #3
 8012214:	2004      	movs	r0, #4
 8012216:	f7ff fced 	bl	8011bf4 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 801221a:	46c0      	nop			@ (mov r8, r8)
 801221c:	46bd      	mov	sp, r7
 801221e:	b004      	add	sp, #16
 8012220:	bdb0      	pop	{r4, r5, r7, pc}
 8012222:	46c0      	nop			@ (mov r8, r8)
 8012224:	20000204 	.word	0x20000204
 8012228:	efffffff 	.word	0xefffffff

0801222c <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 801222c:	b580      	push	{r7, lr}
 801222e:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 8012230:	22e0      	movs	r2, #224	@ 0xe0
 8012232:	2103      	movs	r1, #3
 8012234:	2036      	movs	r0, #54	@ 0x36
 8012236:	f7ff fcdd 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 801223a:	22f0      	movs	r2, #240	@ 0xf0
 801223c:	2103      	movs	r1, #3
 801223e:	2036      	movs	r0, #54	@ 0x36
 8012240:	f7ff fcd8 	bl	8011bf4 <dwt_write8bitoffsetreg>
}
 8012244:	46c0      	nop			@ (mov r8, r8)
 8012246:	46bd      	mov	sp, r7
 8012248:	bd80      	pop	{r7, pc}
	...

0801224c <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 801224c:	b580      	push	{r7, lr}
 801224e:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8012250:	f7ff fe88 	bl	8011f64 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8012254:	2200      	movs	r2, #0
 8012256:	2100      	movs	r1, #0
 8012258:	202c      	movs	r0, #44	@ 0x2c
 801225a:	f7ff fcde 	bl	8011c1a <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 801225e:	2200      	movs	r2, #0
 8012260:	2106      	movs	r1, #6
 8012262:	202c      	movs	r0, #44	@ 0x2c
 8012264:	f7ff fcc6 	bl	8011bf4 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8012268:	f7ff fd40 	bl	8011cec <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 801226c:	2200      	movs	r2, #0
 801226e:	2103      	movs	r1, #3
 8012270:	2036      	movs	r0, #54	@ 0x36
 8012272:	f7ff fcbf 	bl	8011bf4 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8012276:	2001      	movs	r0, #1
 8012278:	f000 f849 	bl	801230e <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 801227c:	22f0      	movs	r2, #240	@ 0xf0
 801227e:	2103      	movs	r1, #3
 8012280:	2036      	movs	r0, #54	@ 0x36
 8012282:	f7ff fcb7 	bl	8011bf4 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8012286:	4b03      	ldr	r3, [pc, #12]	@ (8012294 <dwt_softreset+0x48>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	2200      	movs	r2, #0
 801228c:	755a      	strb	r2, [r3, #21]
}
 801228e:	46c0      	nop			@ (mov r8, r8)
 8012290:	46bd      	mov	sp, r7
 8012292:	bd80      	pop	{r7, pc}
 8012294:	20000204 	.word	0x20000204

08012298 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	b084      	sub	sp, #16
 801229c:	af00      	add	r7, sp, #0
 801229e:	0002      	movs	r2, r0
 80122a0:	1dfb      	adds	r3, r7, #7
 80122a2:	701a      	strb	r2, [r3, #0]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 80122a4:	1dfb      	adds	r3, r7, #7
 80122a6:	781b      	ldrb	r3, [r3, #0]
 80122a8:	b25b      	sxtb	r3, r3
 80122aa:	221f      	movs	r2, #31
 80122ac:	4013      	ands	r3, r2
 80122ae:	b25b      	sxtb	r3, r3
 80122b0:	2260      	movs	r2, #96	@ 0x60
 80122b2:	4313      	orrs	r3, r2
 80122b4:	b25a      	sxtb	r2, r3
 80122b6:	210f      	movs	r1, #15
 80122b8:	187b      	adds	r3, r7, r1
 80122ba:	701a      	strb	r2, [r3, #0]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 80122bc:	187b      	adds	r3, r7, r1
 80122be:	781b      	ldrb	r3, [r3, #0]
 80122c0:	001a      	movs	r2, r3
 80122c2:	210e      	movs	r1, #14
 80122c4:	202b      	movs	r0, #43	@ 0x2b
 80122c6:	f7ff fc95 	bl	8011bf4 <dwt_write8bitoffsetreg>
}
 80122ca:	46c0      	nop			@ (mov r8, r8)
 80122cc:	46bd      	mov	sp, r7
 80122ce:	b004      	add	sp, #16
 80122d0:	bd80      	pop	{r7, pc}

080122d2 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 80122d2:	b580      	push	{r7, lr}
 80122d4:	b082      	sub	sp, #8
 80122d6:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 80122d8:	f000 f9e2 	bl	80126a0 <port_GetEXT_IRQStatus>
 80122dc:	0003      	movs	r3, r0
 80122de:	607b      	str	r3, [r7, #4]

	if(s) {
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d001      	beq.n	80122ea <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 80122e6:	f000 f9cb 	bl	8012680 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 80122ea:	687b      	ldr	r3, [r7, #4]
}
 80122ec:	0018      	movs	r0, r3
 80122ee:	46bd      	mov	sp, r7
 80122f0:	b002      	add	sp, #8
 80122f2:	bd80      	pop	{r7, pc}

080122f4 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b082      	sub	sp, #8
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d001      	beq.n	8012306 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8012302:	f000 f9c5 	bl	8012690 <port_EnableEXT_IRQ>
	}
}
 8012306:	46c0      	nop			@ (mov r8, r8)
 8012308:	46bd      	mov	sp, r7
 801230a:	b002      	add	sp, #8
 801230c:	bd80      	pop	{r7, pc}

0801230e <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 801230e:	b580      	push	{r7, lr}
 8012310:	b082      	sub	sp, #8
 8012312:	af00      	add	r7, sp, #0
 8012314:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	0018      	movs	r0, r3
 801231a:	f000 f8e2 	bl	80124e2 <Sleep>
}
 801231e:	46c0      	nop			@ (mov r8, r8)
 8012320:	46bd      	mov	sp, r7
 8012322:	b002      	add	sp, #8
 8012324:	bd80      	pop	{r7, pc}
	...

08012328 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8012328:	b5f0      	push	{r4, r5, r6, r7, lr}
 801232a:	46d6      	mov	lr, sl
 801232c:	4646      	mov	r6, r8
 801232e:	464f      	mov	r7, r9
 8012330:	b5c0      	push	{r6, r7, lr}
 8012332:	4682      	mov	sl, r0
 8012334:	4689      	mov	r9, r1
 8012336:	0015      	movs	r5, r2
 8012338:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 801233a:	f7ff ffca 	bl	80122d2 <decamutexon>
 801233e:	0006      	movs	r6, r0

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8012340:	4c14      	ldr	r4, [pc, #80]	@ (8012394 <writetospi+0x6c>)
 8012342:	0020      	movs	r0, r4
 8012344:	f7f5 fc82 	bl	8007c4c <HAL_SPI_GetState>
 8012348:	2801      	cmp	r0, #1
 801234a:	d1fa      	bne.n	8012342 <writetospi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 801234c:	308f      	adds	r0, #143	@ 0x8f
 801234e:	2200      	movs	r2, #0
 8012350:	2110      	movs	r1, #16
 8012352:	05c0      	lsls	r0, r0, #23
 8012354:	f7f2 f9a9 	bl	80046aa <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 8012358:	2301      	movs	r3, #1
 801235a:	4652      	mov	r2, sl
 801235c:	4649      	mov	r1, r9
 801235e:	0020      	movs	r0, r4
 8012360:	425b      	negs	r3, r3
 8012362:	f7f4 fec5 	bl	80070f0 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 8012366:	2301      	movs	r3, #1
 8012368:	4641      	mov	r1, r8
 801236a:	b2aa      	uxth	r2, r5
 801236c:	425b      	negs	r3, r3
 801236e:	0020      	movs	r0, r4
 8012370:	f7f4 febe 	bl	80070f0 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8012374:	2090      	movs	r0, #144	@ 0x90
 8012376:	2201      	movs	r2, #1
 8012378:	2110      	movs	r1, #16
 801237a:	05c0      	lsls	r0, r0, #23
 801237c:	f7f2 f995 	bl	80046aa <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8012380:	0030      	movs	r0, r6
 8012382:	f7ff ffb7 	bl	80122f4 <decamutexoff>

    return 0;
} // end writetospi()
 8012386:	2000      	movs	r0, #0
 8012388:	bce0      	pop	{r5, r6, r7}
 801238a:	46ba      	mov	sl, r7
 801238c:	46b1      	mov	r9, r6
 801238e:	46a8      	mov	r8, r5
 8012390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012392:	46c0      	nop			@ (mov r8, r8)
 8012394:	2000042c 	.word	0x2000042c

08012398 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 8012398:	b570      	push	{r4, r5, r6, lr}
 801239a:	46de      	mov	lr, fp
 801239c:	4656      	mov	r6, sl
 801239e:	464d      	mov	r5, r9
 80123a0:	4644      	mov	r4, r8
 80123a2:	b570      	push	{r4, r5, r6, lr}
 80123a4:	4688      	mov	r8, r1
 80123a6:	0006      	movs	r6, r0
 80123a8:	4691      	mov	r9, r2
 80123aa:	469b      	mov	fp, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 80123ac:	f7ff ff91 	bl	80122d2 <decamutexon>
 80123b0:	4682      	mov	sl, r0

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80123b2:	4d18      	ldr	r5, [pc, #96]	@ (8012414 <readfromspi+0x7c>)
 80123b4:	0028      	movs	r0, r5
 80123b6:	f7f5 fc49 	bl	8007c4c <HAL_SPI_GetState>
 80123ba:	2801      	cmp	r0, #1
 80123bc:	d1fa      	bne.n	80123b4 <readfromspi+0x1c>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 80123be:	308f      	adds	r0, #143	@ 0x8f
 80123c0:	2200      	movs	r2, #0
 80123c2:	2110      	movs	r1, #16
 80123c4:	05c0      	lsls	r0, r0, #23
 80123c6:	f7f2 f970 	bl	80046aa <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 80123ca:	2e00      	cmp	r6, #0
 80123cc:	d00b      	beq.n	80123e6 <readfromspi+0x4e>
 80123ce:	2400      	movs	r4, #0
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 80123d0:	4642      	mov	r2, r8
 80123d2:	2301      	movs	r3, #1
 80123d4:	1911      	adds	r1, r2, r4
 80123d6:	0028      	movs	r0, r5
 80123d8:	2201      	movs	r2, #1
 80123da:	425b      	negs	r3, r3
    for(i=0; i<headerLength; i++)
 80123dc:	3401      	adds	r4, #1
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 80123de:	f7f4 fe87 	bl	80070f0 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 80123e2:	42b4      	cmp	r4, r6
 80123e4:	dbf4      	blt.n	80123d0 <readfromspi+0x38>
    //     }

    //     (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
    // }

    HAL_SPI_Receive(&hspi1, readBuffer, readlength, 100);
 80123e6:	464b      	mov	r3, r9
 80123e8:	4659      	mov	r1, fp
 80123ea:	0028      	movs	r0, r5
 80123ec:	b29a      	uxth	r2, r3
 80123ee:	2364      	movs	r3, #100	@ 0x64
 80123f0:	f7f4 ffde 	bl	80073b0 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 80123f4:	2090      	movs	r0, #144	@ 0x90
 80123f6:	2201      	movs	r2, #1
 80123f8:	2110      	movs	r1, #16
 80123fa:	05c0      	lsls	r0, r0, #23
 80123fc:	f7f2 f955 	bl	80046aa <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8012400:	4650      	mov	r0, sl
 8012402:	f7ff ff77 	bl	80122f4 <decamutexoff>

    return 0;
} // end readfromspi()
 8012406:	2000      	movs	r0, #0
 8012408:	bc78      	pop	{r3, r4, r5, r6}
 801240a:	46b3      	mov	fp, r6
 801240c:	46aa      	mov	sl, r5
 801240e:	46a1      	mov	r9, r4
 8012410:	4698      	mov	r8, r3
 8012412:	bd70      	pop	{r4, r5, r6, pc}
 8012414:	2000042c 	.word	0x2000042c

08012418 <__NVIC_EnableIRQ>:
{
 8012418:	b580      	push	{r7, lr}
 801241a:	b082      	sub	sp, #8
 801241c:	af00      	add	r7, sp, #0
 801241e:	0002      	movs	r2, r0
 8012420:	1dfb      	adds	r3, r7, #7
 8012422:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012424:	1dfb      	adds	r3, r7, #7
 8012426:	781b      	ldrb	r3, [r3, #0]
 8012428:	2b7f      	cmp	r3, #127	@ 0x7f
 801242a:	d809      	bhi.n	8012440 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801242c:	1dfb      	adds	r3, r7, #7
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	001a      	movs	r2, r3
 8012432:	231f      	movs	r3, #31
 8012434:	401a      	ands	r2, r3
 8012436:	4b04      	ldr	r3, [pc, #16]	@ (8012448 <__NVIC_EnableIRQ+0x30>)
 8012438:	2101      	movs	r1, #1
 801243a:	4091      	lsls	r1, r2
 801243c:	000a      	movs	r2, r1
 801243e:	601a      	str	r2, [r3, #0]
}
 8012440:	46c0      	nop			@ (mov r8, r8)
 8012442:	46bd      	mov	sp, r7
 8012444:	b002      	add	sp, #8
 8012446:	bd80      	pop	{r7, pc}
 8012448:	e000e100 	.word	0xe000e100

0801244c <__NVIC_DisableIRQ>:
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b082      	sub	sp, #8
 8012450:	af00      	add	r7, sp, #0
 8012452:	0002      	movs	r2, r0
 8012454:	1dfb      	adds	r3, r7, #7
 8012456:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012458:	1dfb      	adds	r3, r7, #7
 801245a:	781b      	ldrb	r3, [r3, #0]
 801245c:	2b7f      	cmp	r3, #127	@ 0x7f
 801245e:	d810      	bhi.n	8012482 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012460:	1dfb      	adds	r3, r7, #7
 8012462:	781b      	ldrb	r3, [r3, #0]
 8012464:	001a      	movs	r2, r3
 8012466:	231f      	movs	r3, #31
 8012468:	4013      	ands	r3, r2
 801246a:	4908      	ldr	r1, [pc, #32]	@ (801248c <__NVIC_DisableIRQ+0x40>)
 801246c:	2201      	movs	r2, #1
 801246e:	409a      	lsls	r2, r3
 8012470:	0013      	movs	r3, r2
 8012472:	2280      	movs	r2, #128	@ 0x80
 8012474:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8012476:	f3bf 8f4f 	dsb	sy
}
 801247a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 801247c:	f3bf 8f6f 	isb	sy
}
 8012480:	46c0      	nop			@ (mov r8, r8)
}
 8012482:	46c0      	nop			@ (mov r8, r8)
 8012484:	46bd      	mov	sp, r7
 8012486:	b002      	add	sp, #8
 8012488:	bd80      	pop	{r7, pc}
 801248a:	46c0      	nop			@ (mov r8, r8)
 801248c:	e000e100 	.word	0xe000e100

08012490 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(useconds_t usec)
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b084      	sub	sp, #16
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 8012498:	2300      	movs	r3, #0
 801249a:	60fb      	str	r3, [r7, #12]
 801249c:	e014      	b.n	80124c8 <usleep+0x38>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 801249e:	2300      	movs	r3, #0
 80124a0:	60bb      	str	r3, [r7, #8]
 80124a2:	e004      	b.n	80124ae <usleep+0x1e>
        {
            __NOP();
 80124a4:	46c0      	nop			@ (mov r8, r8)
            __NOP();
 80124a6:	46c0      	nop			@ (mov r8, r8)
        for(j=0;j<2;j++)
 80124a8:	68bb      	ldr	r3, [r7, #8]
 80124aa:	3301      	adds	r3, #1
 80124ac:	60bb      	str	r3, [r7, #8]
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	2201      	movs	r2, #1
 80124b2:	0fd8      	lsrs	r0, r3, #31
 80124b4:	17d1      	asrs	r1, r2, #31
 80124b6:	429a      	cmp	r2, r3
 80124b8:	4148      	adcs	r0, r1
 80124ba:	0003      	movs	r3, r0
 80124bc:	b2db      	uxtb	r3, r3
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d1f0      	bne.n	80124a4 <usleep+0x14>
    for(i=0;i<usec;i++)
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	3301      	adds	r3, #1
 80124c6:	60fb      	str	r3, [r7, #12]
 80124c8:	68fa      	ldr	r2, [r7, #12]
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	429a      	cmp	r2, r3
 80124ce:	419b      	sbcs	r3, r3
 80124d0:	425b      	negs	r3, r3
 80124d2:	b2db      	uxtb	r3, r3
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d1e2      	bne.n	801249e <usleep+0xe>
        }
    }
    return 0;
 80124d8:	2300      	movs	r3, #0
}
 80124da:	0018      	movs	r0, r3
 80124dc:	46bd      	mov	sp, r7
 80124de:	b004      	add	sp, #16
 80124e0:	bd80      	pop	{r7, pc}

080124e2 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 80124e2:	b580      	push	{r7, lr}
 80124e4:	b082      	sub	sp, #8
 80124e6:	af00      	add	r7, sp, #0
 80124e8:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	0018      	movs	r0, r3
 80124ee:	f7f1 f9a3 	bl	8003838 <HAL_Delay>
}
 80124f2:	46c0      	nop			@ (mov r8, r8)
 80124f4:	46bd      	mov	sp, r7
 80124f6:	b002      	add	sp, #8
 80124f8:	bd80      	pop	{r7, pc}
	...

080124fc <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	b082      	sub	sp, #8
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 8012504:	4a09      	ldr	r2, [pc, #36]	@ (801252c <EXTI_GetITEnStatus+0x30>)
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	095b      	lsrs	r3, r3, #5
 801250a:	009b      	lsls	r3, r3, #2
 801250c:	589a      	ldr	r2, [r3, r2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	211f      	movs	r1, #31
 8012512:	400b      	ands	r3, r1
 8012514:	40da      	lsrs	r2, r3
 8012516:	0013      	movs	r3, r2
 8012518:	2201      	movs	r2, #1
 801251a:	4013      	ands	r3, r2
 801251c:	1e5a      	subs	r2, r3, #1
 801251e:	4193      	sbcs	r3, r2
 8012520:	b2db      	uxtb	r3, r3
}
 8012522:	0018      	movs	r0, r3
 8012524:	46bd      	mov	sp, r7
 8012526:	b002      	add	sp, #8
 8012528:	bd80      	pop	{r7, pc}
 801252a:	46c0      	nop			@ (mov r8, r8)
 801252c:	e000e100 	.word	0xe000e100

08012530 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 8012530:	b580      	push	{r7, lr}
 8012532:	b086      	sub	sp, #24
 8012534:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 8012536:	1d3b      	adds	r3, r7, #4
 8012538:	2204      	movs	r2, #4
 801253a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 801253c:	1d3b      	adds	r3, r7, #4
 801253e:	2211      	movs	r2, #17
 8012540:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012542:	1d3b      	adds	r3, r7, #4
 8012544:	2200      	movs	r2, #0
 8012546:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8012548:	1d3a      	adds	r2, r7, #4
 801254a:	2390      	movs	r3, #144	@ 0x90
 801254c:	05db      	lsls	r3, r3, #23
 801254e:	0011      	movs	r1, r2
 8012550:	0018      	movs	r0, r3
 8012552:	f7f1 ff15 	bl	8004380 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 8012556:	2390      	movs	r3, #144	@ 0x90
 8012558:	05db      	lsls	r3, r3, #23
 801255a:	2200      	movs	r2, #0
 801255c:	2104      	movs	r1, #4
 801255e:	0018      	movs	r0, r3
 8012560:	f7f2 f8a3 	bl	80046aa <HAL_GPIO_WritePin>

    usleep(1);
 8012564:	2001      	movs	r0, #1
 8012566:	f7ff ff93 	bl	8012490 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 801256a:	2000      	movs	r0, #0
 801256c:	f000 f807 	bl	801257e <setup_DW1000RSTnIRQ>



    Sleep(2);
 8012570:	2002      	movs	r0, #2
 8012572:	f7ff ffb6 	bl	80124e2 <Sleep>
}
 8012576:	46c0      	nop			@ (mov r8, r8)
 8012578:	46bd      	mov	sp, r7
 801257a:	b006      	add	sp, #24
 801257c:	bd80      	pop	{r7, pc}

0801257e <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI2 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 801257e:	b580      	push	{r7, lr}
 8012580:	b088      	sub	sp, #32
 8012582:	af00      	add	r7, sp, #0
 8012584:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d01a      	beq.n	80125c2 <setup_DW1000RSTnIRQ+0x44>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 801258c:	210c      	movs	r1, #12
 801258e:	187b      	adds	r3, r7, r1
 8012590:	2204      	movs	r2, #4
 8012592:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8012594:	187b      	adds	r3, r7, r1
 8012596:	2288      	movs	r2, #136	@ 0x88
 8012598:	0352      	lsls	r2, r2, #13
 801259a:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 801259c:	187b      	adds	r3, r7, r1
 801259e:	2200      	movs	r2, #0
 80125a0:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80125a2:	187a      	adds	r2, r7, r1
 80125a4:	2390      	movs	r3, #144	@ 0x90
 80125a6:	05db      	lsls	r3, r3, #23
 80125a8:	0011      	movs	r1, r2
 80125aa:	0018      	movs	r0, r3
 80125ac:	f7f1 fee8 	bl	8004380 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI2_IRQn);     //pin #0 -> EXTI #0
 80125b0:	2006      	movs	r0, #6
 80125b2:	f7f1 fc96 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80125b6:	2200      	movs	r2, #0
 80125b8:	2105      	movs	r1, #5
 80125ba:	2006      	movs	r0, #6
 80125bc:	f7f1 fc7c 	bl	8003eb8 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 80125c0:	e01d      	b.n	80125fe <setup_DW1000RSTnIRQ+0x80>
        HAL_NVIC_DisableIRQ(EXTI2_IRQn);    //pin #0 -> EXTI #0
 80125c2:	2006      	movs	r0, #6
 80125c4:	f7f1 fc9d 	bl	8003f02 <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 80125c8:	210c      	movs	r1, #12
 80125ca:	187b      	adds	r3, r7, r1
 80125cc:	2204      	movs	r2, #4
 80125ce:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80125d0:	187b      	adds	r3, r7, r1
 80125d2:	2211      	movs	r2, #17
 80125d4:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80125d6:	187b      	adds	r3, r7, r1
 80125d8:	2200      	movs	r2, #0
 80125da:	609a      	str	r2, [r3, #8]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80125dc:	187b      	adds	r3, r7, r1
 80125de:	2203      	movs	r2, #3
 80125e0:	60da      	str	r2, [r3, #12]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80125e2:	187a      	adds	r2, r7, r1
 80125e4:	2390      	movs	r3, #144	@ 0x90
 80125e6:	05db      	lsls	r3, r3, #23
 80125e8:	0011      	movs	r1, r2
 80125ea:	0018      	movs	r0, r3
 80125ec:	f7f1 fec8 	bl	8004380 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 80125f0:	2390      	movs	r3, #144	@ 0x90
 80125f2:	05db      	lsls	r3, r3, #23
 80125f4:	2201      	movs	r2, #1
 80125f6:	2104      	movs	r1, #4
 80125f8:	0018      	movs	r0, r3
 80125fa:	f7f2 f856 	bl	80046aa <HAL_GPIO_WritePin>
}
 80125fe:	46c0      	nop			@ (mov r8, r8)
 8012600:	46bd      	mov	sp, r7
 8012602:	b008      	add	sp, #32
 8012604:	bd80      	pop	{r7, pc}
	...

08012608 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 801260c:	4b04      	ldr	r3, [pc, #16]	@ (8012620 <port_set_dw1000_slowrate+0x18>)
 801260e:	2218      	movs	r2, #24
 8012610:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8012612:	4b03      	ldr	r3, [pc, #12]	@ (8012620 <port_set_dw1000_slowrate+0x18>)
 8012614:	0018      	movs	r0, r3
 8012616:	f7f4 fcb3 	bl	8006f80 <HAL_SPI_Init>
}
 801261a:	46c0      	nop			@ (mov r8, r8)
 801261c:	46bd      	mov	sp, r7
 801261e:	bd80      	pop	{r7, pc}
 8012620:	2000042c 	.word	0x2000042c

08012624 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 8012624:	b580      	push	{r7, lr}
 8012626:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012628:	4b04      	ldr	r3, [pc, #16]	@ (801263c <port_set_dw1000_fastrate+0x18>)
 801262a:	2200      	movs	r2, #0
 801262c:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 801262e:	4b03      	ldr	r3, [pc, #12]	@ (801263c <port_set_dw1000_fastrate+0x18>)
 8012630:	0018      	movs	r0, r3
 8012632:	f7f4 fca5 	bl	8006f80 <HAL_SPI_Init>
}
 8012636:	46c0      	nop			@ (mov r8, r8)
 8012638:	46bd      	mov	sp, r7
 801263a:	bd80      	pop	{r7, pc}
 801263c:	2000042c 	.word	0x2000042c

08012640 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b082      	sub	sp, #8
 8012644:	af00      	add	r7, sp, #0
 8012646:	0002      	movs	r2, r0
 8012648:	1dbb      	adds	r3, r7, #6
 801264a:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == DW_IRQn_Pin)
 801264c:	1dbb      	adds	r3, r7, #6
 801264e:	881b      	ldrh	r3, [r3, #0]
 8012650:	2b20      	cmp	r3, #32
 8012652:	d101      	bne.n	8012658 <HAL_GPIO_EXTI_Callback+0x18>
    {
        process_deca_irq();
 8012654:	f000 f804 	bl	8012660 <process_deca_irq>
    }
}
 8012658:	46c0      	nop			@ (mov r8, r8)
 801265a:	46bd      	mov	sp, r7
 801265c:	b002      	add	sp, #8
 801265e:	bd80      	pop	{r7, pc}

08012660 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 8012660:	b580      	push	{r7, lr}
 8012662:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 8012664:	e002      	b.n	801266c <process_deca_irq+0xc>
    {

        port_deca_isr();
 8012666:	4b05      	ldr	r3, [pc, #20]	@ (801267c <process_deca_irq+0x1c>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 801266c:	f000 f822 	bl	80126b4 <port_CheckEXT_IRQ>
 8012670:	1e03      	subs	r3, r0, #0
 8012672:	d1f8      	bne.n	8012666 <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 8012674:	46c0      	nop			@ (mov r8, r8)
 8012676:	46c0      	nop			@ (mov r8, r8)
 8012678:	46bd      	mov	sp, r7
 801267a:	bd80      	pop	{r7, pc}
 801267c:	20001d50 	.word	0x20001d50

08012680 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8012680:	b580      	push	{r7, lr}
 8012682:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8012684:	2007      	movs	r0, #7
 8012686:	f7ff fee1 	bl	801244c <__NVIC_DisableIRQ>
}
 801268a:	46c0      	nop			@ (mov r8, r8)
 801268c:	46bd      	mov	sp, r7
 801268e:	bd80      	pop	{r7, pc}

08012690 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8012690:	b580      	push	{r7, lr}
 8012692:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8012694:	2007      	movs	r0, #7
 8012696:	f7ff febf 	bl	8012418 <__NVIC_EnableIRQ>
}
 801269a:	46c0      	nop			@ (mov r8, r8)
 801269c:	46bd      	mov	sp, r7
 801269e:	bd80      	pop	{r7, pc}

080126a0 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 80126a4:	2007      	movs	r0, #7
 80126a6:	f7ff ff29 	bl	80124fc <EXTI_GetITEnStatus>
 80126aa:	0003      	movs	r3, r0
}
 80126ac:	0018      	movs	r0, r3
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}
	...

080126b4 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 80126b8:	4b04      	ldr	r3, [pc, #16]	@ (80126cc <port_CheckEXT_IRQ+0x18>)
 80126ba:	2120      	movs	r1, #32
 80126bc:	0018      	movs	r0, r3
 80126be:	f7f1 ffd7 	bl	8004670 <HAL_GPIO_ReadPin>
 80126c2:	0003      	movs	r3, r0
}
 80126c4:	0018      	movs	r0, r3
 80126c6:	46bd      	mov	sp, r7
 80126c8:	bd80      	pop	{r7, pc}
 80126ca:	46c0      	nop			@ (mov r8, r8)
 80126cc:	48000400 	.word	0x48000400

080126d0 <__cvt>:
 80126d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80126d2:	001f      	movs	r7, r3
 80126d4:	2300      	movs	r3, #0
 80126d6:	0016      	movs	r6, r2
 80126d8:	b08b      	sub	sp, #44	@ 0x2c
 80126da:	429f      	cmp	r7, r3
 80126dc:	da04      	bge.n	80126e8 <__cvt+0x18>
 80126de:	2180      	movs	r1, #128	@ 0x80
 80126e0:	0609      	lsls	r1, r1, #24
 80126e2:	187b      	adds	r3, r7, r1
 80126e4:	001f      	movs	r7, r3
 80126e6:	232d      	movs	r3, #45	@ 0x2d
 80126e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80126ea:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80126ec:	7013      	strb	r3, [r2, #0]
 80126ee:	2320      	movs	r3, #32
 80126f0:	2203      	movs	r2, #3
 80126f2:	439d      	bics	r5, r3
 80126f4:	2d46      	cmp	r5, #70	@ 0x46
 80126f6:	d007      	beq.n	8012708 <__cvt+0x38>
 80126f8:	002b      	movs	r3, r5
 80126fa:	3b45      	subs	r3, #69	@ 0x45
 80126fc:	4259      	negs	r1, r3
 80126fe:	414b      	adcs	r3, r1
 8012700:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8012702:	3a01      	subs	r2, #1
 8012704:	18cb      	adds	r3, r1, r3
 8012706:	9310      	str	r3, [sp, #64]	@ 0x40
 8012708:	ab09      	add	r3, sp, #36	@ 0x24
 801270a:	9304      	str	r3, [sp, #16]
 801270c:	ab08      	add	r3, sp, #32
 801270e:	9303      	str	r3, [sp, #12]
 8012710:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012712:	9200      	str	r2, [sp, #0]
 8012714:	9302      	str	r3, [sp, #8]
 8012716:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012718:	0032      	movs	r2, r6
 801271a:	9301      	str	r3, [sp, #4]
 801271c:	003b      	movs	r3, r7
 801271e:	f000 fe75 	bl	801340c <_dtoa_r>
 8012722:	0004      	movs	r4, r0
 8012724:	2d47      	cmp	r5, #71	@ 0x47
 8012726:	d11b      	bne.n	8012760 <__cvt+0x90>
 8012728:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801272a:	07db      	lsls	r3, r3, #31
 801272c:	d511      	bpl.n	8012752 <__cvt+0x82>
 801272e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012730:	18c3      	adds	r3, r0, r3
 8012732:	9307      	str	r3, [sp, #28]
 8012734:	2200      	movs	r2, #0
 8012736:	2300      	movs	r3, #0
 8012738:	0030      	movs	r0, r6
 801273a:	0039      	movs	r1, r7
 801273c:	f7ed fe86 	bl	800044c <__aeabi_dcmpeq>
 8012740:	2800      	cmp	r0, #0
 8012742:	d001      	beq.n	8012748 <__cvt+0x78>
 8012744:	9b07      	ldr	r3, [sp, #28]
 8012746:	9309      	str	r3, [sp, #36]	@ 0x24
 8012748:	2230      	movs	r2, #48	@ 0x30
 801274a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801274c:	9907      	ldr	r1, [sp, #28]
 801274e:	428b      	cmp	r3, r1
 8012750:	d320      	bcc.n	8012794 <__cvt+0xc4>
 8012752:	0020      	movs	r0, r4
 8012754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012756:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012758:	1b1b      	subs	r3, r3, r4
 801275a:	6013      	str	r3, [r2, #0]
 801275c:	b00b      	add	sp, #44	@ 0x2c
 801275e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012760:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012762:	18c3      	adds	r3, r0, r3
 8012764:	9307      	str	r3, [sp, #28]
 8012766:	2d46      	cmp	r5, #70	@ 0x46
 8012768:	d1e4      	bne.n	8012734 <__cvt+0x64>
 801276a:	7803      	ldrb	r3, [r0, #0]
 801276c:	2b30      	cmp	r3, #48	@ 0x30
 801276e:	d10c      	bne.n	801278a <__cvt+0xba>
 8012770:	2200      	movs	r2, #0
 8012772:	2300      	movs	r3, #0
 8012774:	0030      	movs	r0, r6
 8012776:	0039      	movs	r1, r7
 8012778:	f7ed fe68 	bl	800044c <__aeabi_dcmpeq>
 801277c:	2800      	cmp	r0, #0
 801277e:	d104      	bne.n	801278a <__cvt+0xba>
 8012780:	2301      	movs	r3, #1
 8012782:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8012784:	1a9b      	subs	r3, r3, r2
 8012786:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012788:	6013      	str	r3, [r2, #0]
 801278a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801278c:	9a07      	ldr	r2, [sp, #28]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	18d3      	adds	r3, r2, r3
 8012792:	e7ce      	b.n	8012732 <__cvt+0x62>
 8012794:	1c59      	adds	r1, r3, #1
 8012796:	9109      	str	r1, [sp, #36]	@ 0x24
 8012798:	701a      	strb	r2, [r3, #0]
 801279a:	e7d6      	b.n	801274a <__cvt+0x7a>

0801279c <__exponent>:
 801279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801279e:	232b      	movs	r3, #43	@ 0x2b
 80127a0:	b085      	sub	sp, #20
 80127a2:	0005      	movs	r5, r0
 80127a4:	1e0c      	subs	r4, r1, #0
 80127a6:	7002      	strb	r2, [r0, #0]
 80127a8:	da01      	bge.n	80127ae <__exponent+0x12>
 80127aa:	424c      	negs	r4, r1
 80127ac:	3302      	adds	r3, #2
 80127ae:	706b      	strb	r3, [r5, #1]
 80127b0:	2c09      	cmp	r4, #9
 80127b2:	dd2c      	ble.n	801280e <__exponent+0x72>
 80127b4:	ab02      	add	r3, sp, #8
 80127b6:	1dde      	adds	r6, r3, #7
 80127b8:	0020      	movs	r0, r4
 80127ba:	210a      	movs	r1, #10
 80127bc:	f7ed fe30 	bl	8000420 <__aeabi_idivmod>
 80127c0:	0037      	movs	r7, r6
 80127c2:	3130      	adds	r1, #48	@ 0x30
 80127c4:	3e01      	subs	r6, #1
 80127c6:	0020      	movs	r0, r4
 80127c8:	7031      	strb	r1, [r6, #0]
 80127ca:	210a      	movs	r1, #10
 80127cc:	9401      	str	r4, [sp, #4]
 80127ce:	f7ed fd41 	bl	8000254 <__divsi3>
 80127d2:	9b01      	ldr	r3, [sp, #4]
 80127d4:	0004      	movs	r4, r0
 80127d6:	2b63      	cmp	r3, #99	@ 0x63
 80127d8:	dcee      	bgt.n	80127b8 <__exponent+0x1c>
 80127da:	1eba      	subs	r2, r7, #2
 80127dc:	1ca8      	adds	r0, r5, #2
 80127de:	0001      	movs	r1, r0
 80127e0:	0013      	movs	r3, r2
 80127e2:	3430      	adds	r4, #48	@ 0x30
 80127e4:	7014      	strb	r4, [r2, #0]
 80127e6:	ac02      	add	r4, sp, #8
 80127e8:	3407      	adds	r4, #7
 80127ea:	429c      	cmp	r4, r3
 80127ec:	d80a      	bhi.n	8012804 <__exponent+0x68>
 80127ee:	2300      	movs	r3, #0
 80127f0:	4294      	cmp	r4, r2
 80127f2:	d303      	bcc.n	80127fc <__exponent+0x60>
 80127f4:	3309      	adds	r3, #9
 80127f6:	aa02      	add	r2, sp, #8
 80127f8:	189b      	adds	r3, r3, r2
 80127fa:	1bdb      	subs	r3, r3, r7
 80127fc:	18c0      	adds	r0, r0, r3
 80127fe:	1b40      	subs	r0, r0, r5
 8012800:	b005      	add	sp, #20
 8012802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012804:	781c      	ldrb	r4, [r3, #0]
 8012806:	3301      	adds	r3, #1
 8012808:	700c      	strb	r4, [r1, #0]
 801280a:	3101      	adds	r1, #1
 801280c:	e7eb      	b.n	80127e6 <__exponent+0x4a>
 801280e:	2330      	movs	r3, #48	@ 0x30
 8012810:	18e4      	adds	r4, r4, r3
 8012812:	70ab      	strb	r3, [r5, #2]
 8012814:	1d28      	adds	r0, r5, #4
 8012816:	70ec      	strb	r4, [r5, #3]
 8012818:	e7f1      	b.n	80127fe <__exponent+0x62>
	...

0801281c <_printf_float>:
 801281c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801281e:	b097      	sub	sp, #92	@ 0x5c
 8012820:	000d      	movs	r5, r1
 8012822:	920a      	str	r2, [sp, #40]	@ 0x28
 8012824:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8012826:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012828:	9009      	str	r0, [sp, #36]	@ 0x24
 801282a:	f000 fcd7 	bl	80131dc <_localeconv_r>
 801282e:	6803      	ldr	r3, [r0, #0]
 8012830:	0018      	movs	r0, r3
 8012832:	930d      	str	r3, [sp, #52]	@ 0x34
 8012834:	f7ed fc68 	bl	8000108 <strlen>
 8012838:	2300      	movs	r3, #0
 801283a:	900f      	str	r0, [sp, #60]	@ 0x3c
 801283c:	9314      	str	r3, [sp, #80]	@ 0x50
 801283e:	7e2b      	ldrb	r3, [r5, #24]
 8012840:	2207      	movs	r2, #7
 8012842:	930c      	str	r3, [sp, #48]	@ 0x30
 8012844:	682b      	ldr	r3, [r5, #0]
 8012846:	930e      	str	r3, [sp, #56]	@ 0x38
 8012848:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801284a:	6823      	ldr	r3, [r4, #0]
 801284c:	05c9      	lsls	r1, r1, #23
 801284e:	d545      	bpl.n	80128dc <_printf_float+0xc0>
 8012850:	189b      	adds	r3, r3, r2
 8012852:	4393      	bics	r3, r2
 8012854:	001a      	movs	r2, r3
 8012856:	3208      	adds	r2, #8
 8012858:	6022      	str	r2, [r4, #0]
 801285a:	2201      	movs	r2, #1
 801285c:	681e      	ldr	r6, [r3, #0]
 801285e:	685f      	ldr	r7, [r3, #4]
 8012860:	007b      	lsls	r3, r7, #1
 8012862:	085b      	lsrs	r3, r3, #1
 8012864:	9311      	str	r3, [sp, #68]	@ 0x44
 8012866:	9610      	str	r6, [sp, #64]	@ 0x40
 8012868:	64ae      	str	r6, [r5, #72]	@ 0x48
 801286a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 801286c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801286e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012870:	4ba7      	ldr	r3, [pc, #668]	@ (8012b10 <_printf_float+0x2f4>)
 8012872:	4252      	negs	r2, r2
 8012874:	f7ef fd08 	bl	8002288 <__aeabi_dcmpun>
 8012878:	2800      	cmp	r0, #0
 801287a:	d131      	bne.n	80128e0 <_printf_float+0xc4>
 801287c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801287e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012880:	2201      	movs	r2, #1
 8012882:	4ba3      	ldr	r3, [pc, #652]	@ (8012b10 <_printf_float+0x2f4>)
 8012884:	4252      	negs	r2, r2
 8012886:	f7ed fdf1 	bl	800046c <__aeabi_dcmple>
 801288a:	2800      	cmp	r0, #0
 801288c:	d128      	bne.n	80128e0 <_printf_float+0xc4>
 801288e:	2200      	movs	r2, #0
 8012890:	2300      	movs	r3, #0
 8012892:	0030      	movs	r0, r6
 8012894:	0039      	movs	r1, r7
 8012896:	f7ed fddf 	bl	8000458 <__aeabi_dcmplt>
 801289a:	2800      	cmp	r0, #0
 801289c:	d003      	beq.n	80128a6 <_printf_float+0x8a>
 801289e:	002b      	movs	r3, r5
 80128a0:	222d      	movs	r2, #45	@ 0x2d
 80128a2:	3343      	adds	r3, #67	@ 0x43
 80128a4:	701a      	strb	r2, [r3, #0]
 80128a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128a8:	4f9a      	ldr	r7, [pc, #616]	@ (8012b14 <_printf_float+0x2f8>)
 80128aa:	2b47      	cmp	r3, #71	@ 0x47
 80128ac:	d800      	bhi.n	80128b0 <_printf_float+0x94>
 80128ae:	4f9a      	ldr	r7, [pc, #616]	@ (8012b18 <_printf_float+0x2fc>)
 80128b0:	2303      	movs	r3, #3
 80128b2:	2400      	movs	r4, #0
 80128b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80128b6:	612b      	str	r3, [r5, #16]
 80128b8:	3301      	adds	r3, #1
 80128ba:	439a      	bics	r2, r3
 80128bc:	602a      	str	r2, [r5, #0]
 80128be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80128c0:	0029      	movs	r1, r5
 80128c2:	9300      	str	r3, [sp, #0]
 80128c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80128c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128c8:	aa15      	add	r2, sp, #84	@ 0x54
 80128ca:	f000 f9e5 	bl	8012c98 <_printf_common>
 80128ce:	3001      	adds	r0, #1
 80128d0:	d000      	beq.n	80128d4 <_printf_float+0xb8>
 80128d2:	e09e      	b.n	8012a12 <_printf_float+0x1f6>
 80128d4:	2001      	movs	r0, #1
 80128d6:	4240      	negs	r0, r0
 80128d8:	b017      	add	sp, #92	@ 0x5c
 80128da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128dc:	3307      	adds	r3, #7
 80128de:	e7b8      	b.n	8012852 <_printf_float+0x36>
 80128e0:	0032      	movs	r2, r6
 80128e2:	003b      	movs	r3, r7
 80128e4:	0030      	movs	r0, r6
 80128e6:	0039      	movs	r1, r7
 80128e8:	f7ef fcce 	bl	8002288 <__aeabi_dcmpun>
 80128ec:	2800      	cmp	r0, #0
 80128ee:	d00b      	beq.n	8012908 <_printf_float+0xec>
 80128f0:	2f00      	cmp	r7, #0
 80128f2:	da03      	bge.n	80128fc <_printf_float+0xe0>
 80128f4:	002b      	movs	r3, r5
 80128f6:	222d      	movs	r2, #45	@ 0x2d
 80128f8:	3343      	adds	r3, #67	@ 0x43
 80128fa:	701a      	strb	r2, [r3, #0]
 80128fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128fe:	4f87      	ldr	r7, [pc, #540]	@ (8012b1c <_printf_float+0x300>)
 8012900:	2b47      	cmp	r3, #71	@ 0x47
 8012902:	d8d5      	bhi.n	80128b0 <_printf_float+0x94>
 8012904:	4f86      	ldr	r7, [pc, #536]	@ (8012b20 <_printf_float+0x304>)
 8012906:	e7d3      	b.n	80128b0 <_printf_float+0x94>
 8012908:	2220      	movs	r2, #32
 801290a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801290c:	686b      	ldr	r3, [r5, #4]
 801290e:	4394      	bics	r4, r2
 8012910:	1c5a      	adds	r2, r3, #1
 8012912:	d146      	bne.n	80129a2 <_printf_float+0x186>
 8012914:	3307      	adds	r3, #7
 8012916:	606b      	str	r3, [r5, #4]
 8012918:	2380      	movs	r3, #128	@ 0x80
 801291a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801291c:	00db      	lsls	r3, r3, #3
 801291e:	4313      	orrs	r3, r2
 8012920:	2200      	movs	r2, #0
 8012922:	602b      	str	r3, [r5, #0]
 8012924:	9206      	str	r2, [sp, #24]
 8012926:	aa14      	add	r2, sp, #80	@ 0x50
 8012928:	9205      	str	r2, [sp, #20]
 801292a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801292c:	a90a      	add	r1, sp, #40	@ 0x28
 801292e:	9204      	str	r2, [sp, #16]
 8012930:	aa13      	add	r2, sp, #76	@ 0x4c
 8012932:	9203      	str	r2, [sp, #12]
 8012934:	2223      	movs	r2, #35	@ 0x23
 8012936:	1852      	adds	r2, r2, r1
 8012938:	9202      	str	r2, [sp, #8]
 801293a:	9301      	str	r3, [sp, #4]
 801293c:	686b      	ldr	r3, [r5, #4]
 801293e:	0032      	movs	r2, r6
 8012940:	9300      	str	r3, [sp, #0]
 8012942:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012944:	003b      	movs	r3, r7
 8012946:	f7ff fec3 	bl	80126d0 <__cvt>
 801294a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801294c:	0007      	movs	r7, r0
 801294e:	2c47      	cmp	r4, #71	@ 0x47
 8012950:	d12d      	bne.n	80129ae <_printf_float+0x192>
 8012952:	1cd3      	adds	r3, r2, #3
 8012954:	db02      	blt.n	801295c <_printf_float+0x140>
 8012956:	686b      	ldr	r3, [r5, #4]
 8012958:	429a      	cmp	r2, r3
 801295a:	dd47      	ble.n	80129ec <_printf_float+0x1d0>
 801295c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801295e:	3b02      	subs	r3, #2
 8012960:	b2db      	uxtb	r3, r3
 8012962:	930c      	str	r3, [sp, #48]	@ 0x30
 8012964:	0028      	movs	r0, r5
 8012966:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8012968:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801296a:	3901      	subs	r1, #1
 801296c:	3050      	adds	r0, #80	@ 0x50
 801296e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012970:	f7ff ff14 	bl	801279c <__exponent>
 8012974:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012976:	0004      	movs	r4, r0
 8012978:	1813      	adds	r3, r2, r0
 801297a:	612b      	str	r3, [r5, #16]
 801297c:	2a01      	cmp	r2, #1
 801297e:	dc02      	bgt.n	8012986 <_printf_float+0x16a>
 8012980:	682a      	ldr	r2, [r5, #0]
 8012982:	07d2      	lsls	r2, r2, #31
 8012984:	d501      	bpl.n	801298a <_printf_float+0x16e>
 8012986:	3301      	adds	r3, #1
 8012988:	612b      	str	r3, [r5, #16]
 801298a:	2323      	movs	r3, #35	@ 0x23
 801298c:	aa0a      	add	r2, sp, #40	@ 0x28
 801298e:	189b      	adds	r3, r3, r2
 8012990:	781b      	ldrb	r3, [r3, #0]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d100      	bne.n	8012998 <_printf_float+0x17c>
 8012996:	e792      	b.n	80128be <_printf_float+0xa2>
 8012998:	002b      	movs	r3, r5
 801299a:	222d      	movs	r2, #45	@ 0x2d
 801299c:	3343      	adds	r3, #67	@ 0x43
 801299e:	701a      	strb	r2, [r3, #0]
 80129a0:	e78d      	b.n	80128be <_printf_float+0xa2>
 80129a2:	2c47      	cmp	r4, #71	@ 0x47
 80129a4:	d1b8      	bne.n	8012918 <_printf_float+0xfc>
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d1b6      	bne.n	8012918 <_printf_float+0xfc>
 80129aa:	3301      	adds	r3, #1
 80129ac:	e7b3      	b.n	8012916 <_printf_float+0xfa>
 80129ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129b0:	2b65      	cmp	r3, #101	@ 0x65
 80129b2:	d9d7      	bls.n	8012964 <_printf_float+0x148>
 80129b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129b6:	2b66      	cmp	r3, #102	@ 0x66
 80129b8:	d11a      	bne.n	80129f0 <_printf_float+0x1d4>
 80129ba:	686b      	ldr	r3, [r5, #4]
 80129bc:	2a00      	cmp	r2, #0
 80129be:	dd09      	ble.n	80129d4 <_printf_float+0x1b8>
 80129c0:	612a      	str	r2, [r5, #16]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d102      	bne.n	80129cc <_printf_float+0x1b0>
 80129c6:	6829      	ldr	r1, [r5, #0]
 80129c8:	07c9      	lsls	r1, r1, #31
 80129ca:	d50b      	bpl.n	80129e4 <_printf_float+0x1c8>
 80129cc:	3301      	adds	r3, #1
 80129ce:	189b      	adds	r3, r3, r2
 80129d0:	612b      	str	r3, [r5, #16]
 80129d2:	e007      	b.n	80129e4 <_printf_float+0x1c8>
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d103      	bne.n	80129e0 <_printf_float+0x1c4>
 80129d8:	2201      	movs	r2, #1
 80129da:	6829      	ldr	r1, [r5, #0]
 80129dc:	4211      	tst	r1, r2
 80129de:	d000      	beq.n	80129e2 <_printf_float+0x1c6>
 80129e0:	1c9a      	adds	r2, r3, #2
 80129e2:	612a      	str	r2, [r5, #16]
 80129e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80129e6:	2400      	movs	r4, #0
 80129e8:	65ab      	str	r3, [r5, #88]	@ 0x58
 80129ea:	e7ce      	b.n	801298a <_printf_float+0x16e>
 80129ec:	2367      	movs	r3, #103	@ 0x67
 80129ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80129f0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80129f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80129f4:	4299      	cmp	r1, r3
 80129f6:	db06      	blt.n	8012a06 <_printf_float+0x1ea>
 80129f8:	682b      	ldr	r3, [r5, #0]
 80129fa:	6129      	str	r1, [r5, #16]
 80129fc:	07db      	lsls	r3, r3, #31
 80129fe:	d5f1      	bpl.n	80129e4 <_printf_float+0x1c8>
 8012a00:	3101      	adds	r1, #1
 8012a02:	6129      	str	r1, [r5, #16]
 8012a04:	e7ee      	b.n	80129e4 <_printf_float+0x1c8>
 8012a06:	2201      	movs	r2, #1
 8012a08:	2900      	cmp	r1, #0
 8012a0a:	dce0      	bgt.n	80129ce <_printf_float+0x1b2>
 8012a0c:	1892      	adds	r2, r2, r2
 8012a0e:	1a52      	subs	r2, r2, r1
 8012a10:	e7dd      	b.n	80129ce <_printf_float+0x1b2>
 8012a12:	682a      	ldr	r2, [r5, #0]
 8012a14:	0553      	lsls	r3, r2, #21
 8012a16:	d408      	bmi.n	8012a2a <_printf_float+0x20e>
 8012a18:	692b      	ldr	r3, [r5, #16]
 8012a1a:	003a      	movs	r2, r7
 8012a1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a20:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012a22:	47a0      	blx	r4
 8012a24:	3001      	adds	r0, #1
 8012a26:	d129      	bne.n	8012a7c <_printf_float+0x260>
 8012a28:	e754      	b.n	80128d4 <_printf_float+0xb8>
 8012a2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a2c:	2b65      	cmp	r3, #101	@ 0x65
 8012a2e:	d800      	bhi.n	8012a32 <_printf_float+0x216>
 8012a30:	e0db      	b.n	8012bea <_printf_float+0x3ce>
 8012a32:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8012a34:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8012a36:	2200      	movs	r2, #0
 8012a38:	2300      	movs	r3, #0
 8012a3a:	f7ed fd07 	bl	800044c <__aeabi_dcmpeq>
 8012a3e:	2800      	cmp	r0, #0
 8012a40:	d033      	beq.n	8012aaa <_printf_float+0x28e>
 8012a42:	2301      	movs	r3, #1
 8012a44:	4a37      	ldr	r2, [pc, #220]	@ (8012b24 <_printf_float+0x308>)
 8012a46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a4a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012a4c:	47a0      	blx	r4
 8012a4e:	3001      	adds	r0, #1
 8012a50:	d100      	bne.n	8012a54 <_printf_float+0x238>
 8012a52:	e73f      	b.n	80128d4 <_printf_float+0xb8>
 8012a54:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8012a56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012a58:	42b3      	cmp	r3, r6
 8012a5a:	db02      	blt.n	8012a62 <_printf_float+0x246>
 8012a5c:	682b      	ldr	r3, [r5, #0]
 8012a5e:	07db      	lsls	r3, r3, #31
 8012a60:	d50c      	bpl.n	8012a7c <_printf_float+0x260>
 8012a62:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012a64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012a66:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012a68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a6c:	47a0      	blx	r4
 8012a6e:	2400      	movs	r4, #0
 8012a70:	3001      	adds	r0, #1
 8012a72:	d100      	bne.n	8012a76 <_printf_float+0x25a>
 8012a74:	e72e      	b.n	80128d4 <_printf_float+0xb8>
 8012a76:	1e73      	subs	r3, r6, #1
 8012a78:	42a3      	cmp	r3, r4
 8012a7a:	dc0a      	bgt.n	8012a92 <_printf_float+0x276>
 8012a7c:	682b      	ldr	r3, [r5, #0]
 8012a7e:	079b      	lsls	r3, r3, #30
 8012a80:	d500      	bpl.n	8012a84 <_printf_float+0x268>
 8012a82:	e106      	b.n	8012c92 <_printf_float+0x476>
 8012a84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012a86:	68e8      	ldr	r0, [r5, #12]
 8012a88:	4298      	cmp	r0, r3
 8012a8a:	db00      	blt.n	8012a8e <_printf_float+0x272>
 8012a8c:	e724      	b.n	80128d8 <_printf_float+0xbc>
 8012a8e:	0018      	movs	r0, r3
 8012a90:	e722      	b.n	80128d8 <_printf_float+0xbc>
 8012a92:	002a      	movs	r2, r5
 8012a94:	2301      	movs	r3, #1
 8012a96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a98:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a9a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8012a9c:	321a      	adds	r2, #26
 8012a9e:	47b8      	blx	r7
 8012aa0:	3001      	adds	r0, #1
 8012aa2:	d100      	bne.n	8012aa6 <_printf_float+0x28a>
 8012aa4:	e716      	b.n	80128d4 <_printf_float+0xb8>
 8012aa6:	3401      	adds	r4, #1
 8012aa8:	e7e5      	b.n	8012a76 <_printf_float+0x25a>
 8012aaa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	dc3b      	bgt.n	8012b28 <_printf_float+0x30c>
 8012ab0:	2301      	movs	r3, #1
 8012ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8012b24 <_printf_float+0x308>)
 8012ab4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ab8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012aba:	47a0      	blx	r4
 8012abc:	3001      	adds	r0, #1
 8012abe:	d100      	bne.n	8012ac2 <_printf_float+0x2a6>
 8012ac0:	e708      	b.n	80128d4 <_printf_float+0xb8>
 8012ac2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8012ac4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012ac6:	4333      	orrs	r3, r6
 8012ac8:	d102      	bne.n	8012ad0 <_printf_float+0x2b4>
 8012aca:	682b      	ldr	r3, [r5, #0]
 8012acc:	07db      	lsls	r3, r3, #31
 8012ace:	d5d5      	bpl.n	8012a7c <_printf_float+0x260>
 8012ad0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ad2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012ad4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ad8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012ada:	47a0      	blx	r4
 8012adc:	2300      	movs	r3, #0
 8012ade:	3001      	adds	r0, #1
 8012ae0:	d100      	bne.n	8012ae4 <_printf_float+0x2c8>
 8012ae2:	e6f7      	b.n	80128d4 <_printf_float+0xb8>
 8012ae4:	930c      	str	r3, [sp, #48]	@ 0x30
 8012ae6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012ae8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012aea:	425b      	negs	r3, r3
 8012aec:	4293      	cmp	r3, r2
 8012aee:	dc01      	bgt.n	8012af4 <_printf_float+0x2d8>
 8012af0:	0033      	movs	r3, r6
 8012af2:	e792      	b.n	8012a1a <_printf_float+0x1fe>
 8012af4:	002a      	movs	r2, r5
 8012af6:	2301      	movs	r3, #1
 8012af8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012afa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012afc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012afe:	321a      	adds	r2, #26
 8012b00:	47a0      	blx	r4
 8012b02:	3001      	adds	r0, #1
 8012b04:	d100      	bne.n	8012b08 <_printf_float+0x2ec>
 8012b06:	e6e5      	b.n	80128d4 <_printf_float+0xb8>
 8012b08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b0a:	3301      	adds	r3, #1
 8012b0c:	e7ea      	b.n	8012ae4 <_printf_float+0x2c8>
 8012b0e:	46c0      	nop			@ (mov r8, r8)
 8012b10:	7fefffff 	.word	0x7fefffff
 8012b14:	08018986 	.word	0x08018986
 8012b18:	08018982 	.word	0x08018982
 8012b1c:	0801898e 	.word	0x0801898e
 8012b20:	0801898a 	.word	0x0801898a
 8012b24:	08018992 	.word	0x08018992
 8012b28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012b2a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8012b2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8012b2e:	429e      	cmp	r6, r3
 8012b30:	dd00      	ble.n	8012b34 <_printf_float+0x318>
 8012b32:	001e      	movs	r6, r3
 8012b34:	2e00      	cmp	r6, #0
 8012b36:	dc31      	bgt.n	8012b9c <_printf_float+0x380>
 8012b38:	43f3      	mvns	r3, r6
 8012b3a:	2400      	movs	r4, #0
 8012b3c:	17db      	asrs	r3, r3, #31
 8012b3e:	4033      	ands	r3, r6
 8012b40:	930e      	str	r3, [sp, #56]	@ 0x38
 8012b42:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8012b44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b46:	1af3      	subs	r3, r6, r3
 8012b48:	42a3      	cmp	r3, r4
 8012b4a:	dc30      	bgt.n	8012bae <_printf_float+0x392>
 8012b4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012b4e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b50:	429a      	cmp	r2, r3
 8012b52:	dc38      	bgt.n	8012bc6 <_printf_float+0x3aa>
 8012b54:	682b      	ldr	r3, [r5, #0]
 8012b56:	07db      	lsls	r3, r3, #31
 8012b58:	d435      	bmi.n	8012bc6 <_printf_float+0x3aa>
 8012b5a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8012b5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b5e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b60:	1b9b      	subs	r3, r3, r6
 8012b62:	1b14      	subs	r4, r2, r4
 8012b64:	429c      	cmp	r4, r3
 8012b66:	dd00      	ble.n	8012b6a <_printf_float+0x34e>
 8012b68:	001c      	movs	r4, r3
 8012b6a:	2c00      	cmp	r4, #0
 8012b6c:	dc34      	bgt.n	8012bd8 <_printf_float+0x3bc>
 8012b6e:	43e3      	mvns	r3, r4
 8012b70:	2600      	movs	r6, #0
 8012b72:	17db      	asrs	r3, r3, #31
 8012b74:	401c      	ands	r4, r3
 8012b76:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012b78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b7a:	1ad3      	subs	r3, r2, r3
 8012b7c:	1b1b      	subs	r3, r3, r4
 8012b7e:	42b3      	cmp	r3, r6
 8012b80:	dc00      	bgt.n	8012b84 <_printf_float+0x368>
 8012b82:	e77b      	b.n	8012a7c <_printf_float+0x260>
 8012b84:	002a      	movs	r2, r5
 8012b86:	2301      	movs	r3, #1
 8012b88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012b8c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8012b8e:	321a      	adds	r2, #26
 8012b90:	47b8      	blx	r7
 8012b92:	3001      	adds	r0, #1
 8012b94:	d100      	bne.n	8012b98 <_printf_float+0x37c>
 8012b96:	e69d      	b.n	80128d4 <_printf_float+0xb8>
 8012b98:	3601      	adds	r6, #1
 8012b9a:	e7ec      	b.n	8012b76 <_printf_float+0x35a>
 8012b9c:	0033      	movs	r3, r6
 8012b9e:	003a      	movs	r2, r7
 8012ba0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012ba2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ba4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012ba6:	47a0      	blx	r4
 8012ba8:	3001      	adds	r0, #1
 8012baa:	d1c5      	bne.n	8012b38 <_printf_float+0x31c>
 8012bac:	e692      	b.n	80128d4 <_printf_float+0xb8>
 8012bae:	002a      	movs	r2, r5
 8012bb0:	2301      	movs	r3, #1
 8012bb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012bb6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012bb8:	321a      	adds	r2, #26
 8012bba:	47b0      	blx	r6
 8012bbc:	3001      	adds	r0, #1
 8012bbe:	d100      	bne.n	8012bc2 <_printf_float+0x3a6>
 8012bc0:	e688      	b.n	80128d4 <_printf_float+0xb8>
 8012bc2:	3401      	adds	r4, #1
 8012bc4:	e7bd      	b.n	8012b42 <_printf_float+0x326>
 8012bc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012bc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012bca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bcc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012bce:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012bd0:	47a0      	blx	r4
 8012bd2:	3001      	adds	r0, #1
 8012bd4:	d1c1      	bne.n	8012b5a <_printf_float+0x33e>
 8012bd6:	e67d      	b.n	80128d4 <_printf_float+0xb8>
 8012bd8:	19ba      	adds	r2, r7, r6
 8012bda:	0023      	movs	r3, r4
 8012bdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012be0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012be2:	47b0      	blx	r6
 8012be4:	3001      	adds	r0, #1
 8012be6:	d1c2      	bne.n	8012b6e <_printf_float+0x352>
 8012be8:	e674      	b.n	80128d4 <_printf_float+0xb8>
 8012bea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012bec:	930c      	str	r3, [sp, #48]	@ 0x30
 8012bee:	2b01      	cmp	r3, #1
 8012bf0:	dc02      	bgt.n	8012bf8 <_printf_float+0x3dc>
 8012bf2:	2301      	movs	r3, #1
 8012bf4:	421a      	tst	r2, r3
 8012bf6:	d039      	beq.n	8012c6c <_printf_float+0x450>
 8012bf8:	2301      	movs	r3, #1
 8012bfa:	003a      	movs	r2, r7
 8012bfc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c00:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012c02:	47b0      	blx	r6
 8012c04:	3001      	adds	r0, #1
 8012c06:	d100      	bne.n	8012c0a <_printf_float+0x3ee>
 8012c08:	e664      	b.n	80128d4 <_printf_float+0xb8>
 8012c0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c0e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012c10:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c12:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012c14:	47b0      	blx	r6
 8012c16:	3001      	adds	r0, #1
 8012c18:	d100      	bne.n	8012c1c <_printf_float+0x400>
 8012c1a:	e65b      	b.n	80128d4 <_printf_float+0xb8>
 8012c1c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8012c1e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8012c20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c22:	2200      	movs	r2, #0
 8012c24:	3b01      	subs	r3, #1
 8012c26:	930c      	str	r3, [sp, #48]	@ 0x30
 8012c28:	2300      	movs	r3, #0
 8012c2a:	f7ed fc0f 	bl	800044c <__aeabi_dcmpeq>
 8012c2e:	2800      	cmp	r0, #0
 8012c30:	d11a      	bne.n	8012c68 <_printf_float+0x44c>
 8012c32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c34:	1c7a      	adds	r2, r7, #1
 8012c36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012c38:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c3a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012c3c:	47b0      	blx	r6
 8012c3e:	3001      	adds	r0, #1
 8012c40:	d10e      	bne.n	8012c60 <_printf_float+0x444>
 8012c42:	e647      	b.n	80128d4 <_printf_float+0xb8>
 8012c44:	002a      	movs	r2, r5
 8012c46:	2301      	movs	r3, #1
 8012c48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012c4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c4c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8012c4e:	321a      	adds	r2, #26
 8012c50:	47b8      	blx	r7
 8012c52:	3001      	adds	r0, #1
 8012c54:	d100      	bne.n	8012c58 <_printf_float+0x43c>
 8012c56:	e63d      	b.n	80128d4 <_printf_float+0xb8>
 8012c58:	3601      	adds	r6, #1
 8012c5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c5c:	429e      	cmp	r6, r3
 8012c5e:	dbf1      	blt.n	8012c44 <_printf_float+0x428>
 8012c60:	002a      	movs	r2, r5
 8012c62:	0023      	movs	r3, r4
 8012c64:	3250      	adds	r2, #80	@ 0x50
 8012c66:	e6d9      	b.n	8012a1c <_printf_float+0x200>
 8012c68:	2600      	movs	r6, #0
 8012c6a:	e7f6      	b.n	8012c5a <_printf_float+0x43e>
 8012c6c:	003a      	movs	r2, r7
 8012c6e:	e7e2      	b.n	8012c36 <_printf_float+0x41a>
 8012c70:	002a      	movs	r2, r5
 8012c72:	2301      	movs	r3, #1
 8012c74:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012c76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c78:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012c7a:	3219      	adds	r2, #25
 8012c7c:	47b0      	blx	r6
 8012c7e:	3001      	adds	r0, #1
 8012c80:	d100      	bne.n	8012c84 <_printf_float+0x468>
 8012c82:	e627      	b.n	80128d4 <_printf_float+0xb8>
 8012c84:	3401      	adds	r4, #1
 8012c86:	68eb      	ldr	r3, [r5, #12]
 8012c88:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012c8a:	1a9b      	subs	r3, r3, r2
 8012c8c:	42a3      	cmp	r3, r4
 8012c8e:	dcef      	bgt.n	8012c70 <_printf_float+0x454>
 8012c90:	e6f8      	b.n	8012a84 <_printf_float+0x268>
 8012c92:	2400      	movs	r4, #0
 8012c94:	e7f7      	b.n	8012c86 <_printf_float+0x46a>
 8012c96:	46c0      	nop			@ (mov r8, r8)

08012c98 <_printf_common>:
 8012c98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c9a:	0016      	movs	r6, r2
 8012c9c:	9301      	str	r3, [sp, #4]
 8012c9e:	688a      	ldr	r2, [r1, #8]
 8012ca0:	690b      	ldr	r3, [r1, #16]
 8012ca2:	000c      	movs	r4, r1
 8012ca4:	9000      	str	r0, [sp, #0]
 8012ca6:	4293      	cmp	r3, r2
 8012ca8:	da00      	bge.n	8012cac <_printf_common+0x14>
 8012caa:	0013      	movs	r3, r2
 8012cac:	0022      	movs	r2, r4
 8012cae:	6033      	str	r3, [r6, #0]
 8012cb0:	3243      	adds	r2, #67	@ 0x43
 8012cb2:	7812      	ldrb	r2, [r2, #0]
 8012cb4:	2a00      	cmp	r2, #0
 8012cb6:	d001      	beq.n	8012cbc <_printf_common+0x24>
 8012cb8:	3301      	adds	r3, #1
 8012cba:	6033      	str	r3, [r6, #0]
 8012cbc:	6823      	ldr	r3, [r4, #0]
 8012cbe:	069b      	lsls	r3, r3, #26
 8012cc0:	d502      	bpl.n	8012cc8 <_printf_common+0x30>
 8012cc2:	6833      	ldr	r3, [r6, #0]
 8012cc4:	3302      	adds	r3, #2
 8012cc6:	6033      	str	r3, [r6, #0]
 8012cc8:	6822      	ldr	r2, [r4, #0]
 8012cca:	2306      	movs	r3, #6
 8012ccc:	0015      	movs	r5, r2
 8012cce:	401d      	ands	r5, r3
 8012cd0:	421a      	tst	r2, r3
 8012cd2:	d027      	beq.n	8012d24 <_printf_common+0x8c>
 8012cd4:	0023      	movs	r3, r4
 8012cd6:	3343      	adds	r3, #67	@ 0x43
 8012cd8:	781b      	ldrb	r3, [r3, #0]
 8012cda:	1e5a      	subs	r2, r3, #1
 8012cdc:	4193      	sbcs	r3, r2
 8012cde:	6822      	ldr	r2, [r4, #0]
 8012ce0:	0692      	lsls	r2, r2, #26
 8012ce2:	d430      	bmi.n	8012d46 <_printf_common+0xae>
 8012ce4:	0022      	movs	r2, r4
 8012ce6:	9901      	ldr	r1, [sp, #4]
 8012ce8:	9800      	ldr	r0, [sp, #0]
 8012cea:	9d08      	ldr	r5, [sp, #32]
 8012cec:	3243      	adds	r2, #67	@ 0x43
 8012cee:	47a8      	blx	r5
 8012cf0:	3001      	adds	r0, #1
 8012cf2:	d025      	beq.n	8012d40 <_printf_common+0xa8>
 8012cf4:	2206      	movs	r2, #6
 8012cf6:	6823      	ldr	r3, [r4, #0]
 8012cf8:	2500      	movs	r5, #0
 8012cfa:	4013      	ands	r3, r2
 8012cfc:	2b04      	cmp	r3, #4
 8012cfe:	d105      	bne.n	8012d0c <_printf_common+0x74>
 8012d00:	6833      	ldr	r3, [r6, #0]
 8012d02:	68e5      	ldr	r5, [r4, #12]
 8012d04:	1aed      	subs	r5, r5, r3
 8012d06:	43eb      	mvns	r3, r5
 8012d08:	17db      	asrs	r3, r3, #31
 8012d0a:	401d      	ands	r5, r3
 8012d0c:	68a3      	ldr	r3, [r4, #8]
 8012d0e:	6922      	ldr	r2, [r4, #16]
 8012d10:	4293      	cmp	r3, r2
 8012d12:	dd01      	ble.n	8012d18 <_printf_common+0x80>
 8012d14:	1a9b      	subs	r3, r3, r2
 8012d16:	18ed      	adds	r5, r5, r3
 8012d18:	2600      	movs	r6, #0
 8012d1a:	42b5      	cmp	r5, r6
 8012d1c:	d120      	bne.n	8012d60 <_printf_common+0xc8>
 8012d1e:	2000      	movs	r0, #0
 8012d20:	e010      	b.n	8012d44 <_printf_common+0xac>
 8012d22:	3501      	adds	r5, #1
 8012d24:	68e3      	ldr	r3, [r4, #12]
 8012d26:	6832      	ldr	r2, [r6, #0]
 8012d28:	1a9b      	subs	r3, r3, r2
 8012d2a:	42ab      	cmp	r3, r5
 8012d2c:	ddd2      	ble.n	8012cd4 <_printf_common+0x3c>
 8012d2e:	0022      	movs	r2, r4
 8012d30:	2301      	movs	r3, #1
 8012d32:	9901      	ldr	r1, [sp, #4]
 8012d34:	9800      	ldr	r0, [sp, #0]
 8012d36:	9f08      	ldr	r7, [sp, #32]
 8012d38:	3219      	adds	r2, #25
 8012d3a:	47b8      	blx	r7
 8012d3c:	3001      	adds	r0, #1
 8012d3e:	d1f0      	bne.n	8012d22 <_printf_common+0x8a>
 8012d40:	2001      	movs	r0, #1
 8012d42:	4240      	negs	r0, r0
 8012d44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012d46:	2030      	movs	r0, #48	@ 0x30
 8012d48:	18e1      	adds	r1, r4, r3
 8012d4a:	3143      	adds	r1, #67	@ 0x43
 8012d4c:	7008      	strb	r0, [r1, #0]
 8012d4e:	0021      	movs	r1, r4
 8012d50:	1c5a      	adds	r2, r3, #1
 8012d52:	3145      	adds	r1, #69	@ 0x45
 8012d54:	7809      	ldrb	r1, [r1, #0]
 8012d56:	18a2      	adds	r2, r4, r2
 8012d58:	3243      	adds	r2, #67	@ 0x43
 8012d5a:	3302      	adds	r3, #2
 8012d5c:	7011      	strb	r1, [r2, #0]
 8012d5e:	e7c1      	b.n	8012ce4 <_printf_common+0x4c>
 8012d60:	0022      	movs	r2, r4
 8012d62:	2301      	movs	r3, #1
 8012d64:	9901      	ldr	r1, [sp, #4]
 8012d66:	9800      	ldr	r0, [sp, #0]
 8012d68:	9f08      	ldr	r7, [sp, #32]
 8012d6a:	321a      	adds	r2, #26
 8012d6c:	47b8      	blx	r7
 8012d6e:	3001      	adds	r0, #1
 8012d70:	d0e6      	beq.n	8012d40 <_printf_common+0xa8>
 8012d72:	3601      	adds	r6, #1
 8012d74:	e7d1      	b.n	8012d1a <_printf_common+0x82>
	...

08012d78 <_printf_i>:
 8012d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d7a:	b08b      	sub	sp, #44	@ 0x2c
 8012d7c:	9206      	str	r2, [sp, #24]
 8012d7e:	000a      	movs	r2, r1
 8012d80:	3243      	adds	r2, #67	@ 0x43
 8012d82:	9307      	str	r3, [sp, #28]
 8012d84:	9005      	str	r0, [sp, #20]
 8012d86:	9203      	str	r2, [sp, #12]
 8012d88:	7e0a      	ldrb	r2, [r1, #24]
 8012d8a:	000c      	movs	r4, r1
 8012d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012d8e:	2a78      	cmp	r2, #120	@ 0x78
 8012d90:	d809      	bhi.n	8012da6 <_printf_i+0x2e>
 8012d92:	2a62      	cmp	r2, #98	@ 0x62
 8012d94:	d80b      	bhi.n	8012dae <_printf_i+0x36>
 8012d96:	2a00      	cmp	r2, #0
 8012d98:	d100      	bne.n	8012d9c <_printf_i+0x24>
 8012d9a:	e0ba      	b.n	8012f12 <_printf_i+0x19a>
 8012d9c:	497a      	ldr	r1, [pc, #488]	@ (8012f88 <_printf_i+0x210>)
 8012d9e:	9104      	str	r1, [sp, #16]
 8012da0:	2a58      	cmp	r2, #88	@ 0x58
 8012da2:	d100      	bne.n	8012da6 <_printf_i+0x2e>
 8012da4:	e08e      	b.n	8012ec4 <_printf_i+0x14c>
 8012da6:	0025      	movs	r5, r4
 8012da8:	3542      	adds	r5, #66	@ 0x42
 8012daa:	702a      	strb	r2, [r5, #0]
 8012dac:	e022      	b.n	8012df4 <_printf_i+0x7c>
 8012dae:	0010      	movs	r0, r2
 8012db0:	3863      	subs	r0, #99	@ 0x63
 8012db2:	2815      	cmp	r0, #21
 8012db4:	d8f7      	bhi.n	8012da6 <_printf_i+0x2e>
 8012db6:	f7ed f9b9 	bl	800012c <__gnu_thumb1_case_shi>
 8012dba:	0016      	.short	0x0016
 8012dbc:	fff6001f 	.word	0xfff6001f
 8012dc0:	fff6fff6 	.word	0xfff6fff6
 8012dc4:	001ffff6 	.word	0x001ffff6
 8012dc8:	fff6fff6 	.word	0xfff6fff6
 8012dcc:	fff6fff6 	.word	0xfff6fff6
 8012dd0:	0036009f 	.word	0x0036009f
 8012dd4:	fff6007e 	.word	0xfff6007e
 8012dd8:	00b0fff6 	.word	0x00b0fff6
 8012ddc:	0036fff6 	.word	0x0036fff6
 8012de0:	fff6fff6 	.word	0xfff6fff6
 8012de4:	0082      	.short	0x0082
 8012de6:	0025      	movs	r5, r4
 8012de8:	681a      	ldr	r2, [r3, #0]
 8012dea:	3542      	adds	r5, #66	@ 0x42
 8012dec:	1d11      	adds	r1, r2, #4
 8012dee:	6019      	str	r1, [r3, #0]
 8012df0:	6813      	ldr	r3, [r2, #0]
 8012df2:	702b      	strb	r3, [r5, #0]
 8012df4:	2301      	movs	r3, #1
 8012df6:	e09e      	b.n	8012f36 <_printf_i+0x1be>
 8012df8:	6818      	ldr	r0, [r3, #0]
 8012dfa:	6809      	ldr	r1, [r1, #0]
 8012dfc:	1d02      	adds	r2, r0, #4
 8012dfe:	060d      	lsls	r5, r1, #24
 8012e00:	d50b      	bpl.n	8012e1a <_printf_i+0xa2>
 8012e02:	6806      	ldr	r6, [r0, #0]
 8012e04:	601a      	str	r2, [r3, #0]
 8012e06:	2e00      	cmp	r6, #0
 8012e08:	da03      	bge.n	8012e12 <_printf_i+0x9a>
 8012e0a:	232d      	movs	r3, #45	@ 0x2d
 8012e0c:	9a03      	ldr	r2, [sp, #12]
 8012e0e:	4276      	negs	r6, r6
 8012e10:	7013      	strb	r3, [r2, #0]
 8012e12:	4b5d      	ldr	r3, [pc, #372]	@ (8012f88 <_printf_i+0x210>)
 8012e14:	270a      	movs	r7, #10
 8012e16:	9304      	str	r3, [sp, #16]
 8012e18:	e018      	b.n	8012e4c <_printf_i+0xd4>
 8012e1a:	6806      	ldr	r6, [r0, #0]
 8012e1c:	601a      	str	r2, [r3, #0]
 8012e1e:	0649      	lsls	r1, r1, #25
 8012e20:	d5f1      	bpl.n	8012e06 <_printf_i+0x8e>
 8012e22:	b236      	sxth	r6, r6
 8012e24:	e7ef      	b.n	8012e06 <_printf_i+0x8e>
 8012e26:	6808      	ldr	r0, [r1, #0]
 8012e28:	6819      	ldr	r1, [r3, #0]
 8012e2a:	c940      	ldmia	r1!, {r6}
 8012e2c:	0605      	lsls	r5, r0, #24
 8012e2e:	d402      	bmi.n	8012e36 <_printf_i+0xbe>
 8012e30:	0640      	lsls	r0, r0, #25
 8012e32:	d500      	bpl.n	8012e36 <_printf_i+0xbe>
 8012e34:	b2b6      	uxth	r6, r6
 8012e36:	6019      	str	r1, [r3, #0]
 8012e38:	4b53      	ldr	r3, [pc, #332]	@ (8012f88 <_printf_i+0x210>)
 8012e3a:	270a      	movs	r7, #10
 8012e3c:	9304      	str	r3, [sp, #16]
 8012e3e:	2a6f      	cmp	r2, #111	@ 0x6f
 8012e40:	d100      	bne.n	8012e44 <_printf_i+0xcc>
 8012e42:	3f02      	subs	r7, #2
 8012e44:	0023      	movs	r3, r4
 8012e46:	2200      	movs	r2, #0
 8012e48:	3343      	adds	r3, #67	@ 0x43
 8012e4a:	701a      	strb	r2, [r3, #0]
 8012e4c:	6863      	ldr	r3, [r4, #4]
 8012e4e:	60a3      	str	r3, [r4, #8]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	db06      	blt.n	8012e62 <_printf_i+0xea>
 8012e54:	2104      	movs	r1, #4
 8012e56:	6822      	ldr	r2, [r4, #0]
 8012e58:	9d03      	ldr	r5, [sp, #12]
 8012e5a:	438a      	bics	r2, r1
 8012e5c:	6022      	str	r2, [r4, #0]
 8012e5e:	4333      	orrs	r3, r6
 8012e60:	d00c      	beq.n	8012e7c <_printf_i+0x104>
 8012e62:	9d03      	ldr	r5, [sp, #12]
 8012e64:	0030      	movs	r0, r6
 8012e66:	0039      	movs	r1, r7
 8012e68:	f7ed f9f0 	bl	800024c <__aeabi_uidivmod>
 8012e6c:	9b04      	ldr	r3, [sp, #16]
 8012e6e:	3d01      	subs	r5, #1
 8012e70:	5c5b      	ldrb	r3, [r3, r1]
 8012e72:	702b      	strb	r3, [r5, #0]
 8012e74:	0033      	movs	r3, r6
 8012e76:	0006      	movs	r6, r0
 8012e78:	429f      	cmp	r7, r3
 8012e7a:	d9f3      	bls.n	8012e64 <_printf_i+0xec>
 8012e7c:	2f08      	cmp	r7, #8
 8012e7e:	d109      	bne.n	8012e94 <_printf_i+0x11c>
 8012e80:	6823      	ldr	r3, [r4, #0]
 8012e82:	07db      	lsls	r3, r3, #31
 8012e84:	d506      	bpl.n	8012e94 <_printf_i+0x11c>
 8012e86:	6862      	ldr	r2, [r4, #4]
 8012e88:	6923      	ldr	r3, [r4, #16]
 8012e8a:	429a      	cmp	r2, r3
 8012e8c:	dc02      	bgt.n	8012e94 <_printf_i+0x11c>
 8012e8e:	2330      	movs	r3, #48	@ 0x30
 8012e90:	3d01      	subs	r5, #1
 8012e92:	702b      	strb	r3, [r5, #0]
 8012e94:	9b03      	ldr	r3, [sp, #12]
 8012e96:	1b5b      	subs	r3, r3, r5
 8012e98:	6123      	str	r3, [r4, #16]
 8012e9a:	9b07      	ldr	r3, [sp, #28]
 8012e9c:	0021      	movs	r1, r4
 8012e9e:	9300      	str	r3, [sp, #0]
 8012ea0:	9805      	ldr	r0, [sp, #20]
 8012ea2:	9b06      	ldr	r3, [sp, #24]
 8012ea4:	aa09      	add	r2, sp, #36	@ 0x24
 8012ea6:	f7ff fef7 	bl	8012c98 <_printf_common>
 8012eaa:	3001      	adds	r0, #1
 8012eac:	d148      	bne.n	8012f40 <_printf_i+0x1c8>
 8012eae:	2001      	movs	r0, #1
 8012eb0:	4240      	negs	r0, r0
 8012eb2:	b00b      	add	sp, #44	@ 0x2c
 8012eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012eb6:	2220      	movs	r2, #32
 8012eb8:	6809      	ldr	r1, [r1, #0]
 8012eba:	430a      	orrs	r2, r1
 8012ebc:	6022      	str	r2, [r4, #0]
 8012ebe:	2278      	movs	r2, #120	@ 0x78
 8012ec0:	4932      	ldr	r1, [pc, #200]	@ (8012f8c <_printf_i+0x214>)
 8012ec2:	9104      	str	r1, [sp, #16]
 8012ec4:	0021      	movs	r1, r4
 8012ec6:	3145      	adds	r1, #69	@ 0x45
 8012ec8:	700a      	strb	r2, [r1, #0]
 8012eca:	6819      	ldr	r1, [r3, #0]
 8012ecc:	6822      	ldr	r2, [r4, #0]
 8012ece:	c940      	ldmia	r1!, {r6}
 8012ed0:	0610      	lsls	r0, r2, #24
 8012ed2:	d402      	bmi.n	8012eda <_printf_i+0x162>
 8012ed4:	0650      	lsls	r0, r2, #25
 8012ed6:	d500      	bpl.n	8012eda <_printf_i+0x162>
 8012ed8:	b2b6      	uxth	r6, r6
 8012eda:	6019      	str	r1, [r3, #0]
 8012edc:	07d3      	lsls	r3, r2, #31
 8012ede:	d502      	bpl.n	8012ee6 <_printf_i+0x16e>
 8012ee0:	2320      	movs	r3, #32
 8012ee2:	4313      	orrs	r3, r2
 8012ee4:	6023      	str	r3, [r4, #0]
 8012ee6:	2e00      	cmp	r6, #0
 8012ee8:	d001      	beq.n	8012eee <_printf_i+0x176>
 8012eea:	2710      	movs	r7, #16
 8012eec:	e7aa      	b.n	8012e44 <_printf_i+0xcc>
 8012eee:	2220      	movs	r2, #32
 8012ef0:	6823      	ldr	r3, [r4, #0]
 8012ef2:	4393      	bics	r3, r2
 8012ef4:	6023      	str	r3, [r4, #0]
 8012ef6:	e7f8      	b.n	8012eea <_printf_i+0x172>
 8012ef8:	681a      	ldr	r2, [r3, #0]
 8012efa:	680d      	ldr	r5, [r1, #0]
 8012efc:	1d10      	adds	r0, r2, #4
 8012efe:	6949      	ldr	r1, [r1, #20]
 8012f00:	6018      	str	r0, [r3, #0]
 8012f02:	6813      	ldr	r3, [r2, #0]
 8012f04:	062e      	lsls	r6, r5, #24
 8012f06:	d501      	bpl.n	8012f0c <_printf_i+0x194>
 8012f08:	6019      	str	r1, [r3, #0]
 8012f0a:	e002      	b.n	8012f12 <_printf_i+0x19a>
 8012f0c:	066d      	lsls	r5, r5, #25
 8012f0e:	d5fb      	bpl.n	8012f08 <_printf_i+0x190>
 8012f10:	8019      	strh	r1, [r3, #0]
 8012f12:	2300      	movs	r3, #0
 8012f14:	9d03      	ldr	r5, [sp, #12]
 8012f16:	6123      	str	r3, [r4, #16]
 8012f18:	e7bf      	b.n	8012e9a <_printf_i+0x122>
 8012f1a:	681a      	ldr	r2, [r3, #0]
 8012f1c:	1d11      	adds	r1, r2, #4
 8012f1e:	6019      	str	r1, [r3, #0]
 8012f20:	6815      	ldr	r5, [r2, #0]
 8012f22:	2100      	movs	r1, #0
 8012f24:	0028      	movs	r0, r5
 8012f26:	6862      	ldr	r2, [r4, #4]
 8012f28:	f000 f9d7 	bl	80132da <memchr>
 8012f2c:	2800      	cmp	r0, #0
 8012f2e:	d001      	beq.n	8012f34 <_printf_i+0x1bc>
 8012f30:	1b40      	subs	r0, r0, r5
 8012f32:	6060      	str	r0, [r4, #4]
 8012f34:	6863      	ldr	r3, [r4, #4]
 8012f36:	6123      	str	r3, [r4, #16]
 8012f38:	2300      	movs	r3, #0
 8012f3a:	9a03      	ldr	r2, [sp, #12]
 8012f3c:	7013      	strb	r3, [r2, #0]
 8012f3e:	e7ac      	b.n	8012e9a <_printf_i+0x122>
 8012f40:	002a      	movs	r2, r5
 8012f42:	6923      	ldr	r3, [r4, #16]
 8012f44:	9906      	ldr	r1, [sp, #24]
 8012f46:	9805      	ldr	r0, [sp, #20]
 8012f48:	9d07      	ldr	r5, [sp, #28]
 8012f4a:	47a8      	blx	r5
 8012f4c:	3001      	adds	r0, #1
 8012f4e:	d0ae      	beq.n	8012eae <_printf_i+0x136>
 8012f50:	6823      	ldr	r3, [r4, #0]
 8012f52:	079b      	lsls	r3, r3, #30
 8012f54:	d415      	bmi.n	8012f82 <_printf_i+0x20a>
 8012f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f58:	68e0      	ldr	r0, [r4, #12]
 8012f5a:	4298      	cmp	r0, r3
 8012f5c:	daa9      	bge.n	8012eb2 <_printf_i+0x13a>
 8012f5e:	0018      	movs	r0, r3
 8012f60:	e7a7      	b.n	8012eb2 <_printf_i+0x13a>
 8012f62:	0022      	movs	r2, r4
 8012f64:	2301      	movs	r3, #1
 8012f66:	9906      	ldr	r1, [sp, #24]
 8012f68:	9805      	ldr	r0, [sp, #20]
 8012f6a:	9e07      	ldr	r6, [sp, #28]
 8012f6c:	3219      	adds	r2, #25
 8012f6e:	47b0      	blx	r6
 8012f70:	3001      	adds	r0, #1
 8012f72:	d09c      	beq.n	8012eae <_printf_i+0x136>
 8012f74:	3501      	adds	r5, #1
 8012f76:	68e3      	ldr	r3, [r4, #12]
 8012f78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f7a:	1a9b      	subs	r3, r3, r2
 8012f7c:	42ab      	cmp	r3, r5
 8012f7e:	dcf0      	bgt.n	8012f62 <_printf_i+0x1ea>
 8012f80:	e7e9      	b.n	8012f56 <_printf_i+0x1de>
 8012f82:	2500      	movs	r5, #0
 8012f84:	e7f7      	b.n	8012f76 <_printf_i+0x1fe>
 8012f86:	46c0      	nop			@ (mov r8, r8)
 8012f88:	08018994 	.word	0x08018994
 8012f8c:	080189a5 	.word	0x080189a5

08012f90 <std>:
 8012f90:	2300      	movs	r3, #0
 8012f92:	b510      	push	{r4, lr}
 8012f94:	0004      	movs	r4, r0
 8012f96:	6003      	str	r3, [r0, #0]
 8012f98:	6043      	str	r3, [r0, #4]
 8012f9a:	6083      	str	r3, [r0, #8]
 8012f9c:	8181      	strh	r1, [r0, #12]
 8012f9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8012fa0:	81c2      	strh	r2, [r0, #14]
 8012fa2:	6103      	str	r3, [r0, #16]
 8012fa4:	6143      	str	r3, [r0, #20]
 8012fa6:	6183      	str	r3, [r0, #24]
 8012fa8:	0019      	movs	r1, r3
 8012faa:	2208      	movs	r2, #8
 8012fac:	305c      	adds	r0, #92	@ 0x5c
 8012fae:	f000 f90d 	bl	80131cc <memset>
 8012fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8012fe0 <std+0x50>)
 8012fb4:	6224      	str	r4, [r4, #32]
 8012fb6:	6263      	str	r3, [r4, #36]	@ 0x24
 8012fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8012fe4 <std+0x54>)
 8012fba:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8012fe8 <std+0x58>)
 8012fbe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8012fec <std+0x5c>)
 8012fc2:	6323      	str	r3, [r4, #48]	@ 0x30
 8012fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8012ff0 <std+0x60>)
 8012fc6:	429c      	cmp	r4, r3
 8012fc8:	d005      	beq.n	8012fd6 <std+0x46>
 8012fca:	4b0a      	ldr	r3, [pc, #40]	@ (8012ff4 <std+0x64>)
 8012fcc:	429c      	cmp	r4, r3
 8012fce:	d002      	beq.n	8012fd6 <std+0x46>
 8012fd0:	4b09      	ldr	r3, [pc, #36]	@ (8012ff8 <std+0x68>)
 8012fd2:	429c      	cmp	r4, r3
 8012fd4:	d103      	bne.n	8012fde <std+0x4e>
 8012fd6:	0020      	movs	r0, r4
 8012fd8:	3058      	adds	r0, #88	@ 0x58
 8012fda:	f000 f97b 	bl	80132d4 <__retarget_lock_init_recursive>
 8012fde:	bd10      	pop	{r4, pc}
 8012fe0:	08013119 	.word	0x08013119
 8012fe4:	08013141 	.word	0x08013141
 8012fe8:	08013179 	.word	0x08013179
 8012fec:	080131a5 	.word	0x080131a5
 8012ff0:	20001d54 	.word	0x20001d54
 8012ff4:	20001dbc 	.word	0x20001dbc
 8012ff8:	20001e24 	.word	0x20001e24

08012ffc <stdio_exit_handler>:
 8012ffc:	b510      	push	{r4, lr}
 8012ffe:	4a03      	ldr	r2, [pc, #12]	@ (801300c <stdio_exit_handler+0x10>)
 8013000:	4903      	ldr	r1, [pc, #12]	@ (8013010 <stdio_exit_handler+0x14>)
 8013002:	4804      	ldr	r0, [pc, #16]	@ (8013014 <stdio_exit_handler+0x18>)
 8013004:	f000 f86c 	bl	80130e0 <_fwalk_sglue>
 8013008:	bd10      	pop	{r4, pc}
 801300a:	46c0      	nop			@ (mov r8, r8)
 801300c:	20000208 	.word	0x20000208
 8013010:	08014a3d 	.word	0x08014a3d
 8013014:	20000218 	.word	0x20000218

08013018 <cleanup_stdio>:
 8013018:	6841      	ldr	r1, [r0, #4]
 801301a:	4b0b      	ldr	r3, [pc, #44]	@ (8013048 <cleanup_stdio+0x30>)
 801301c:	b510      	push	{r4, lr}
 801301e:	0004      	movs	r4, r0
 8013020:	4299      	cmp	r1, r3
 8013022:	d001      	beq.n	8013028 <cleanup_stdio+0x10>
 8013024:	f001 fd0a 	bl	8014a3c <_fflush_r>
 8013028:	68a1      	ldr	r1, [r4, #8]
 801302a:	4b08      	ldr	r3, [pc, #32]	@ (801304c <cleanup_stdio+0x34>)
 801302c:	4299      	cmp	r1, r3
 801302e:	d002      	beq.n	8013036 <cleanup_stdio+0x1e>
 8013030:	0020      	movs	r0, r4
 8013032:	f001 fd03 	bl	8014a3c <_fflush_r>
 8013036:	68e1      	ldr	r1, [r4, #12]
 8013038:	4b05      	ldr	r3, [pc, #20]	@ (8013050 <cleanup_stdio+0x38>)
 801303a:	4299      	cmp	r1, r3
 801303c:	d002      	beq.n	8013044 <cleanup_stdio+0x2c>
 801303e:	0020      	movs	r0, r4
 8013040:	f001 fcfc 	bl	8014a3c <_fflush_r>
 8013044:	bd10      	pop	{r4, pc}
 8013046:	46c0      	nop			@ (mov r8, r8)
 8013048:	20001d54 	.word	0x20001d54
 801304c:	20001dbc 	.word	0x20001dbc
 8013050:	20001e24 	.word	0x20001e24

08013054 <global_stdio_init.part.0>:
 8013054:	b510      	push	{r4, lr}
 8013056:	4b09      	ldr	r3, [pc, #36]	@ (801307c <global_stdio_init.part.0+0x28>)
 8013058:	4a09      	ldr	r2, [pc, #36]	@ (8013080 <global_stdio_init.part.0+0x2c>)
 801305a:	2104      	movs	r1, #4
 801305c:	601a      	str	r2, [r3, #0]
 801305e:	4809      	ldr	r0, [pc, #36]	@ (8013084 <global_stdio_init.part.0+0x30>)
 8013060:	2200      	movs	r2, #0
 8013062:	f7ff ff95 	bl	8012f90 <std>
 8013066:	2201      	movs	r2, #1
 8013068:	2109      	movs	r1, #9
 801306a:	4807      	ldr	r0, [pc, #28]	@ (8013088 <global_stdio_init.part.0+0x34>)
 801306c:	f7ff ff90 	bl	8012f90 <std>
 8013070:	2202      	movs	r2, #2
 8013072:	2112      	movs	r1, #18
 8013074:	4805      	ldr	r0, [pc, #20]	@ (801308c <global_stdio_init.part.0+0x38>)
 8013076:	f7ff ff8b 	bl	8012f90 <std>
 801307a:	bd10      	pop	{r4, pc}
 801307c:	20001e8c 	.word	0x20001e8c
 8013080:	08012ffd 	.word	0x08012ffd
 8013084:	20001d54 	.word	0x20001d54
 8013088:	20001dbc 	.word	0x20001dbc
 801308c:	20001e24 	.word	0x20001e24

08013090 <__sfp_lock_acquire>:
 8013090:	b510      	push	{r4, lr}
 8013092:	4802      	ldr	r0, [pc, #8]	@ (801309c <__sfp_lock_acquire+0xc>)
 8013094:	f000 f91f 	bl	80132d6 <__retarget_lock_acquire_recursive>
 8013098:	bd10      	pop	{r4, pc}
 801309a:	46c0      	nop			@ (mov r8, r8)
 801309c:	20001e95 	.word	0x20001e95

080130a0 <__sfp_lock_release>:
 80130a0:	b510      	push	{r4, lr}
 80130a2:	4802      	ldr	r0, [pc, #8]	@ (80130ac <__sfp_lock_release+0xc>)
 80130a4:	f000 f918 	bl	80132d8 <__retarget_lock_release_recursive>
 80130a8:	bd10      	pop	{r4, pc}
 80130aa:	46c0      	nop			@ (mov r8, r8)
 80130ac:	20001e95 	.word	0x20001e95

080130b0 <__sinit>:
 80130b0:	b510      	push	{r4, lr}
 80130b2:	0004      	movs	r4, r0
 80130b4:	f7ff ffec 	bl	8013090 <__sfp_lock_acquire>
 80130b8:	6a23      	ldr	r3, [r4, #32]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d002      	beq.n	80130c4 <__sinit+0x14>
 80130be:	f7ff ffef 	bl	80130a0 <__sfp_lock_release>
 80130c2:	bd10      	pop	{r4, pc}
 80130c4:	4b04      	ldr	r3, [pc, #16]	@ (80130d8 <__sinit+0x28>)
 80130c6:	6223      	str	r3, [r4, #32]
 80130c8:	4b04      	ldr	r3, [pc, #16]	@ (80130dc <__sinit+0x2c>)
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d1f6      	bne.n	80130be <__sinit+0xe>
 80130d0:	f7ff ffc0 	bl	8013054 <global_stdio_init.part.0>
 80130d4:	e7f3      	b.n	80130be <__sinit+0xe>
 80130d6:	46c0      	nop			@ (mov r8, r8)
 80130d8:	08013019 	.word	0x08013019
 80130dc:	20001e8c 	.word	0x20001e8c

080130e0 <_fwalk_sglue>:
 80130e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80130e2:	0014      	movs	r4, r2
 80130e4:	2600      	movs	r6, #0
 80130e6:	9000      	str	r0, [sp, #0]
 80130e8:	9101      	str	r1, [sp, #4]
 80130ea:	68a5      	ldr	r5, [r4, #8]
 80130ec:	6867      	ldr	r7, [r4, #4]
 80130ee:	3f01      	subs	r7, #1
 80130f0:	d504      	bpl.n	80130fc <_fwalk_sglue+0x1c>
 80130f2:	6824      	ldr	r4, [r4, #0]
 80130f4:	2c00      	cmp	r4, #0
 80130f6:	d1f8      	bne.n	80130ea <_fwalk_sglue+0xa>
 80130f8:	0030      	movs	r0, r6
 80130fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80130fc:	89ab      	ldrh	r3, [r5, #12]
 80130fe:	2b01      	cmp	r3, #1
 8013100:	d908      	bls.n	8013114 <_fwalk_sglue+0x34>
 8013102:	220e      	movs	r2, #14
 8013104:	5eab      	ldrsh	r3, [r5, r2]
 8013106:	3301      	adds	r3, #1
 8013108:	d004      	beq.n	8013114 <_fwalk_sglue+0x34>
 801310a:	0029      	movs	r1, r5
 801310c:	9800      	ldr	r0, [sp, #0]
 801310e:	9b01      	ldr	r3, [sp, #4]
 8013110:	4798      	blx	r3
 8013112:	4306      	orrs	r6, r0
 8013114:	3568      	adds	r5, #104	@ 0x68
 8013116:	e7ea      	b.n	80130ee <_fwalk_sglue+0xe>

08013118 <__sread>:
 8013118:	b570      	push	{r4, r5, r6, lr}
 801311a:	000c      	movs	r4, r1
 801311c:	250e      	movs	r5, #14
 801311e:	5f49      	ldrsh	r1, [r1, r5]
 8013120:	f000 f886 	bl	8013230 <_read_r>
 8013124:	2800      	cmp	r0, #0
 8013126:	db03      	blt.n	8013130 <__sread+0x18>
 8013128:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 801312a:	181b      	adds	r3, r3, r0
 801312c:	6563      	str	r3, [r4, #84]	@ 0x54
 801312e:	bd70      	pop	{r4, r5, r6, pc}
 8013130:	89a3      	ldrh	r3, [r4, #12]
 8013132:	4a02      	ldr	r2, [pc, #8]	@ (801313c <__sread+0x24>)
 8013134:	4013      	ands	r3, r2
 8013136:	81a3      	strh	r3, [r4, #12]
 8013138:	e7f9      	b.n	801312e <__sread+0x16>
 801313a:	46c0      	nop			@ (mov r8, r8)
 801313c:	ffffefff 	.word	0xffffefff

08013140 <__swrite>:
 8013140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013142:	001f      	movs	r7, r3
 8013144:	898b      	ldrh	r3, [r1, #12]
 8013146:	0005      	movs	r5, r0
 8013148:	000c      	movs	r4, r1
 801314a:	0016      	movs	r6, r2
 801314c:	05db      	lsls	r3, r3, #23
 801314e:	d505      	bpl.n	801315c <__swrite+0x1c>
 8013150:	230e      	movs	r3, #14
 8013152:	5ec9      	ldrsh	r1, [r1, r3]
 8013154:	2200      	movs	r2, #0
 8013156:	2302      	movs	r3, #2
 8013158:	f000 f856 	bl	8013208 <_lseek_r>
 801315c:	89a3      	ldrh	r3, [r4, #12]
 801315e:	4a05      	ldr	r2, [pc, #20]	@ (8013174 <__swrite+0x34>)
 8013160:	0028      	movs	r0, r5
 8013162:	4013      	ands	r3, r2
 8013164:	81a3      	strh	r3, [r4, #12]
 8013166:	0032      	movs	r2, r6
 8013168:	230e      	movs	r3, #14
 801316a:	5ee1      	ldrsh	r1, [r4, r3]
 801316c:	003b      	movs	r3, r7
 801316e:	f000 f873 	bl	8013258 <_write_r>
 8013172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013174:	ffffefff 	.word	0xffffefff

08013178 <__sseek>:
 8013178:	b570      	push	{r4, r5, r6, lr}
 801317a:	000c      	movs	r4, r1
 801317c:	250e      	movs	r5, #14
 801317e:	5f49      	ldrsh	r1, [r1, r5]
 8013180:	f000 f842 	bl	8013208 <_lseek_r>
 8013184:	89a3      	ldrh	r3, [r4, #12]
 8013186:	1c42      	adds	r2, r0, #1
 8013188:	d103      	bne.n	8013192 <__sseek+0x1a>
 801318a:	4a05      	ldr	r2, [pc, #20]	@ (80131a0 <__sseek+0x28>)
 801318c:	4013      	ands	r3, r2
 801318e:	81a3      	strh	r3, [r4, #12]
 8013190:	bd70      	pop	{r4, r5, r6, pc}
 8013192:	2280      	movs	r2, #128	@ 0x80
 8013194:	0152      	lsls	r2, r2, #5
 8013196:	4313      	orrs	r3, r2
 8013198:	81a3      	strh	r3, [r4, #12]
 801319a:	6560      	str	r0, [r4, #84]	@ 0x54
 801319c:	e7f8      	b.n	8013190 <__sseek+0x18>
 801319e:	46c0      	nop			@ (mov r8, r8)
 80131a0:	ffffefff 	.word	0xffffefff

080131a4 <__sclose>:
 80131a4:	b510      	push	{r4, lr}
 80131a6:	230e      	movs	r3, #14
 80131a8:	5ec9      	ldrsh	r1, [r1, r3]
 80131aa:	f000 f81b 	bl	80131e4 <_close_r>
 80131ae:	bd10      	pop	{r4, pc}

080131b0 <memcmp>:
 80131b0:	b530      	push	{r4, r5, lr}
 80131b2:	2400      	movs	r4, #0
 80131b4:	3901      	subs	r1, #1
 80131b6:	42a2      	cmp	r2, r4
 80131b8:	d101      	bne.n	80131be <memcmp+0xe>
 80131ba:	2000      	movs	r0, #0
 80131bc:	e005      	b.n	80131ca <memcmp+0x1a>
 80131be:	5d03      	ldrb	r3, [r0, r4]
 80131c0:	3401      	adds	r4, #1
 80131c2:	5d0d      	ldrb	r5, [r1, r4]
 80131c4:	42ab      	cmp	r3, r5
 80131c6:	d0f6      	beq.n	80131b6 <memcmp+0x6>
 80131c8:	1b58      	subs	r0, r3, r5
 80131ca:	bd30      	pop	{r4, r5, pc}

080131cc <memset>:
 80131cc:	0003      	movs	r3, r0
 80131ce:	1882      	adds	r2, r0, r2
 80131d0:	4293      	cmp	r3, r2
 80131d2:	d100      	bne.n	80131d6 <memset+0xa>
 80131d4:	4770      	bx	lr
 80131d6:	7019      	strb	r1, [r3, #0]
 80131d8:	3301      	adds	r3, #1
 80131da:	e7f9      	b.n	80131d0 <memset+0x4>

080131dc <_localeconv_r>:
 80131dc:	4800      	ldr	r0, [pc, #0]	@ (80131e0 <_localeconv_r+0x4>)
 80131de:	4770      	bx	lr
 80131e0:	20000354 	.word	0x20000354

080131e4 <_close_r>:
 80131e4:	2300      	movs	r3, #0
 80131e6:	b570      	push	{r4, r5, r6, lr}
 80131e8:	4d06      	ldr	r5, [pc, #24]	@ (8013204 <_close_r+0x20>)
 80131ea:	0004      	movs	r4, r0
 80131ec:	0008      	movs	r0, r1
 80131ee:	602b      	str	r3, [r5, #0]
 80131f0:	f7ef ffd4 	bl	800319c <_close>
 80131f4:	1c43      	adds	r3, r0, #1
 80131f6:	d103      	bne.n	8013200 <_close_r+0x1c>
 80131f8:	682b      	ldr	r3, [r5, #0]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d000      	beq.n	8013200 <_close_r+0x1c>
 80131fe:	6023      	str	r3, [r4, #0]
 8013200:	bd70      	pop	{r4, r5, r6, pc}
 8013202:	46c0      	nop			@ (mov r8, r8)
 8013204:	20001e90 	.word	0x20001e90

08013208 <_lseek_r>:
 8013208:	b570      	push	{r4, r5, r6, lr}
 801320a:	0004      	movs	r4, r0
 801320c:	0008      	movs	r0, r1
 801320e:	0011      	movs	r1, r2
 8013210:	001a      	movs	r2, r3
 8013212:	2300      	movs	r3, #0
 8013214:	4d05      	ldr	r5, [pc, #20]	@ (801322c <_lseek_r+0x24>)
 8013216:	602b      	str	r3, [r5, #0]
 8013218:	f7ef ffe1 	bl	80031de <_lseek>
 801321c:	1c43      	adds	r3, r0, #1
 801321e:	d103      	bne.n	8013228 <_lseek_r+0x20>
 8013220:	682b      	ldr	r3, [r5, #0]
 8013222:	2b00      	cmp	r3, #0
 8013224:	d000      	beq.n	8013228 <_lseek_r+0x20>
 8013226:	6023      	str	r3, [r4, #0]
 8013228:	bd70      	pop	{r4, r5, r6, pc}
 801322a:	46c0      	nop			@ (mov r8, r8)
 801322c:	20001e90 	.word	0x20001e90

08013230 <_read_r>:
 8013230:	b570      	push	{r4, r5, r6, lr}
 8013232:	0004      	movs	r4, r0
 8013234:	0008      	movs	r0, r1
 8013236:	0011      	movs	r1, r2
 8013238:	001a      	movs	r2, r3
 801323a:	2300      	movs	r3, #0
 801323c:	4d05      	ldr	r5, [pc, #20]	@ (8013254 <_read_r+0x24>)
 801323e:	602b      	str	r3, [r5, #0]
 8013240:	f7ef ff73 	bl	800312a <_read>
 8013244:	1c43      	adds	r3, r0, #1
 8013246:	d103      	bne.n	8013250 <_read_r+0x20>
 8013248:	682b      	ldr	r3, [r5, #0]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d000      	beq.n	8013250 <_read_r+0x20>
 801324e:	6023      	str	r3, [r4, #0]
 8013250:	bd70      	pop	{r4, r5, r6, pc}
 8013252:	46c0      	nop			@ (mov r8, r8)
 8013254:	20001e90 	.word	0x20001e90

08013258 <_write_r>:
 8013258:	b570      	push	{r4, r5, r6, lr}
 801325a:	0004      	movs	r4, r0
 801325c:	0008      	movs	r0, r1
 801325e:	0011      	movs	r1, r2
 8013260:	001a      	movs	r2, r3
 8013262:	2300      	movs	r3, #0
 8013264:	4d05      	ldr	r5, [pc, #20]	@ (801327c <_write_r+0x24>)
 8013266:	602b      	str	r3, [r5, #0]
 8013268:	f7ef ff7c 	bl	8003164 <_write>
 801326c:	1c43      	adds	r3, r0, #1
 801326e:	d103      	bne.n	8013278 <_write_r+0x20>
 8013270:	682b      	ldr	r3, [r5, #0]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d000      	beq.n	8013278 <_write_r+0x20>
 8013276:	6023      	str	r3, [r4, #0]
 8013278:	bd70      	pop	{r4, r5, r6, pc}
 801327a:	46c0      	nop			@ (mov r8, r8)
 801327c:	20001e90 	.word	0x20001e90

08013280 <__errno>:
 8013280:	4b01      	ldr	r3, [pc, #4]	@ (8013288 <__errno+0x8>)
 8013282:	6818      	ldr	r0, [r3, #0]
 8013284:	4770      	bx	lr
 8013286:	46c0      	nop			@ (mov r8, r8)
 8013288:	20000214 	.word	0x20000214

0801328c <__libc_init_array>:
 801328c:	b570      	push	{r4, r5, r6, lr}
 801328e:	2600      	movs	r6, #0
 8013290:	4c0c      	ldr	r4, [pc, #48]	@ (80132c4 <__libc_init_array+0x38>)
 8013292:	4d0d      	ldr	r5, [pc, #52]	@ (80132c8 <__libc_init_array+0x3c>)
 8013294:	1b64      	subs	r4, r4, r5
 8013296:	10a4      	asrs	r4, r4, #2
 8013298:	42a6      	cmp	r6, r4
 801329a:	d109      	bne.n	80132b0 <__libc_init_array+0x24>
 801329c:	2600      	movs	r6, #0
 801329e:	f001 ff49 	bl	8015134 <_init>
 80132a2:	4c0a      	ldr	r4, [pc, #40]	@ (80132cc <__libc_init_array+0x40>)
 80132a4:	4d0a      	ldr	r5, [pc, #40]	@ (80132d0 <__libc_init_array+0x44>)
 80132a6:	1b64      	subs	r4, r4, r5
 80132a8:	10a4      	asrs	r4, r4, #2
 80132aa:	42a6      	cmp	r6, r4
 80132ac:	d105      	bne.n	80132ba <__libc_init_array+0x2e>
 80132ae:	bd70      	pop	{r4, r5, r6, pc}
 80132b0:	00b3      	lsls	r3, r6, #2
 80132b2:	58eb      	ldr	r3, [r5, r3]
 80132b4:	4798      	blx	r3
 80132b6:	3601      	adds	r6, #1
 80132b8:	e7ee      	b.n	8013298 <__libc_init_array+0xc>
 80132ba:	00b3      	lsls	r3, r6, #2
 80132bc:	58eb      	ldr	r3, [r5, r3]
 80132be:	4798      	blx	r3
 80132c0:	3601      	adds	r6, #1
 80132c2:	e7f2      	b.n	80132aa <__libc_init_array+0x1e>
 80132c4:	08018cf4 	.word	0x08018cf4
 80132c8:	08018cf4 	.word	0x08018cf4
 80132cc:	08018cf8 	.word	0x08018cf8
 80132d0:	08018cf4 	.word	0x08018cf4

080132d4 <__retarget_lock_init_recursive>:
 80132d4:	4770      	bx	lr

080132d6 <__retarget_lock_acquire_recursive>:
 80132d6:	4770      	bx	lr

080132d8 <__retarget_lock_release_recursive>:
 80132d8:	4770      	bx	lr

080132da <memchr>:
 80132da:	b2c9      	uxtb	r1, r1
 80132dc:	1882      	adds	r2, r0, r2
 80132de:	4290      	cmp	r0, r2
 80132e0:	d101      	bne.n	80132e6 <memchr+0xc>
 80132e2:	2000      	movs	r0, #0
 80132e4:	4770      	bx	lr
 80132e6:	7803      	ldrb	r3, [r0, #0]
 80132e8:	428b      	cmp	r3, r1
 80132ea:	d0fb      	beq.n	80132e4 <memchr+0xa>
 80132ec:	3001      	adds	r0, #1
 80132ee:	e7f6      	b.n	80132de <memchr+0x4>

080132f0 <memcpy>:
 80132f0:	2300      	movs	r3, #0
 80132f2:	b510      	push	{r4, lr}
 80132f4:	429a      	cmp	r2, r3
 80132f6:	d100      	bne.n	80132fa <memcpy+0xa>
 80132f8:	bd10      	pop	{r4, pc}
 80132fa:	5ccc      	ldrb	r4, [r1, r3]
 80132fc:	54c4      	strb	r4, [r0, r3]
 80132fe:	3301      	adds	r3, #1
 8013300:	e7f8      	b.n	80132f4 <memcpy+0x4>

08013302 <quorem>:
 8013302:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013304:	6903      	ldr	r3, [r0, #16]
 8013306:	690c      	ldr	r4, [r1, #16]
 8013308:	b089      	sub	sp, #36	@ 0x24
 801330a:	9003      	str	r0, [sp, #12]
 801330c:	9106      	str	r1, [sp, #24]
 801330e:	2000      	movs	r0, #0
 8013310:	42a3      	cmp	r3, r4
 8013312:	db63      	blt.n	80133dc <quorem+0xda>
 8013314:	000b      	movs	r3, r1
 8013316:	3c01      	subs	r4, #1
 8013318:	3314      	adds	r3, #20
 801331a:	00a5      	lsls	r5, r4, #2
 801331c:	9304      	str	r3, [sp, #16]
 801331e:	195b      	adds	r3, r3, r5
 8013320:	9305      	str	r3, [sp, #20]
 8013322:	9b03      	ldr	r3, [sp, #12]
 8013324:	3314      	adds	r3, #20
 8013326:	9301      	str	r3, [sp, #4]
 8013328:	195d      	adds	r5, r3, r5
 801332a:	9b05      	ldr	r3, [sp, #20]
 801332c:	682f      	ldr	r7, [r5, #0]
 801332e:	681e      	ldr	r6, [r3, #0]
 8013330:	0038      	movs	r0, r7
 8013332:	3601      	adds	r6, #1
 8013334:	0031      	movs	r1, r6
 8013336:	f7ec ff03 	bl	8000140 <__udivsi3>
 801333a:	9002      	str	r0, [sp, #8]
 801333c:	42b7      	cmp	r7, r6
 801333e:	d327      	bcc.n	8013390 <quorem+0x8e>
 8013340:	9b04      	ldr	r3, [sp, #16]
 8013342:	2700      	movs	r7, #0
 8013344:	469c      	mov	ip, r3
 8013346:	9e01      	ldr	r6, [sp, #4]
 8013348:	9707      	str	r7, [sp, #28]
 801334a:	4662      	mov	r2, ip
 801334c:	ca08      	ldmia	r2!, {r3}
 801334e:	6830      	ldr	r0, [r6, #0]
 8013350:	4694      	mov	ip, r2
 8013352:	9a02      	ldr	r2, [sp, #8]
 8013354:	b299      	uxth	r1, r3
 8013356:	4351      	muls	r1, r2
 8013358:	0c1b      	lsrs	r3, r3, #16
 801335a:	4353      	muls	r3, r2
 801335c:	19c9      	adds	r1, r1, r7
 801335e:	0c0a      	lsrs	r2, r1, #16
 8013360:	189b      	adds	r3, r3, r2
 8013362:	b289      	uxth	r1, r1
 8013364:	b282      	uxth	r2, r0
 8013366:	1a52      	subs	r2, r2, r1
 8013368:	9907      	ldr	r1, [sp, #28]
 801336a:	0c1f      	lsrs	r7, r3, #16
 801336c:	1852      	adds	r2, r2, r1
 801336e:	0c00      	lsrs	r0, r0, #16
 8013370:	b29b      	uxth	r3, r3
 8013372:	1411      	asrs	r1, r2, #16
 8013374:	1ac3      	subs	r3, r0, r3
 8013376:	185b      	adds	r3, r3, r1
 8013378:	1419      	asrs	r1, r3, #16
 801337a:	b292      	uxth	r2, r2
 801337c:	041b      	lsls	r3, r3, #16
 801337e:	431a      	orrs	r2, r3
 8013380:	9b05      	ldr	r3, [sp, #20]
 8013382:	9107      	str	r1, [sp, #28]
 8013384:	c604      	stmia	r6!, {r2}
 8013386:	4563      	cmp	r3, ip
 8013388:	d2df      	bcs.n	801334a <quorem+0x48>
 801338a:	682b      	ldr	r3, [r5, #0]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d02b      	beq.n	80133e8 <quorem+0xe6>
 8013390:	9906      	ldr	r1, [sp, #24]
 8013392:	9803      	ldr	r0, [sp, #12]
 8013394:	f001 f9b6 	bl	8014704 <__mcmp>
 8013398:	2800      	cmp	r0, #0
 801339a:	db1e      	blt.n	80133da <quorem+0xd8>
 801339c:	2600      	movs	r6, #0
 801339e:	9d01      	ldr	r5, [sp, #4]
 80133a0:	9904      	ldr	r1, [sp, #16]
 80133a2:	c901      	ldmia	r1!, {r0}
 80133a4:	682b      	ldr	r3, [r5, #0]
 80133a6:	b287      	uxth	r7, r0
 80133a8:	b29a      	uxth	r2, r3
 80133aa:	1bd2      	subs	r2, r2, r7
 80133ac:	1992      	adds	r2, r2, r6
 80133ae:	0c00      	lsrs	r0, r0, #16
 80133b0:	0c1b      	lsrs	r3, r3, #16
 80133b2:	1a1b      	subs	r3, r3, r0
 80133b4:	1410      	asrs	r0, r2, #16
 80133b6:	181b      	adds	r3, r3, r0
 80133b8:	141e      	asrs	r6, r3, #16
 80133ba:	b292      	uxth	r2, r2
 80133bc:	041b      	lsls	r3, r3, #16
 80133be:	431a      	orrs	r2, r3
 80133c0:	9b05      	ldr	r3, [sp, #20]
 80133c2:	c504      	stmia	r5!, {r2}
 80133c4:	428b      	cmp	r3, r1
 80133c6:	d2ec      	bcs.n	80133a2 <quorem+0xa0>
 80133c8:	9a01      	ldr	r2, [sp, #4]
 80133ca:	00a3      	lsls	r3, r4, #2
 80133cc:	18d3      	adds	r3, r2, r3
 80133ce:	681a      	ldr	r2, [r3, #0]
 80133d0:	2a00      	cmp	r2, #0
 80133d2:	d014      	beq.n	80133fe <quorem+0xfc>
 80133d4:	9b02      	ldr	r3, [sp, #8]
 80133d6:	3301      	adds	r3, #1
 80133d8:	9302      	str	r3, [sp, #8]
 80133da:	9802      	ldr	r0, [sp, #8]
 80133dc:	b009      	add	sp, #36	@ 0x24
 80133de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80133e0:	682b      	ldr	r3, [r5, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d104      	bne.n	80133f0 <quorem+0xee>
 80133e6:	3c01      	subs	r4, #1
 80133e8:	9b01      	ldr	r3, [sp, #4]
 80133ea:	3d04      	subs	r5, #4
 80133ec:	42ab      	cmp	r3, r5
 80133ee:	d3f7      	bcc.n	80133e0 <quorem+0xde>
 80133f0:	9b03      	ldr	r3, [sp, #12]
 80133f2:	611c      	str	r4, [r3, #16]
 80133f4:	e7cc      	b.n	8013390 <quorem+0x8e>
 80133f6:	681a      	ldr	r2, [r3, #0]
 80133f8:	2a00      	cmp	r2, #0
 80133fa:	d104      	bne.n	8013406 <quorem+0x104>
 80133fc:	3c01      	subs	r4, #1
 80133fe:	9a01      	ldr	r2, [sp, #4]
 8013400:	3b04      	subs	r3, #4
 8013402:	429a      	cmp	r2, r3
 8013404:	d3f7      	bcc.n	80133f6 <quorem+0xf4>
 8013406:	9b03      	ldr	r3, [sp, #12]
 8013408:	611c      	str	r4, [r3, #16]
 801340a:	e7e3      	b.n	80133d4 <quorem+0xd2>

0801340c <_dtoa_r>:
 801340c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801340e:	0014      	movs	r4, r2
 8013410:	001d      	movs	r5, r3
 8013412:	69c6      	ldr	r6, [r0, #28]
 8013414:	b09d      	sub	sp, #116	@ 0x74
 8013416:	940a      	str	r4, [sp, #40]	@ 0x28
 8013418:	950b      	str	r5, [sp, #44]	@ 0x2c
 801341a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 801341c:	9003      	str	r0, [sp, #12]
 801341e:	2e00      	cmp	r6, #0
 8013420:	d10f      	bne.n	8013442 <_dtoa_r+0x36>
 8013422:	2010      	movs	r0, #16
 8013424:	f000 fe2c 	bl	8014080 <malloc>
 8013428:	9b03      	ldr	r3, [sp, #12]
 801342a:	1e02      	subs	r2, r0, #0
 801342c:	61d8      	str	r0, [r3, #28]
 801342e:	d104      	bne.n	801343a <_dtoa_r+0x2e>
 8013430:	21ef      	movs	r1, #239	@ 0xef
 8013432:	4bc7      	ldr	r3, [pc, #796]	@ (8013750 <_dtoa_r+0x344>)
 8013434:	48c7      	ldr	r0, [pc, #796]	@ (8013754 <_dtoa_r+0x348>)
 8013436:	f001 fb3f 	bl	8014ab8 <__assert_func>
 801343a:	6046      	str	r6, [r0, #4]
 801343c:	6086      	str	r6, [r0, #8]
 801343e:	6006      	str	r6, [r0, #0]
 8013440:	60c6      	str	r6, [r0, #12]
 8013442:	9b03      	ldr	r3, [sp, #12]
 8013444:	69db      	ldr	r3, [r3, #28]
 8013446:	6819      	ldr	r1, [r3, #0]
 8013448:	2900      	cmp	r1, #0
 801344a:	d00b      	beq.n	8013464 <_dtoa_r+0x58>
 801344c:	685a      	ldr	r2, [r3, #4]
 801344e:	2301      	movs	r3, #1
 8013450:	4093      	lsls	r3, r2
 8013452:	604a      	str	r2, [r1, #4]
 8013454:	608b      	str	r3, [r1, #8]
 8013456:	9803      	ldr	r0, [sp, #12]
 8013458:	f000 ff12 	bl	8014280 <_Bfree>
 801345c:	2200      	movs	r2, #0
 801345e:	9b03      	ldr	r3, [sp, #12]
 8013460:	69db      	ldr	r3, [r3, #28]
 8013462:	601a      	str	r2, [r3, #0]
 8013464:	2d00      	cmp	r5, #0
 8013466:	da1e      	bge.n	80134a6 <_dtoa_r+0x9a>
 8013468:	2301      	movs	r3, #1
 801346a:	603b      	str	r3, [r7, #0]
 801346c:	006b      	lsls	r3, r5, #1
 801346e:	085b      	lsrs	r3, r3, #1
 8013470:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013472:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013474:	4bb8      	ldr	r3, [pc, #736]	@ (8013758 <_dtoa_r+0x34c>)
 8013476:	4ab8      	ldr	r2, [pc, #736]	@ (8013758 <_dtoa_r+0x34c>)
 8013478:	403b      	ands	r3, r7
 801347a:	4293      	cmp	r3, r2
 801347c:	d116      	bne.n	80134ac <_dtoa_r+0xa0>
 801347e:	4bb7      	ldr	r3, [pc, #732]	@ (801375c <_dtoa_r+0x350>)
 8013480:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013482:	6013      	str	r3, [r2, #0]
 8013484:	033b      	lsls	r3, r7, #12
 8013486:	0b1b      	lsrs	r3, r3, #12
 8013488:	4323      	orrs	r3, r4
 801348a:	d101      	bne.n	8013490 <_dtoa_r+0x84>
 801348c:	f000 fd80 	bl	8013f90 <_dtoa_r+0xb84>
 8013490:	4bb3      	ldr	r3, [pc, #716]	@ (8013760 <_dtoa_r+0x354>)
 8013492:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8013494:	9308      	str	r3, [sp, #32]
 8013496:	2a00      	cmp	r2, #0
 8013498:	d002      	beq.n	80134a0 <_dtoa_r+0x94>
 801349a:	4bb2      	ldr	r3, [pc, #712]	@ (8013764 <_dtoa_r+0x358>)
 801349c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801349e:	6013      	str	r3, [r2, #0]
 80134a0:	9808      	ldr	r0, [sp, #32]
 80134a2:	b01d      	add	sp, #116	@ 0x74
 80134a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134a6:	2300      	movs	r3, #0
 80134a8:	603b      	str	r3, [r7, #0]
 80134aa:	e7e2      	b.n	8013472 <_dtoa_r+0x66>
 80134ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80134ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80134b0:	9212      	str	r2, [sp, #72]	@ 0x48
 80134b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80134b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80134b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80134b8:	2200      	movs	r2, #0
 80134ba:	2300      	movs	r3, #0
 80134bc:	f7ec ffc6 	bl	800044c <__aeabi_dcmpeq>
 80134c0:	1e06      	subs	r6, r0, #0
 80134c2:	d00b      	beq.n	80134dc <_dtoa_r+0xd0>
 80134c4:	2301      	movs	r3, #1
 80134c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80134c8:	6013      	str	r3, [r2, #0]
 80134ca:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d002      	beq.n	80134d6 <_dtoa_r+0xca>
 80134d0:	4ba5      	ldr	r3, [pc, #660]	@ (8013768 <_dtoa_r+0x35c>)
 80134d2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80134d4:	6013      	str	r3, [r2, #0]
 80134d6:	4ba5      	ldr	r3, [pc, #660]	@ (801376c <_dtoa_r+0x360>)
 80134d8:	9308      	str	r3, [sp, #32]
 80134da:	e7e1      	b.n	80134a0 <_dtoa_r+0x94>
 80134dc:	ab1a      	add	r3, sp, #104	@ 0x68
 80134de:	9301      	str	r3, [sp, #4]
 80134e0:	ab1b      	add	r3, sp, #108	@ 0x6c
 80134e2:	9300      	str	r3, [sp, #0]
 80134e4:	9803      	ldr	r0, [sp, #12]
 80134e6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80134e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80134ea:	f001 f9c1 	bl	8014870 <__d2b>
 80134ee:	007a      	lsls	r2, r7, #1
 80134f0:	9005      	str	r0, [sp, #20]
 80134f2:	0d52      	lsrs	r2, r2, #21
 80134f4:	d100      	bne.n	80134f8 <_dtoa_r+0xec>
 80134f6:	e07b      	b.n	80135f0 <_dtoa_r+0x1e4>
 80134f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80134fa:	9618      	str	r6, [sp, #96]	@ 0x60
 80134fc:	0319      	lsls	r1, r3, #12
 80134fe:	4b9c      	ldr	r3, [pc, #624]	@ (8013770 <_dtoa_r+0x364>)
 8013500:	0b09      	lsrs	r1, r1, #12
 8013502:	430b      	orrs	r3, r1
 8013504:	499b      	ldr	r1, [pc, #620]	@ (8013774 <_dtoa_r+0x368>)
 8013506:	1857      	adds	r7, r2, r1
 8013508:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801350a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801350c:	0019      	movs	r1, r3
 801350e:	2200      	movs	r2, #0
 8013510:	4b99      	ldr	r3, [pc, #612]	@ (8013778 <_dtoa_r+0x36c>)
 8013512:	f7ee faaf 	bl	8001a74 <__aeabi_dsub>
 8013516:	4a99      	ldr	r2, [pc, #612]	@ (801377c <_dtoa_r+0x370>)
 8013518:	4b99      	ldr	r3, [pc, #612]	@ (8013780 <_dtoa_r+0x374>)
 801351a:	f7ed ffc5 	bl	80014a8 <__aeabi_dmul>
 801351e:	4a99      	ldr	r2, [pc, #612]	@ (8013784 <_dtoa_r+0x378>)
 8013520:	4b99      	ldr	r3, [pc, #612]	@ (8013788 <_dtoa_r+0x37c>)
 8013522:	f7ec ffc1 	bl	80004a8 <__aeabi_dadd>
 8013526:	0004      	movs	r4, r0
 8013528:	0038      	movs	r0, r7
 801352a:	000d      	movs	r5, r1
 801352c:	f7ee ff0a 	bl	8002344 <__aeabi_i2d>
 8013530:	4a96      	ldr	r2, [pc, #600]	@ (801378c <_dtoa_r+0x380>)
 8013532:	4b97      	ldr	r3, [pc, #604]	@ (8013790 <_dtoa_r+0x384>)
 8013534:	f7ed ffb8 	bl	80014a8 <__aeabi_dmul>
 8013538:	0002      	movs	r2, r0
 801353a:	000b      	movs	r3, r1
 801353c:	0020      	movs	r0, r4
 801353e:	0029      	movs	r1, r5
 8013540:	f7ec ffb2 	bl	80004a8 <__aeabi_dadd>
 8013544:	0004      	movs	r4, r0
 8013546:	000d      	movs	r5, r1
 8013548:	f7ee fec0 	bl	80022cc <__aeabi_d2iz>
 801354c:	2200      	movs	r2, #0
 801354e:	9004      	str	r0, [sp, #16]
 8013550:	2300      	movs	r3, #0
 8013552:	0020      	movs	r0, r4
 8013554:	0029      	movs	r1, r5
 8013556:	f7ec ff7f 	bl	8000458 <__aeabi_dcmplt>
 801355a:	2800      	cmp	r0, #0
 801355c:	d00b      	beq.n	8013576 <_dtoa_r+0x16a>
 801355e:	9804      	ldr	r0, [sp, #16]
 8013560:	f7ee fef0 	bl	8002344 <__aeabi_i2d>
 8013564:	002b      	movs	r3, r5
 8013566:	0022      	movs	r2, r4
 8013568:	f7ec ff70 	bl	800044c <__aeabi_dcmpeq>
 801356c:	4243      	negs	r3, r0
 801356e:	4158      	adcs	r0, r3
 8013570:	9b04      	ldr	r3, [sp, #16]
 8013572:	1a1b      	subs	r3, r3, r0
 8013574:	9304      	str	r3, [sp, #16]
 8013576:	2301      	movs	r3, #1
 8013578:	9315      	str	r3, [sp, #84]	@ 0x54
 801357a:	9b04      	ldr	r3, [sp, #16]
 801357c:	2b16      	cmp	r3, #22
 801357e:	d810      	bhi.n	80135a2 <_dtoa_r+0x196>
 8013580:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013582:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013584:	9a04      	ldr	r2, [sp, #16]
 8013586:	4b83      	ldr	r3, [pc, #524]	@ (8013794 <_dtoa_r+0x388>)
 8013588:	00d2      	lsls	r2, r2, #3
 801358a:	189b      	adds	r3, r3, r2
 801358c:	681a      	ldr	r2, [r3, #0]
 801358e:	685b      	ldr	r3, [r3, #4]
 8013590:	f7ec ff62 	bl	8000458 <__aeabi_dcmplt>
 8013594:	2800      	cmp	r0, #0
 8013596:	d047      	beq.n	8013628 <_dtoa_r+0x21c>
 8013598:	9b04      	ldr	r3, [sp, #16]
 801359a:	3b01      	subs	r3, #1
 801359c:	9304      	str	r3, [sp, #16]
 801359e:	2300      	movs	r3, #0
 80135a0:	9315      	str	r3, [sp, #84]	@ 0x54
 80135a2:	2200      	movs	r2, #0
 80135a4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80135a6:	9206      	str	r2, [sp, #24]
 80135a8:	1bdb      	subs	r3, r3, r7
 80135aa:	1e5a      	subs	r2, r3, #1
 80135ac:	d53e      	bpl.n	801362c <_dtoa_r+0x220>
 80135ae:	2201      	movs	r2, #1
 80135b0:	1ad3      	subs	r3, r2, r3
 80135b2:	9306      	str	r3, [sp, #24]
 80135b4:	2300      	movs	r3, #0
 80135b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80135b8:	9b04      	ldr	r3, [sp, #16]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	db38      	blt.n	8013630 <_dtoa_r+0x224>
 80135be:	9a04      	ldr	r2, [sp, #16]
 80135c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80135c2:	4694      	mov	ip, r2
 80135c4:	4463      	add	r3, ip
 80135c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80135c8:	2300      	movs	r3, #0
 80135ca:	9214      	str	r2, [sp, #80]	@ 0x50
 80135cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80135ce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80135d0:	2401      	movs	r4, #1
 80135d2:	2b09      	cmp	r3, #9
 80135d4:	d862      	bhi.n	801369c <_dtoa_r+0x290>
 80135d6:	2b05      	cmp	r3, #5
 80135d8:	dd02      	ble.n	80135e0 <_dtoa_r+0x1d4>
 80135da:	2400      	movs	r4, #0
 80135dc:	3b04      	subs	r3, #4
 80135de:	9322      	str	r3, [sp, #136]	@ 0x88
 80135e0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80135e2:	1e98      	subs	r0, r3, #2
 80135e4:	2803      	cmp	r0, #3
 80135e6:	d863      	bhi.n	80136b0 <_dtoa_r+0x2a4>
 80135e8:	f7ec fd96 	bl	8000118 <__gnu_thumb1_case_uqi>
 80135ec:	2b385654 	.word	0x2b385654
 80135f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80135f2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80135f4:	18f6      	adds	r6, r6, r3
 80135f6:	4b68      	ldr	r3, [pc, #416]	@ (8013798 <_dtoa_r+0x38c>)
 80135f8:	18f2      	adds	r2, r6, r3
 80135fa:	2a20      	cmp	r2, #32
 80135fc:	dd0f      	ble.n	801361e <_dtoa_r+0x212>
 80135fe:	2340      	movs	r3, #64	@ 0x40
 8013600:	1a9b      	subs	r3, r3, r2
 8013602:	409f      	lsls	r7, r3
 8013604:	4b65      	ldr	r3, [pc, #404]	@ (801379c <_dtoa_r+0x390>)
 8013606:	0038      	movs	r0, r7
 8013608:	18f3      	adds	r3, r6, r3
 801360a:	40dc      	lsrs	r4, r3
 801360c:	4320      	orrs	r0, r4
 801360e:	f7ee fec7 	bl	80023a0 <__aeabi_ui2d>
 8013612:	2201      	movs	r2, #1
 8013614:	4b62      	ldr	r3, [pc, #392]	@ (80137a0 <_dtoa_r+0x394>)
 8013616:	1e77      	subs	r7, r6, #1
 8013618:	18cb      	adds	r3, r1, r3
 801361a:	9218      	str	r2, [sp, #96]	@ 0x60
 801361c:	e776      	b.n	801350c <_dtoa_r+0x100>
 801361e:	2320      	movs	r3, #32
 8013620:	0020      	movs	r0, r4
 8013622:	1a9b      	subs	r3, r3, r2
 8013624:	4098      	lsls	r0, r3
 8013626:	e7f2      	b.n	801360e <_dtoa_r+0x202>
 8013628:	9015      	str	r0, [sp, #84]	@ 0x54
 801362a:	e7ba      	b.n	80135a2 <_dtoa_r+0x196>
 801362c:	920d      	str	r2, [sp, #52]	@ 0x34
 801362e:	e7c3      	b.n	80135b8 <_dtoa_r+0x1ac>
 8013630:	9b06      	ldr	r3, [sp, #24]
 8013632:	9a04      	ldr	r2, [sp, #16]
 8013634:	1a9b      	subs	r3, r3, r2
 8013636:	9306      	str	r3, [sp, #24]
 8013638:	4253      	negs	r3, r2
 801363a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801363c:	2300      	movs	r3, #0
 801363e:	9314      	str	r3, [sp, #80]	@ 0x50
 8013640:	e7c5      	b.n	80135ce <_dtoa_r+0x1c2>
 8013642:	2301      	movs	r3, #1
 8013644:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013646:	9310      	str	r3, [sp, #64]	@ 0x40
 8013648:	4694      	mov	ip, r2
 801364a:	9b04      	ldr	r3, [sp, #16]
 801364c:	4463      	add	r3, ip
 801364e:	930e      	str	r3, [sp, #56]	@ 0x38
 8013650:	3301      	adds	r3, #1
 8013652:	9309      	str	r3, [sp, #36]	@ 0x24
 8013654:	2b00      	cmp	r3, #0
 8013656:	dc08      	bgt.n	801366a <_dtoa_r+0x25e>
 8013658:	2301      	movs	r3, #1
 801365a:	e006      	b.n	801366a <_dtoa_r+0x25e>
 801365c:	2301      	movs	r3, #1
 801365e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013660:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013662:	2b00      	cmp	r3, #0
 8013664:	dd28      	ble.n	80136b8 <_dtoa_r+0x2ac>
 8013666:	930e      	str	r3, [sp, #56]	@ 0x38
 8013668:	9309      	str	r3, [sp, #36]	@ 0x24
 801366a:	9a03      	ldr	r2, [sp, #12]
 801366c:	2100      	movs	r1, #0
 801366e:	69d0      	ldr	r0, [r2, #28]
 8013670:	2204      	movs	r2, #4
 8013672:	0015      	movs	r5, r2
 8013674:	3514      	adds	r5, #20
 8013676:	429d      	cmp	r5, r3
 8013678:	d923      	bls.n	80136c2 <_dtoa_r+0x2b6>
 801367a:	6041      	str	r1, [r0, #4]
 801367c:	9803      	ldr	r0, [sp, #12]
 801367e:	f000 fdbb 	bl	80141f8 <_Balloc>
 8013682:	9008      	str	r0, [sp, #32]
 8013684:	2800      	cmp	r0, #0
 8013686:	d11f      	bne.n	80136c8 <_dtoa_r+0x2bc>
 8013688:	21b0      	movs	r1, #176	@ 0xb0
 801368a:	4b46      	ldr	r3, [pc, #280]	@ (80137a4 <_dtoa_r+0x398>)
 801368c:	4831      	ldr	r0, [pc, #196]	@ (8013754 <_dtoa_r+0x348>)
 801368e:	9a08      	ldr	r2, [sp, #32]
 8013690:	31ff      	adds	r1, #255	@ 0xff
 8013692:	e6d0      	b.n	8013436 <_dtoa_r+0x2a>
 8013694:	2300      	movs	r3, #0
 8013696:	e7e2      	b.n	801365e <_dtoa_r+0x252>
 8013698:	2300      	movs	r3, #0
 801369a:	e7d3      	b.n	8013644 <_dtoa_r+0x238>
 801369c:	2300      	movs	r3, #0
 801369e:	9410      	str	r4, [sp, #64]	@ 0x40
 80136a0:	9322      	str	r3, [sp, #136]	@ 0x88
 80136a2:	3b01      	subs	r3, #1
 80136a4:	2200      	movs	r2, #0
 80136a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80136a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80136aa:	3313      	adds	r3, #19
 80136ac:	9223      	str	r2, [sp, #140]	@ 0x8c
 80136ae:	e7dc      	b.n	801366a <_dtoa_r+0x25e>
 80136b0:	2301      	movs	r3, #1
 80136b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80136b4:	3b02      	subs	r3, #2
 80136b6:	e7f5      	b.n	80136a4 <_dtoa_r+0x298>
 80136b8:	2301      	movs	r3, #1
 80136ba:	001a      	movs	r2, r3
 80136bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80136be:	9309      	str	r3, [sp, #36]	@ 0x24
 80136c0:	e7f4      	b.n	80136ac <_dtoa_r+0x2a0>
 80136c2:	3101      	adds	r1, #1
 80136c4:	0052      	lsls	r2, r2, #1
 80136c6:	e7d4      	b.n	8013672 <_dtoa_r+0x266>
 80136c8:	9b03      	ldr	r3, [sp, #12]
 80136ca:	9a08      	ldr	r2, [sp, #32]
 80136cc:	69db      	ldr	r3, [r3, #28]
 80136ce:	601a      	str	r2, [r3, #0]
 80136d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136d2:	2b0e      	cmp	r3, #14
 80136d4:	d900      	bls.n	80136d8 <_dtoa_r+0x2cc>
 80136d6:	e0d6      	b.n	8013886 <_dtoa_r+0x47a>
 80136d8:	2c00      	cmp	r4, #0
 80136da:	d100      	bne.n	80136de <_dtoa_r+0x2d2>
 80136dc:	e0d3      	b.n	8013886 <_dtoa_r+0x47a>
 80136de:	9b04      	ldr	r3, [sp, #16]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	dd63      	ble.n	80137ac <_dtoa_r+0x3a0>
 80136e4:	210f      	movs	r1, #15
 80136e6:	9a04      	ldr	r2, [sp, #16]
 80136e8:	4b2a      	ldr	r3, [pc, #168]	@ (8013794 <_dtoa_r+0x388>)
 80136ea:	400a      	ands	r2, r1
 80136ec:	00d2      	lsls	r2, r2, #3
 80136ee:	189b      	adds	r3, r3, r2
 80136f0:	681e      	ldr	r6, [r3, #0]
 80136f2:	685f      	ldr	r7, [r3, #4]
 80136f4:	9b04      	ldr	r3, [sp, #16]
 80136f6:	2402      	movs	r4, #2
 80136f8:	111d      	asrs	r5, r3, #4
 80136fa:	05db      	lsls	r3, r3, #23
 80136fc:	d50a      	bpl.n	8013714 <_dtoa_r+0x308>
 80136fe:	4b2a      	ldr	r3, [pc, #168]	@ (80137a8 <_dtoa_r+0x39c>)
 8013700:	400d      	ands	r5, r1
 8013702:	6a1a      	ldr	r2, [r3, #32]
 8013704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013706:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013708:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801370a:	f7ed fa93 	bl	8000c34 <__aeabi_ddiv>
 801370e:	900a      	str	r0, [sp, #40]	@ 0x28
 8013710:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013712:	3401      	adds	r4, #1
 8013714:	4b24      	ldr	r3, [pc, #144]	@ (80137a8 <_dtoa_r+0x39c>)
 8013716:	930c      	str	r3, [sp, #48]	@ 0x30
 8013718:	2d00      	cmp	r5, #0
 801371a:	d108      	bne.n	801372e <_dtoa_r+0x322>
 801371c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801371e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013720:	0032      	movs	r2, r6
 8013722:	003b      	movs	r3, r7
 8013724:	f7ed fa86 	bl	8000c34 <__aeabi_ddiv>
 8013728:	900a      	str	r0, [sp, #40]	@ 0x28
 801372a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801372c:	e059      	b.n	80137e2 <_dtoa_r+0x3d6>
 801372e:	2301      	movs	r3, #1
 8013730:	421d      	tst	r5, r3
 8013732:	d009      	beq.n	8013748 <_dtoa_r+0x33c>
 8013734:	18e4      	adds	r4, r4, r3
 8013736:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013738:	0030      	movs	r0, r6
 801373a:	681a      	ldr	r2, [r3, #0]
 801373c:	685b      	ldr	r3, [r3, #4]
 801373e:	0039      	movs	r1, r7
 8013740:	f7ed feb2 	bl	80014a8 <__aeabi_dmul>
 8013744:	0006      	movs	r6, r0
 8013746:	000f      	movs	r7, r1
 8013748:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801374a:	106d      	asrs	r5, r5, #1
 801374c:	3308      	adds	r3, #8
 801374e:	e7e2      	b.n	8013716 <_dtoa_r+0x30a>
 8013750:	080189c3 	.word	0x080189c3
 8013754:	080189da 	.word	0x080189da
 8013758:	7ff00000 	.word	0x7ff00000
 801375c:	0000270f 	.word	0x0000270f
 8013760:	080189bf 	.word	0x080189bf
 8013764:	080189c2 	.word	0x080189c2
 8013768:	08018993 	.word	0x08018993
 801376c:	08018992 	.word	0x08018992
 8013770:	3ff00000 	.word	0x3ff00000
 8013774:	fffffc01 	.word	0xfffffc01
 8013778:	3ff80000 	.word	0x3ff80000
 801377c:	636f4361 	.word	0x636f4361
 8013780:	3fd287a7 	.word	0x3fd287a7
 8013784:	8b60c8b3 	.word	0x8b60c8b3
 8013788:	3fc68a28 	.word	0x3fc68a28
 801378c:	509f79fb 	.word	0x509f79fb
 8013790:	3fd34413 	.word	0x3fd34413
 8013794:	08018b28 	.word	0x08018b28
 8013798:	00000432 	.word	0x00000432
 801379c:	00000412 	.word	0x00000412
 80137a0:	fe100000 	.word	0xfe100000
 80137a4:	08018a32 	.word	0x08018a32
 80137a8:	08018b00 	.word	0x08018b00
 80137ac:	9b04      	ldr	r3, [sp, #16]
 80137ae:	2402      	movs	r4, #2
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d016      	beq.n	80137e2 <_dtoa_r+0x3d6>
 80137b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80137b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80137b8:	220f      	movs	r2, #15
 80137ba:	425d      	negs	r5, r3
 80137bc:	402a      	ands	r2, r5
 80137be:	4bd5      	ldr	r3, [pc, #852]	@ (8013b14 <_dtoa_r+0x708>)
 80137c0:	00d2      	lsls	r2, r2, #3
 80137c2:	189b      	adds	r3, r3, r2
 80137c4:	681a      	ldr	r2, [r3, #0]
 80137c6:	685b      	ldr	r3, [r3, #4]
 80137c8:	f7ed fe6e 	bl	80014a8 <__aeabi_dmul>
 80137cc:	2701      	movs	r7, #1
 80137ce:	2300      	movs	r3, #0
 80137d0:	900a      	str	r0, [sp, #40]	@ 0x28
 80137d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80137d4:	4ed0      	ldr	r6, [pc, #832]	@ (8013b18 <_dtoa_r+0x70c>)
 80137d6:	112d      	asrs	r5, r5, #4
 80137d8:	2d00      	cmp	r5, #0
 80137da:	d000      	beq.n	80137de <_dtoa_r+0x3d2>
 80137dc:	e095      	b.n	801390a <_dtoa_r+0x4fe>
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d1a2      	bne.n	8013728 <_dtoa_r+0x31c>
 80137e2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80137e4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80137e6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d100      	bne.n	80137ee <_dtoa_r+0x3e2>
 80137ec:	e098      	b.n	8013920 <_dtoa_r+0x514>
 80137ee:	2200      	movs	r2, #0
 80137f0:	0030      	movs	r0, r6
 80137f2:	0039      	movs	r1, r7
 80137f4:	4bc9      	ldr	r3, [pc, #804]	@ (8013b1c <_dtoa_r+0x710>)
 80137f6:	f7ec fe2f 	bl	8000458 <__aeabi_dcmplt>
 80137fa:	2800      	cmp	r0, #0
 80137fc:	d100      	bne.n	8013800 <_dtoa_r+0x3f4>
 80137fe:	e08f      	b.n	8013920 <_dtoa_r+0x514>
 8013800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013802:	2b00      	cmp	r3, #0
 8013804:	d100      	bne.n	8013808 <_dtoa_r+0x3fc>
 8013806:	e08b      	b.n	8013920 <_dtoa_r+0x514>
 8013808:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801380a:	2b00      	cmp	r3, #0
 801380c:	dd37      	ble.n	801387e <_dtoa_r+0x472>
 801380e:	9b04      	ldr	r3, [sp, #16]
 8013810:	2200      	movs	r2, #0
 8013812:	3b01      	subs	r3, #1
 8013814:	930c      	str	r3, [sp, #48]	@ 0x30
 8013816:	0030      	movs	r0, r6
 8013818:	4bc1      	ldr	r3, [pc, #772]	@ (8013b20 <_dtoa_r+0x714>)
 801381a:	0039      	movs	r1, r7
 801381c:	f7ed fe44 	bl	80014a8 <__aeabi_dmul>
 8013820:	900a      	str	r0, [sp, #40]	@ 0x28
 8013822:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013824:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013826:	3401      	adds	r4, #1
 8013828:	0020      	movs	r0, r4
 801382a:	9311      	str	r3, [sp, #68]	@ 0x44
 801382c:	f7ee fd8a 	bl	8002344 <__aeabi_i2d>
 8013830:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013834:	f7ed fe38 	bl	80014a8 <__aeabi_dmul>
 8013838:	4bba      	ldr	r3, [pc, #744]	@ (8013b24 <_dtoa_r+0x718>)
 801383a:	2200      	movs	r2, #0
 801383c:	f7ec fe34 	bl	80004a8 <__aeabi_dadd>
 8013840:	4bb9      	ldr	r3, [pc, #740]	@ (8013b28 <_dtoa_r+0x71c>)
 8013842:	0006      	movs	r6, r0
 8013844:	18cf      	adds	r7, r1, r3
 8013846:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013848:	2b00      	cmp	r3, #0
 801384a:	d16d      	bne.n	8013928 <_dtoa_r+0x51c>
 801384c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801384e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013850:	2200      	movs	r2, #0
 8013852:	4bb6      	ldr	r3, [pc, #728]	@ (8013b2c <_dtoa_r+0x720>)
 8013854:	f7ee f90e 	bl	8001a74 <__aeabi_dsub>
 8013858:	0032      	movs	r2, r6
 801385a:	003b      	movs	r3, r7
 801385c:	0004      	movs	r4, r0
 801385e:	000d      	movs	r5, r1
 8013860:	f7ec fe0e 	bl	8000480 <__aeabi_dcmpgt>
 8013864:	2800      	cmp	r0, #0
 8013866:	d000      	beq.n	801386a <_dtoa_r+0x45e>
 8013868:	e2b6      	b.n	8013dd8 <_dtoa_r+0x9cc>
 801386a:	2180      	movs	r1, #128	@ 0x80
 801386c:	0609      	lsls	r1, r1, #24
 801386e:	187b      	adds	r3, r7, r1
 8013870:	0032      	movs	r2, r6
 8013872:	0020      	movs	r0, r4
 8013874:	0029      	movs	r1, r5
 8013876:	f7ec fdef 	bl	8000458 <__aeabi_dcmplt>
 801387a:	2800      	cmp	r0, #0
 801387c:	d128      	bne.n	80138d0 <_dtoa_r+0x4c4>
 801387e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013880:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8013882:	930a      	str	r3, [sp, #40]	@ 0x28
 8013884:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013886:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013888:	2b00      	cmp	r3, #0
 801388a:	da00      	bge.n	801388e <_dtoa_r+0x482>
 801388c:	e174      	b.n	8013b78 <_dtoa_r+0x76c>
 801388e:	9a04      	ldr	r2, [sp, #16]
 8013890:	2a0e      	cmp	r2, #14
 8013892:	dd00      	ble.n	8013896 <_dtoa_r+0x48a>
 8013894:	e170      	b.n	8013b78 <_dtoa_r+0x76c>
 8013896:	4b9f      	ldr	r3, [pc, #636]	@ (8013b14 <_dtoa_r+0x708>)
 8013898:	00d2      	lsls	r2, r2, #3
 801389a:	189b      	adds	r3, r3, r2
 801389c:	685c      	ldr	r4, [r3, #4]
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	9306      	str	r3, [sp, #24]
 80138a2:	9407      	str	r4, [sp, #28]
 80138a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	db00      	blt.n	80138ac <_dtoa_r+0x4a0>
 80138aa:	e0e7      	b.n	8013a7c <_dtoa_r+0x670>
 80138ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	dd00      	ble.n	80138b4 <_dtoa_r+0x4a8>
 80138b2:	e0e3      	b.n	8013a7c <_dtoa_r+0x670>
 80138b4:	d10c      	bne.n	80138d0 <_dtoa_r+0x4c4>
 80138b6:	9806      	ldr	r0, [sp, #24]
 80138b8:	9907      	ldr	r1, [sp, #28]
 80138ba:	2200      	movs	r2, #0
 80138bc:	4b9b      	ldr	r3, [pc, #620]	@ (8013b2c <_dtoa_r+0x720>)
 80138be:	f7ed fdf3 	bl	80014a8 <__aeabi_dmul>
 80138c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80138c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80138c6:	f7ec fde5 	bl	8000494 <__aeabi_dcmpge>
 80138ca:	2800      	cmp	r0, #0
 80138cc:	d100      	bne.n	80138d0 <_dtoa_r+0x4c4>
 80138ce:	e286      	b.n	8013dde <_dtoa_r+0x9d2>
 80138d0:	2600      	movs	r6, #0
 80138d2:	0037      	movs	r7, r6
 80138d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80138d6:	9c08      	ldr	r4, [sp, #32]
 80138d8:	43db      	mvns	r3, r3
 80138da:	930c      	str	r3, [sp, #48]	@ 0x30
 80138dc:	9704      	str	r7, [sp, #16]
 80138de:	2700      	movs	r7, #0
 80138e0:	0031      	movs	r1, r6
 80138e2:	9803      	ldr	r0, [sp, #12]
 80138e4:	f000 fccc 	bl	8014280 <_Bfree>
 80138e8:	9b04      	ldr	r3, [sp, #16]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d100      	bne.n	80138f0 <_dtoa_r+0x4e4>
 80138ee:	e0bb      	b.n	8013a68 <_dtoa_r+0x65c>
 80138f0:	2f00      	cmp	r7, #0
 80138f2:	d005      	beq.n	8013900 <_dtoa_r+0x4f4>
 80138f4:	429f      	cmp	r7, r3
 80138f6:	d003      	beq.n	8013900 <_dtoa_r+0x4f4>
 80138f8:	0039      	movs	r1, r7
 80138fa:	9803      	ldr	r0, [sp, #12]
 80138fc:	f000 fcc0 	bl	8014280 <_Bfree>
 8013900:	9904      	ldr	r1, [sp, #16]
 8013902:	9803      	ldr	r0, [sp, #12]
 8013904:	f000 fcbc 	bl	8014280 <_Bfree>
 8013908:	e0ae      	b.n	8013a68 <_dtoa_r+0x65c>
 801390a:	423d      	tst	r5, r7
 801390c:	d005      	beq.n	801391a <_dtoa_r+0x50e>
 801390e:	6832      	ldr	r2, [r6, #0]
 8013910:	6873      	ldr	r3, [r6, #4]
 8013912:	f7ed fdc9 	bl	80014a8 <__aeabi_dmul>
 8013916:	003b      	movs	r3, r7
 8013918:	3401      	adds	r4, #1
 801391a:	106d      	asrs	r5, r5, #1
 801391c:	3608      	adds	r6, #8
 801391e:	e75b      	b.n	80137d8 <_dtoa_r+0x3cc>
 8013920:	9b04      	ldr	r3, [sp, #16]
 8013922:	930c      	str	r3, [sp, #48]	@ 0x30
 8013924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013926:	e77f      	b.n	8013828 <_dtoa_r+0x41c>
 8013928:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801392a:	4b7a      	ldr	r3, [pc, #488]	@ (8013b14 <_dtoa_r+0x708>)
 801392c:	3a01      	subs	r2, #1
 801392e:	00d2      	lsls	r2, r2, #3
 8013930:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8013932:	189b      	adds	r3, r3, r2
 8013934:	681a      	ldr	r2, [r3, #0]
 8013936:	685b      	ldr	r3, [r3, #4]
 8013938:	2900      	cmp	r1, #0
 801393a:	d04c      	beq.n	80139d6 <_dtoa_r+0x5ca>
 801393c:	2000      	movs	r0, #0
 801393e:	497c      	ldr	r1, [pc, #496]	@ (8013b30 <_dtoa_r+0x724>)
 8013940:	f7ed f978 	bl	8000c34 <__aeabi_ddiv>
 8013944:	0032      	movs	r2, r6
 8013946:	003b      	movs	r3, r7
 8013948:	f7ee f894 	bl	8001a74 <__aeabi_dsub>
 801394c:	9a08      	ldr	r2, [sp, #32]
 801394e:	0006      	movs	r6, r0
 8013950:	4694      	mov	ip, r2
 8013952:	000f      	movs	r7, r1
 8013954:	9b08      	ldr	r3, [sp, #32]
 8013956:	9316      	str	r3, [sp, #88]	@ 0x58
 8013958:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801395a:	4463      	add	r3, ip
 801395c:	9311      	str	r3, [sp, #68]	@ 0x44
 801395e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013960:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013962:	f7ee fcb3 	bl	80022cc <__aeabi_d2iz>
 8013966:	0005      	movs	r5, r0
 8013968:	f7ee fcec 	bl	8002344 <__aeabi_i2d>
 801396c:	0002      	movs	r2, r0
 801396e:	000b      	movs	r3, r1
 8013970:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013972:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013974:	f7ee f87e 	bl	8001a74 <__aeabi_dsub>
 8013978:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801397a:	3530      	adds	r5, #48	@ 0x30
 801397c:	1c5c      	adds	r4, r3, #1
 801397e:	701d      	strb	r5, [r3, #0]
 8013980:	0032      	movs	r2, r6
 8013982:	003b      	movs	r3, r7
 8013984:	900a      	str	r0, [sp, #40]	@ 0x28
 8013986:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013988:	f7ec fd66 	bl	8000458 <__aeabi_dcmplt>
 801398c:	2800      	cmp	r0, #0
 801398e:	d16b      	bne.n	8013a68 <_dtoa_r+0x65c>
 8013990:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013992:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013994:	2000      	movs	r0, #0
 8013996:	4961      	ldr	r1, [pc, #388]	@ (8013b1c <_dtoa_r+0x710>)
 8013998:	f7ee f86c 	bl	8001a74 <__aeabi_dsub>
 801399c:	0032      	movs	r2, r6
 801399e:	003b      	movs	r3, r7
 80139a0:	f7ec fd5a 	bl	8000458 <__aeabi_dcmplt>
 80139a4:	2800      	cmp	r0, #0
 80139a6:	d000      	beq.n	80139aa <_dtoa_r+0x59e>
 80139a8:	e0c6      	b.n	8013b38 <_dtoa_r+0x72c>
 80139aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80139ac:	42a3      	cmp	r3, r4
 80139ae:	d100      	bne.n	80139b2 <_dtoa_r+0x5a6>
 80139b0:	e765      	b.n	801387e <_dtoa_r+0x472>
 80139b2:	2200      	movs	r2, #0
 80139b4:	0030      	movs	r0, r6
 80139b6:	0039      	movs	r1, r7
 80139b8:	4b59      	ldr	r3, [pc, #356]	@ (8013b20 <_dtoa_r+0x714>)
 80139ba:	f7ed fd75 	bl	80014a8 <__aeabi_dmul>
 80139be:	2200      	movs	r2, #0
 80139c0:	0006      	movs	r6, r0
 80139c2:	000f      	movs	r7, r1
 80139c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80139c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80139c8:	4b55      	ldr	r3, [pc, #340]	@ (8013b20 <_dtoa_r+0x714>)
 80139ca:	f7ed fd6d 	bl	80014a8 <__aeabi_dmul>
 80139ce:	9416      	str	r4, [sp, #88]	@ 0x58
 80139d0:	900a      	str	r0, [sp, #40]	@ 0x28
 80139d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80139d4:	e7c3      	b.n	801395e <_dtoa_r+0x552>
 80139d6:	0030      	movs	r0, r6
 80139d8:	0039      	movs	r1, r7
 80139da:	f7ed fd65 	bl	80014a8 <__aeabi_dmul>
 80139de:	9d08      	ldr	r5, [sp, #32]
 80139e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80139e2:	002b      	movs	r3, r5
 80139e4:	4694      	mov	ip, r2
 80139e6:	9016      	str	r0, [sp, #88]	@ 0x58
 80139e8:	9117      	str	r1, [sp, #92]	@ 0x5c
 80139ea:	4463      	add	r3, ip
 80139ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80139ee:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80139f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80139f2:	f7ee fc6b 	bl	80022cc <__aeabi_d2iz>
 80139f6:	0004      	movs	r4, r0
 80139f8:	f7ee fca4 	bl	8002344 <__aeabi_i2d>
 80139fc:	000b      	movs	r3, r1
 80139fe:	0002      	movs	r2, r0
 8013a00:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013a02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013a04:	f7ee f836 	bl	8001a74 <__aeabi_dsub>
 8013a08:	3430      	adds	r4, #48	@ 0x30
 8013a0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a0c:	702c      	strb	r4, [r5, #0]
 8013a0e:	3501      	adds	r5, #1
 8013a10:	0006      	movs	r6, r0
 8013a12:	000f      	movs	r7, r1
 8013a14:	42ab      	cmp	r3, r5
 8013a16:	d12a      	bne.n	8013a6e <_dtoa_r+0x662>
 8013a18:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8013a1a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8013a1c:	9b08      	ldr	r3, [sp, #32]
 8013a1e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8013a20:	469c      	mov	ip, r3
 8013a22:	2200      	movs	r2, #0
 8013a24:	4b42      	ldr	r3, [pc, #264]	@ (8013b30 <_dtoa_r+0x724>)
 8013a26:	4464      	add	r4, ip
 8013a28:	f7ec fd3e 	bl	80004a8 <__aeabi_dadd>
 8013a2c:	0002      	movs	r2, r0
 8013a2e:	000b      	movs	r3, r1
 8013a30:	0030      	movs	r0, r6
 8013a32:	0039      	movs	r1, r7
 8013a34:	f7ec fd24 	bl	8000480 <__aeabi_dcmpgt>
 8013a38:	2800      	cmp	r0, #0
 8013a3a:	d000      	beq.n	8013a3e <_dtoa_r+0x632>
 8013a3c:	e07c      	b.n	8013b38 <_dtoa_r+0x72c>
 8013a3e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013a40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013a42:	2000      	movs	r0, #0
 8013a44:	493a      	ldr	r1, [pc, #232]	@ (8013b30 <_dtoa_r+0x724>)
 8013a46:	f7ee f815 	bl	8001a74 <__aeabi_dsub>
 8013a4a:	0002      	movs	r2, r0
 8013a4c:	000b      	movs	r3, r1
 8013a4e:	0030      	movs	r0, r6
 8013a50:	0039      	movs	r1, r7
 8013a52:	f7ec fd01 	bl	8000458 <__aeabi_dcmplt>
 8013a56:	2800      	cmp	r0, #0
 8013a58:	d100      	bne.n	8013a5c <_dtoa_r+0x650>
 8013a5a:	e710      	b.n	801387e <_dtoa_r+0x472>
 8013a5c:	0023      	movs	r3, r4
 8013a5e:	3c01      	subs	r4, #1
 8013a60:	7822      	ldrb	r2, [r4, #0]
 8013a62:	2a30      	cmp	r2, #48	@ 0x30
 8013a64:	d0fa      	beq.n	8013a5c <_dtoa_r+0x650>
 8013a66:	001c      	movs	r4, r3
 8013a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a6a:	9304      	str	r3, [sp, #16]
 8013a6c:	e042      	b.n	8013af4 <_dtoa_r+0x6e8>
 8013a6e:	2200      	movs	r2, #0
 8013a70:	4b2b      	ldr	r3, [pc, #172]	@ (8013b20 <_dtoa_r+0x714>)
 8013a72:	f7ed fd19 	bl	80014a8 <__aeabi_dmul>
 8013a76:	900a      	str	r0, [sp, #40]	@ 0x28
 8013a78:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013a7a:	e7b8      	b.n	80139ee <_dtoa_r+0x5e2>
 8013a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a7e:	9d08      	ldr	r5, [sp, #32]
 8013a80:	3b01      	subs	r3, #1
 8013a82:	195b      	adds	r3, r3, r5
 8013a84:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013a86:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013a88:	930a      	str	r3, [sp, #40]	@ 0x28
 8013a8a:	9a06      	ldr	r2, [sp, #24]
 8013a8c:	9b07      	ldr	r3, [sp, #28]
 8013a8e:	0030      	movs	r0, r6
 8013a90:	0039      	movs	r1, r7
 8013a92:	f7ed f8cf 	bl	8000c34 <__aeabi_ddiv>
 8013a96:	f7ee fc19 	bl	80022cc <__aeabi_d2iz>
 8013a9a:	9009      	str	r0, [sp, #36]	@ 0x24
 8013a9c:	f7ee fc52 	bl	8002344 <__aeabi_i2d>
 8013aa0:	9a06      	ldr	r2, [sp, #24]
 8013aa2:	9b07      	ldr	r3, [sp, #28]
 8013aa4:	f7ed fd00 	bl	80014a8 <__aeabi_dmul>
 8013aa8:	0002      	movs	r2, r0
 8013aaa:	000b      	movs	r3, r1
 8013aac:	0030      	movs	r0, r6
 8013aae:	0039      	movs	r1, r7
 8013ab0:	f7ed ffe0 	bl	8001a74 <__aeabi_dsub>
 8013ab4:	002b      	movs	r3, r5
 8013ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013ab8:	3501      	adds	r5, #1
 8013aba:	3230      	adds	r2, #48	@ 0x30
 8013abc:	701a      	strb	r2, [r3, #0]
 8013abe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013ac0:	002c      	movs	r4, r5
 8013ac2:	429a      	cmp	r2, r3
 8013ac4:	d14b      	bne.n	8013b5e <_dtoa_r+0x752>
 8013ac6:	0002      	movs	r2, r0
 8013ac8:	000b      	movs	r3, r1
 8013aca:	f7ec fced 	bl	80004a8 <__aeabi_dadd>
 8013ace:	9a06      	ldr	r2, [sp, #24]
 8013ad0:	9b07      	ldr	r3, [sp, #28]
 8013ad2:	0006      	movs	r6, r0
 8013ad4:	000f      	movs	r7, r1
 8013ad6:	f7ec fcd3 	bl	8000480 <__aeabi_dcmpgt>
 8013ada:	2800      	cmp	r0, #0
 8013adc:	d12a      	bne.n	8013b34 <_dtoa_r+0x728>
 8013ade:	9a06      	ldr	r2, [sp, #24]
 8013ae0:	9b07      	ldr	r3, [sp, #28]
 8013ae2:	0030      	movs	r0, r6
 8013ae4:	0039      	movs	r1, r7
 8013ae6:	f7ec fcb1 	bl	800044c <__aeabi_dcmpeq>
 8013aea:	2800      	cmp	r0, #0
 8013aec:	d002      	beq.n	8013af4 <_dtoa_r+0x6e8>
 8013aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013af0:	07dd      	lsls	r5, r3, #31
 8013af2:	d41f      	bmi.n	8013b34 <_dtoa_r+0x728>
 8013af4:	9905      	ldr	r1, [sp, #20]
 8013af6:	9803      	ldr	r0, [sp, #12]
 8013af8:	f000 fbc2 	bl	8014280 <_Bfree>
 8013afc:	2300      	movs	r3, #0
 8013afe:	7023      	strb	r3, [r4, #0]
 8013b00:	9b04      	ldr	r3, [sp, #16]
 8013b02:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013b04:	3301      	adds	r3, #1
 8013b06:	6013      	str	r3, [r2, #0]
 8013b08:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d100      	bne.n	8013b10 <_dtoa_r+0x704>
 8013b0e:	e4c7      	b.n	80134a0 <_dtoa_r+0x94>
 8013b10:	601c      	str	r4, [r3, #0]
 8013b12:	e4c5      	b.n	80134a0 <_dtoa_r+0x94>
 8013b14:	08018b28 	.word	0x08018b28
 8013b18:	08018b00 	.word	0x08018b00
 8013b1c:	3ff00000 	.word	0x3ff00000
 8013b20:	40240000 	.word	0x40240000
 8013b24:	401c0000 	.word	0x401c0000
 8013b28:	fcc00000 	.word	0xfcc00000
 8013b2c:	40140000 	.word	0x40140000
 8013b30:	3fe00000 	.word	0x3fe00000
 8013b34:	9b04      	ldr	r3, [sp, #16]
 8013b36:	930c      	str	r3, [sp, #48]	@ 0x30
 8013b38:	0023      	movs	r3, r4
 8013b3a:	001c      	movs	r4, r3
 8013b3c:	3b01      	subs	r3, #1
 8013b3e:	781a      	ldrb	r2, [r3, #0]
 8013b40:	2a39      	cmp	r2, #57	@ 0x39
 8013b42:	d108      	bne.n	8013b56 <_dtoa_r+0x74a>
 8013b44:	9a08      	ldr	r2, [sp, #32]
 8013b46:	429a      	cmp	r2, r3
 8013b48:	d1f7      	bne.n	8013b3a <_dtoa_r+0x72e>
 8013b4a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013b4c:	9908      	ldr	r1, [sp, #32]
 8013b4e:	3201      	adds	r2, #1
 8013b50:	920c      	str	r2, [sp, #48]	@ 0x30
 8013b52:	2230      	movs	r2, #48	@ 0x30
 8013b54:	700a      	strb	r2, [r1, #0]
 8013b56:	781a      	ldrb	r2, [r3, #0]
 8013b58:	3201      	adds	r2, #1
 8013b5a:	701a      	strb	r2, [r3, #0]
 8013b5c:	e784      	b.n	8013a68 <_dtoa_r+0x65c>
 8013b5e:	2200      	movs	r2, #0
 8013b60:	4bc6      	ldr	r3, [pc, #792]	@ (8013e7c <_dtoa_r+0xa70>)
 8013b62:	f7ed fca1 	bl	80014a8 <__aeabi_dmul>
 8013b66:	2200      	movs	r2, #0
 8013b68:	2300      	movs	r3, #0
 8013b6a:	0006      	movs	r6, r0
 8013b6c:	000f      	movs	r7, r1
 8013b6e:	f7ec fc6d 	bl	800044c <__aeabi_dcmpeq>
 8013b72:	2800      	cmp	r0, #0
 8013b74:	d089      	beq.n	8013a8a <_dtoa_r+0x67e>
 8013b76:	e7bd      	b.n	8013af4 <_dtoa_r+0x6e8>
 8013b78:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8013b7a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013b7c:	9c06      	ldr	r4, [sp, #24]
 8013b7e:	2f00      	cmp	r7, #0
 8013b80:	d014      	beq.n	8013bac <_dtoa_r+0x7a0>
 8013b82:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013b84:	2a01      	cmp	r2, #1
 8013b86:	dd00      	ble.n	8013b8a <_dtoa_r+0x77e>
 8013b88:	e0e4      	b.n	8013d54 <_dtoa_r+0x948>
 8013b8a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013b8c:	2a00      	cmp	r2, #0
 8013b8e:	d100      	bne.n	8013b92 <_dtoa_r+0x786>
 8013b90:	e0da      	b.n	8013d48 <_dtoa_r+0x93c>
 8013b92:	4abb      	ldr	r2, [pc, #748]	@ (8013e80 <_dtoa_r+0xa74>)
 8013b94:	189b      	adds	r3, r3, r2
 8013b96:	9a06      	ldr	r2, [sp, #24]
 8013b98:	2101      	movs	r1, #1
 8013b9a:	18d2      	adds	r2, r2, r3
 8013b9c:	9206      	str	r2, [sp, #24]
 8013b9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013ba0:	9803      	ldr	r0, [sp, #12]
 8013ba2:	18d3      	adds	r3, r2, r3
 8013ba4:	930d      	str	r3, [sp, #52]	@ 0x34
 8013ba6:	f000 fc23 	bl	80143f0 <__i2b>
 8013baa:	0007      	movs	r7, r0
 8013bac:	2c00      	cmp	r4, #0
 8013bae:	d00e      	beq.n	8013bce <_dtoa_r+0x7c2>
 8013bb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	dd0b      	ble.n	8013bce <_dtoa_r+0x7c2>
 8013bb6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013bb8:	0023      	movs	r3, r4
 8013bba:	4294      	cmp	r4, r2
 8013bbc:	dd00      	ble.n	8013bc0 <_dtoa_r+0x7b4>
 8013bbe:	0013      	movs	r3, r2
 8013bc0:	9a06      	ldr	r2, [sp, #24]
 8013bc2:	1ae4      	subs	r4, r4, r3
 8013bc4:	1ad2      	subs	r2, r2, r3
 8013bc6:	9206      	str	r2, [sp, #24]
 8013bc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013bca:	1ad3      	subs	r3, r2, r3
 8013bcc:	930d      	str	r3, [sp, #52]	@ 0x34
 8013bce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	d021      	beq.n	8013c18 <_dtoa_r+0x80c>
 8013bd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d100      	bne.n	8013bdc <_dtoa_r+0x7d0>
 8013bda:	e0d3      	b.n	8013d84 <_dtoa_r+0x978>
 8013bdc:	9e05      	ldr	r6, [sp, #20]
 8013bde:	2d00      	cmp	r5, #0
 8013be0:	d014      	beq.n	8013c0c <_dtoa_r+0x800>
 8013be2:	0039      	movs	r1, r7
 8013be4:	002a      	movs	r2, r5
 8013be6:	9803      	ldr	r0, [sp, #12]
 8013be8:	f000 fcc4 	bl	8014574 <__pow5mult>
 8013bec:	9a05      	ldr	r2, [sp, #20]
 8013bee:	0001      	movs	r1, r0
 8013bf0:	0007      	movs	r7, r0
 8013bf2:	9803      	ldr	r0, [sp, #12]
 8013bf4:	f000 fc14 	bl	8014420 <__multiply>
 8013bf8:	0006      	movs	r6, r0
 8013bfa:	9905      	ldr	r1, [sp, #20]
 8013bfc:	9803      	ldr	r0, [sp, #12]
 8013bfe:	f000 fb3f 	bl	8014280 <_Bfree>
 8013c02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013c04:	9605      	str	r6, [sp, #20]
 8013c06:	1b5b      	subs	r3, r3, r5
 8013c08:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013c0a:	d005      	beq.n	8013c18 <_dtoa_r+0x80c>
 8013c0c:	0031      	movs	r1, r6
 8013c0e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013c10:	9803      	ldr	r0, [sp, #12]
 8013c12:	f000 fcaf 	bl	8014574 <__pow5mult>
 8013c16:	9005      	str	r0, [sp, #20]
 8013c18:	2101      	movs	r1, #1
 8013c1a:	9803      	ldr	r0, [sp, #12]
 8013c1c:	f000 fbe8 	bl	80143f0 <__i2b>
 8013c20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013c22:	0006      	movs	r6, r0
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d100      	bne.n	8013c2a <_dtoa_r+0x81e>
 8013c28:	e1bc      	b.n	8013fa4 <_dtoa_r+0xb98>
 8013c2a:	001a      	movs	r2, r3
 8013c2c:	0001      	movs	r1, r0
 8013c2e:	9803      	ldr	r0, [sp, #12]
 8013c30:	f000 fca0 	bl	8014574 <__pow5mult>
 8013c34:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013c36:	0006      	movs	r6, r0
 8013c38:	2500      	movs	r5, #0
 8013c3a:	2b01      	cmp	r3, #1
 8013c3c:	dc16      	bgt.n	8013c6c <_dtoa_r+0x860>
 8013c3e:	2500      	movs	r5, #0
 8013c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c42:	42ab      	cmp	r3, r5
 8013c44:	d10e      	bne.n	8013c64 <_dtoa_r+0x858>
 8013c46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013c48:	031b      	lsls	r3, r3, #12
 8013c4a:	42ab      	cmp	r3, r5
 8013c4c:	d10a      	bne.n	8013c64 <_dtoa_r+0x858>
 8013c4e:	4b8d      	ldr	r3, [pc, #564]	@ (8013e84 <_dtoa_r+0xa78>)
 8013c50:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013c52:	4213      	tst	r3, r2
 8013c54:	d006      	beq.n	8013c64 <_dtoa_r+0x858>
 8013c56:	9b06      	ldr	r3, [sp, #24]
 8013c58:	3501      	adds	r5, #1
 8013c5a:	3301      	adds	r3, #1
 8013c5c:	9306      	str	r3, [sp, #24]
 8013c5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c60:	3301      	adds	r3, #1
 8013c62:	930d      	str	r3, [sp, #52]	@ 0x34
 8013c64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013c66:	2001      	movs	r0, #1
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d008      	beq.n	8013c7e <_dtoa_r+0x872>
 8013c6c:	6933      	ldr	r3, [r6, #16]
 8013c6e:	3303      	adds	r3, #3
 8013c70:	009b      	lsls	r3, r3, #2
 8013c72:	18f3      	adds	r3, r6, r3
 8013c74:	6858      	ldr	r0, [r3, #4]
 8013c76:	f000 fb6b 	bl	8014350 <__hi0bits>
 8013c7a:	2320      	movs	r3, #32
 8013c7c:	1a18      	subs	r0, r3, r0
 8013c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c80:	1818      	adds	r0, r3, r0
 8013c82:	0002      	movs	r2, r0
 8013c84:	231f      	movs	r3, #31
 8013c86:	401a      	ands	r2, r3
 8013c88:	4218      	tst	r0, r3
 8013c8a:	d100      	bne.n	8013c8e <_dtoa_r+0x882>
 8013c8c:	e081      	b.n	8013d92 <_dtoa_r+0x986>
 8013c8e:	3301      	adds	r3, #1
 8013c90:	1a9b      	subs	r3, r3, r2
 8013c92:	2b04      	cmp	r3, #4
 8013c94:	dd79      	ble.n	8013d8a <_dtoa_r+0x97e>
 8013c96:	231c      	movs	r3, #28
 8013c98:	1a9b      	subs	r3, r3, r2
 8013c9a:	9a06      	ldr	r2, [sp, #24]
 8013c9c:	18e4      	adds	r4, r4, r3
 8013c9e:	18d2      	adds	r2, r2, r3
 8013ca0:	9206      	str	r2, [sp, #24]
 8013ca2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013ca4:	18d3      	adds	r3, r2, r3
 8013ca6:	930d      	str	r3, [sp, #52]	@ 0x34
 8013ca8:	9b06      	ldr	r3, [sp, #24]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	dd05      	ble.n	8013cba <_dtoa_r+0x8ae>
 8013cae:	001a      	movs	r2, r3
 8013cb0:	9905      	ldr	r1, [sp, #20]
 8013cb2:	9803      	ldr	r0, [sp, #12]
 8013cb4:	f000 fcba 	bl	801462c <__lshift>
 8013cb8:	9005      	str	r0, [sp, #20]
 8013cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	dd05      	ble.n	8013ccc <_dtoa_r+0x8c0>
 8013cc0:	0031      	movs	r1, r6
 8013cc2:	001a      	movs	r2, r3
 8013cc4:	9803      	ldr	r0, [sp, #12]
 8013cc6:	f000 fcb1 	bl	801462c <__lshift>
 8013cca:	0006      	movs	r6, r0
 8013ccc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d061      	beq.n	8013d96 <_dtoa_r+0x98a>
 8013cd2:	0031      	movs	r1, r6
 8013cd4:	9805      	ldr	r0, [sp, #20]
 8013cd6:	f000 fd15 	bl	8014704 <__mcmp>
 8013cda:	2800      	cmp	r0, #0
 8013cdc:	da5b      	bge.n	8013d96 <_dtoa_r+0x98a>
 8013cde:	9b04      	ldr	r3, [sp, #16]
 8013ce0:	220a      	movs	r2, #10
 8013ce2:	3b01      	subs	r3, #1
 8013ce4:	930c      	str	r3, [sp, #48]	@ 0x30
 8013ce6:	9905      	ldr	r1, [sp, #20]
 8013ce8:	2300      	movs	r3, #0
 8013cea:	9803      	ldr	r0, [sp, #12]
 8013cec:	f000 faec 	bl	80142c8 <__multadd>
 8013cf0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013cf2:	9005      	str	r0, [sp, #20]
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d100      	bne.n	8013cfa <_dtoa_r+0x8ee>
 8013cf8:	e15b      	b.n	8013fb2 <_dtoa_r+0xba6>
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	0039      	movs	r1, r7
 8013cfe:	220a      	movs	r2, #10
 8013d00:	9803      	ldr	r0, [sp, #12]
 8013d02:	f000 fae1 	bl	80142c8 <__multadd>
 8013d06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d08:	0007      	movs	r7, r0
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	dc4d      	bgt.n	8013daa <_dtoa_r+0x99e>
 8013d0e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013d10:	2b02      	cmp	r3, #2
 8013d12:	dd46      	ble.n	8013da2 <_dtoa_r+0x996>
 8013d14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d000      	beq.n	8013d1c <_dtoa_r+0x910>
 8013d1a:	e5db      	b.n	80138d4 <_dtoa_r+0x4c8>
 8013d1c:	0031      	movs	r1, r6
 8013d1e:	2205      	movs	r2, #5
 8013d20:	9803      	ldr	r0, [sp, #12]
 8013d22:	f000 fad1 	bl	80142c8 <__multadd>
 8013d26:	0006      	movs	r6, r0
 8013d28:	0001      	movs	r1, r0
 8013d2a:	9805      	ldr	r0, [sp, #20]
 8013d2c:	f000 fcea 	bl	8014704 <__mcmp>
 8013d30:	2800      	cmp	r0, #0
 8013d32:	dc00      	bgt.n	8013d36 <_dtoa_r+0x92a>
 8013d34:	e5ce      	b.n	80138d4 <_dtoa_r+0x4c8>
 8013d36:	9b08      	ldr	r3, [sp, #32]
 8013d38:	9a08      	ldr	r2, [sp, #32]
 8013d3a:	1c5c      	adds	r4, r3, #1
 8013d3c:	2331      	movs	r3, #49	@ 0x31
 8013d3e:	7013      	strb	r3, [r2, #0]
 8013d40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013d42:	3301      	adds	r3, #1
 8013d44:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d46:	e5c9      	b.n	80138dc <_dtoa_r+0x4d0>
 8013d48:	2336      	movs	r3, #54	@ 0x36
 8013d4a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013d4c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013d4e:	1a9b      	subs	r3, r3, r2
 8013d50:	9c06      	ldr	r4, [sp, #24]
 8013d52:	e720      	b.n	8013b96 <_dtoa_r+0x78a>
 8013d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d56:	1e5d      	subs	r5, r3, #1
 8013d58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d5a:	42ab      	cmp	r3, r5
 8013d5c:	db08      	blt.n	8013d70 <_dtoa_r+0x964>
 8013d5e:	1b5d      	subs	r5, r3, r5
 8013d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	daf4      	bge.n	8013d50 <_dtoa_r+0x944>
 8013d66:	9b06      	ldr	r3, [sp, #24]
 8013d68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d6a:	1a9c      	subs	r4, r3, r2
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	e712      	b.n	8013b96 <_dtoa_r+0x78a>
 8013d70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d72:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013d74:	1aeb      	subs	r3, r5, r3
 8013d76:	18d3      	adds	r3, r2, r3
 8013d78:	9314      	str	r3, [sp, #80]	@ 0x50
 8013d7a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013d7c:	9c06      	ldr	r4, [sp, #24]
 8013d7e:	2500      	movs	r5, #0
 8013d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d82:	e708      	b.n	8013b96 <_dtoa_r+0x78a>
 8013d84:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013d86:	9905      	ldr	r1, [sp, #20]
 8013d88:	e742      	b.n	8013c10 <_dtoa_r+0x804>
 8013d8a:	2b04      	cmp	r3, #4
 8013d8c:	d08c      	beq.n	8013ca8 <_dtoa_r+0x89c>
 8013d8e:	331c      	adds	r3, #28
 8013d90:	e783      	b.n	8013c9a <_dtoa_r+0x88e>
 8013d92:	0013      	movs	r3, r2
 8013d94:	e7fb      	b.n	8013d8e <_dtoa_r+0x982>
 8013d96:	9b04      	ldr	r3, [sp, #16]
 8013d98:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d9c:	930e      	str	r3, [sp, #56]	@ 0x38
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	ddb5      	ble.n	8013d0e <_dtoa_r+0x902>
 8013da2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d100      	bne.n	8013daa <_dtoa_r+0x99e>
 8013da8:	e107      	b.n	8013fba <_dtoa_r+0xbae>
 8013daa:	2c00      	cmp	r4, #0
 8013dac:	dd05      	ble.n	8013dba <_dtoa_r+0x9ae>
 8013dae:	0039      	movs	r1, r7
 8013db0:	0022      	movs	r2, r4
 8013db2:	9803      	ldr	r0, [sp, #12]
 8013db4:	f000 fc3a 	bl	801462c <__lshift>
 8013db8:	0007      	movs	r7, r0
 8013dba:	9704      	str	r7, [sp, #16]
 8013dbc:	2d00      	cmp	r5, #0
 8013dbe:	d020      	beq.n	8013e02 <_dtoa_r+0x9f6>
 8013dc0:	6879      	ldr	r1, [r7, #4]
 8013dc2:	9803      	ldr	r0, [sp, #12]
 8013dc4:	f000 fa18 	bl	80141f8 <_Balloc>
 8013dc8:	1e04      	subs	r4, r0, #0
 8013dca:	d10c      	bne.n	8013de6 <_dtoa_r+0x9da>
 8013dcc:	0022      	movs	r2, r4
 8013dce:	4b2e      	ldr	r3, [pc, #184]	@ (8013e88 <_dtoa_r+0xa7c>)
 8013dd0:	482e      	ldr	r0, [pc, #184]	@ (8013e8c <_dtoa_r+0xa80>)
 8013dd2:	492f      	ldr	r1, [pc, #188]	@ (8013e90 <_dtoa_r+0xa84>)
 8013dd4:	f7ff fb2f 	bl	8013436 <_dtoa_r+0x2a>
 8013dd8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8013dda:	0037      	movs	r7, r6
 8013ddc:	e7ab      	b.n	8013d36 <_dtoa_r+0x92a>
 8013dde:	9b04      	ldr	r3, [sp, #16]
 8013de0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8013de2:	930c      	str	r3, [sp, #48]	@ 0x30
 8013de4:	e7f9      	b.n	8013dda <_dtoa_r+0x9ce>
 8013de6:	0039      	movs	r1, r7
 8013de8:	693a      	ldr	r2, [r7, #16]
 8013dea:	310c      	adds	r1, #12
 8013dec:	3202      	adds	r2, #2
 8013dee:	0092      	lsls	r2, r2, #2
 8013df0:	300c      	adds	r0, #12
 8013df2:	f7ff fa7d 	bl	80132f0 <memcpy>
 8013df6:	2201      	movs	r2, #1
 8013df8:	0021      	movs	r1, r4
 8013dfa:	9803      	ldr	r0, [sp, #12]
 8013dfc:	f000 fc16 	bl	801462c <__lshift>
 8013e00:	9004      	str	r0, [sp, #16]
 8013e02:	9b08      	ldr	r3, [sp, #32]
 8013e04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013e06:	9306      	str	r3, [sp, #24]
 8013e08:	3b01      	subs	r3, #1
 8013e0a:	189b      	adds	r3, r3, r2
 8013e0c:	2201      	movs	r2, #1
 8013e0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013e10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e12:	4013      	ands	r3, r2
 8013e14:	930e      	str	r3, [sp, #56]	@ 0x38
 8013e16:	0031      	movs	r1, r6
 8013e18:	9805      	ldr	r0, [sp, #20]
 8013e1a:	f7ff fa72 	bl	8013302 <quorem>
 8013e1e:	0039      	movs	r1, r7
 8013e20:	0005      	movs	r5, r0
 8013e22:	900a      	str	r0, [sp, #40]	@ 0x28
 8013e24:	9805      	ldr	r0, [sp, #20]
 8013e26:	f000 fc6d 	bl	8014704 <__mcmp>
 8013e2a:	9a04      	ldr	r2, [sp, #16]
 8013e2c:	900d      	str	r0, [sp, #52]	@ 0x34
 8013e2e:	0031      	movs	r1, r6
 8013e30:	9803      	ldr	r0, [sp, #12]
 8013e32:	f000 fc83 	bl	801473c <__mdiff>
 8013e36:	2201      	movs	r2, #1
 8013e38:	68c3      	ldr	r3, [r0, #12]
 8013e3a:	0004      	movs	r4, r0
 8013e3c:	3530      	adds	r5, #48	@ 0x30
 8013e3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d104      	bne.n	8013e4e <_dtoa_r+0xa42>
 8013e44:	0001      	movs	r1, r0
 8013e46:	9805      	ldr	r0, [sp, #20]
 8013e48:	f000 fc5c 	bl	8014704 <__mcmp>
 8013e4c:	9009      	str	r0, [sp, #36]	@ 0x24
 8013e4e:	0021      	movs	r1, r4
 8013e50:	9803      	ldr	r0, [sp, #12]
 8013e52:	f000 fa15 	bl	8014280 <_Bfree>
 8013e56:	9b06      	ldr	r3, [sp, #24]
 8013e58:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013e5a:	1c5c      	adds	r4, r3, #1
 8013e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e5e:	4313      	orrs	r3, r2
 8013e60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013e62:	4313      	orrs	r3, r2
 8013e64:	d116      	bne.n	8013e94 <_dtoa_r+0xa88>
 8013e66:	2d39      	cmp	r5, #57	@ 0x39
 8013e68:	d02f      	beq.n	8013eca <_dtoa_r+0xabe>
 8013e6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	dd01      	ble.n	8013e74 <_dtoa_r+0xa68>
 8013e70:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8013e72:	3531      	adds	r5, #49	@ 0x31
 8013e74:	9b06      	ldr	r3, [sp, #24]
 8013e76:	701d      	strb	r5, [r3, #0]
 8013e78:	e532      	b.n	80138e0 <_dtoa_r+0x4d4>
 8013e7a:	46c0      	nop			@ (mov r8, r8)
 8013e7c:	40240000 	.word	0x40240000
 8013e80:	00000433 	.word	0x00000433
 8013e84:	7ff00000 	.word	0x7ff00000
 8013e88:	08018a32 	.word	0x08018a32
 8013e8c:	080189da 	.word	0x080189da
 8013e90:	000002ef 	.word	0x000002ef
 8013e94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	db04      	blt.n	8013ea4 <_dtoa_r+0xa98>
 8013e9a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013e9c:	4313      	orrs	r3, r2
 8013e9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013ea0:	4313      	orrs	r3, r2
 8013ea2:	d11e      	bne.n	8013ee2 <_dtoa_r+0xad6>
 8013ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	dde4      	ble.n	8013e74 <_dtoa_r+0xa68>
 8013eaa:	9905      	ldr	r1, [sp, #20]
 8013eac:	2201      	movs	r2, #1
 8013eae:	9803      	ldr	r0, [sp, #12]
 8013eb0:	f000 fbbc 	bl	801462c <__lshift>
 8013eb4:	0031      	movs	r1, r6
 8013eb6:	9005      	str	r0, [sp, #20]
 8013eb8:	f000 fc24 	bl	8014704 <__mcmp>
 8013ebc:	2800      	cmp	r0, #0
 8013ebe:	dc02      	bgt.n	8013ec6 <_dtoa_r+0xaba>
 8013ec0:	d1d8      	bne.n	8013e74 <_dtoa_r+0xa68>
 8013ec2:	07eb      	lsls	r3, r5, #31
 8013ec4:	d5d6      	bpl.n	8013e74 <_dtoa_r+0xa68>
 8013ec6:	2d39      	cmp	r5, #57	@ 0x39
 8013ec8:	d1d2      	bne.n	8013e70 <_dtoa_r+0xa64>
 8013eca:	2339      	movs	r3, #57	@ 0x39
 8013ecc:	9a06      	ldr	r2, [sp, #24]
 8013ece:	7013      	strb	r3, [r2, #0]
 8013ed0:	0023      	movs	r3, r4
 8013ed2:	001c      	movs	r4, r3
 8013ed4:	3b01      	subs	r3, #1
 8013ed6:	781a      	ldrb	r2, [r3, #0]
 8013ed8:	2a39      	cmp	r2, #57	@ 0x39
 8013eda:	d050      	beq.n	8013f7e <_dtoa_r+0xb72>
 8013edc:	3201      	adds	r2, #1
 8013ede:	701a      	strb	r2, [r3, #0]
 8013ee0:	e4fe      	b.n	80138e0 <_dtoa_r+0x4d4>
 8013ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	dd03      	ble.n	8013ef0 <_dtoa_r+0xae4>
 8013ee8:	2d39      	cmp	r5, #57	@ 0x39
 8013eea:	d0ee      	beq.n	8013eca <_dtoa_r+0xabe>
 8013eec:	3501      	adds	r5, #1
 8013eee:	e7c1      	b.n	8013e74 <_dtoa_r+0xa68>
 8013ef0:	9b06      	ldr	r3, [sp, #24]
 8013ef2:	9a06      	ldr	r2, [sp, #24]
 8013ef4:	701d      	strb	r5, [r3, #0]
 8013ef6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013ef8:	4293      	cmp	r3, r2
 8013efa:	d02b      	beq.n	8013f54 <_dtoa_r+0xb48>
 8013efc:	2300      	movs	r3, #0
 8013efe:	220a      	movs	r2, #10
 8013f00:	9905      	ldr	r1, [sp, #20]
 8013f02:	9803      	ldr	r0, [sp, #12]
 8013f04:	f000 f9e0 	bl	80142c8 <__multadd>
 8013f08:	9b04      	ldr	r3, [sp, #16]
 8013f0a:	9005      	str	r0, [sp, #20]
 8013f0c:	429f      	cmp	r7, r3
 8013f0e:	d109      	bne.n	8013f24 <_dtoa_r+0xb18>
 8013f10:	0039      	movs	r1, r7
 8013f12:	2300      	movs	r3, #0
 8013f14:	220a      	movs	r2, #10
 8013f16:	9803      	ldr	r0, [sp, #12]
 8013f18:	f000 f9d6 	bl	80142c8 <__multadd>
 8013f1c:	0007      	movs	r7, r0
 8013f1e:	9004      	str	r0, [sp, #16]
 8013f20:	9406      	str	r4, [sp, #24]
 8013f22:	e778      	b.n	8013e16 <_dtoa_r+0xa0a>
 8013f24:	0039      	movs	r1, r7
 8013f26:	2300      	movs	r3, #0
 8013f28:	220a      	movs	r2, #10
 8013f2a:	9803      	ldr	r0, [sp, #12]
 8013f2c:	f000 f9cc 	bl	80142c8 <__multadd>
 8013f30:	2300      	movs	r3, #0
 8013f32:	0007      	movs	r7, r0
 8013f34:	220a      	movs	r2, #10
 8013f36:	9904      	ldr	r1, [sp, #16]
 8013f38:	9803      	ldr	r0, [sp, #12]
 8013f3a:	f000 f9c5 	bl	80142c8 <__multadd>
 8013f3e:	9004      	str	r0, [sp, #16]
 8013f40:	e7ee      	b.n	8013f20 <_dtoa_r+0xb14>
 8013f42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013f44:	2401      	movs	r4, #1
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	dd00      	ble.n	8013f4c <_dtoa_r+0xb40>
 8013f4a:	001c      	movs	r4, r3
 8013f4c:	9704      	str	r7, [sp, #16]
 8013f4e:	2700      	movs	r7, #0
 8013f50:	9b08      	ldr	r3, [sp, #32]
 8013f52:	191c      	adds	r4, r3, r4
 8013f54:	9905      	ldr	r1, [sp, #20]
 8013f56:	2201      	movs	r2, #1
 8013f58:	9803      	ldr	r0, [sp, #12]
 8013f5a:	f000 fb67 	bl	801462c <__lshift>
 8013f5e:	0031      	movs	r1, r6
 8013f60:	9005      	str	r0, [sp, #20]
 8013f62:	f000 fbcf 	bl	8014704 <__mcmp>
 8013f66:	2800      	cmp	r0, #0
 8013f68:	dcb2      	bgt.n	8013ed0 <_dtoa_r+0xac4>
 8013f6a:	d101      	bne.n	8013f70 <_dtoa_r+0xb64>
 8013f6c:	07ed      	lsls	r5, r5, #31
 8013f6e:	d4af      	bmi.n	8013ed0 <_dtoa_r+0xac4>
 8013f70:	0023      	movs	r3, r4
 8013f72:	001c      	movs	r4, r3
 8013f74:	3b01      	subs	r3, #1
 8013f76:	781a      	ldrb	r2, [r3, #0]
 8013f78:	2a30      	cmp	r2, #48	@ 0x30
 8013f7a:	d0fa      	beq.n	8013f72 <_dtoa_r+0xb66>
 8013f7c:	e4b0      	b.n	80138e0 <_dtoa_r+0x4d4>
 8013f7e:	9a08      	ldr	r2, [sp, #32]
 8013f80:	429a      	cmp	r2, r3
 8013f82:	d1a6      	bne.n	8013ed2 <_dtoa_r+0xac6>
 8013f84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013f86:	3301      	adds	r3, #1
 8013f88:	930c      	str	r3, [sp, #48]	@ 0x30
 8013f8a:	2331      	movs	r3, #49	@ 0x31
 8013f8c:	7013      	strb	r3, [r2, #0]
 8013f8e:	e4a7      	b.n	80138e0 <_dtoa_r+0x4d4>
 8013f90:	4b14      	ldr	r3, [pc, #80]	@ (8013fe4 <_dtoa_r+0xbd8>)
 8013f92:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8013f94:	9308      	str	r3, [sp, #32]
 8013f96:	4b14      	ldr	r3, [pc, #80]	@ (8013fe8 <_dtoa_r+0xbdc>)
 8013f98:	2a00      	cmp	r2, #0
 8013f9a:	d001      	beq.n	8013fa0 <_dtoa_r+0xb94>
 8013f9c:	f7ff fa7e 	bl	801349c <_dtoa_r+0x90>
 8013fa0:	f7ff fa7e 	bl	80134a0 <_dtoa_r+0x94>
 8013fa4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013fa6:	2b01      	cmp	r3, #1
 8013fa8:	dc00      	bgt.n	8013fac <_dtoa_r+0xba0>
 8013faa:	e648      	b.n	8013c3e <_dtoa_r+0x832>
 8013fac:	2001      	movs	r0, #1
 8013fae:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8013fb0:	e665      	b.n	8013c7e <_dtoa_r+0x872>
 8013fb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	dc00      	bgt.n	8013fba <_dtoa_r+0xbae>
 8013fb8:	e6a9      	b.n	8013d0e <_dtoa_r+0x902>
 8013fba:	2400      	movs	r4, #0
 8013fbc:	0031      	movs	r1, r6
 8013fbe:	9805      	ldr	r0, [sp, #20]
 8013fc0:	f7ff f99f 	bl	8013302 <quorem>
 8013fc4:	9b08      	ldr	r3, [sp, #32]
 8013fc6:	3030      	adds	r0, #48	@ 0x30
 8013fc8:	5518      	strb	r0, [r3, r4]
 8013fca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013fcc:	3401      	adds	r4, #1
 8013fce:	0005      	movs	r5, r0
 8013fd0:	42a3      	cmp	r3, r4
 8013fd2:	ddb6      	ble.n	8013f42 <_dtoa_r+0xb36>
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	220a      	movs	r2, #10
 8013fd8:	9905      	ldr	r1, [sp, #20]
 8013fda:	9803      	ldr	r0, [sp, #12]
 8013fdc:	f000 f974 	bl	80142c8 <__multadd>
 8013fe0:	9005      	str	r0, [sp, #20]
 8013fe2:	e7eb      	b.n	8013fbc <_dtoa_r+0xbb0>
 8013fe4:	080189b6 	.word	0x080189b6
 8013fe8:	080189be 	.word	0x080189be

08013fec <_free_r>:
 8013fec:	b570      	push	{r4, r5, r6, lr}
 8013fee:	0005      	movs	r5, r0
 8013ff0:	1e0c      	subs	r4, r1, #0
 8013ff2:	d010      	beq.n	8014016 <_free_r+0x2a>
 8013ff4:	3c04      	subs	r4, #4
 8013ff6:	6823      	ldr	r3, [r4, #0]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	da00      	bge.n	8013ffe <_free_r+0x12>
 8013ffc:	18e4      	adds	r4, r4, r3
 8013ffe:	0028      	movs	r0, r5
 8014000:	f000 f8ea 	bl	80141d8 <__malloc_lock>
 8014004:	4a1d      	ldr	r2, [pc, #116]	@ (801407c <_free_r+0x90>)
 8014006:	6813      	ldr	r3, [r2, #0]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d105      	bne.n	8014018 <_free_r+0x2c>
 801400c:	6063      	str	r3, [r4, #4]
 801400e:	6014      	str	r4, [r2, #0]
 8014010:	0028      	movs	r0, r5
 8014012:	f000 f8e9 	bl	80141e8 <__malloc_unlock>
 8014016:	bd70      	pop	{r4, r5, r6, pc}
 8014018:	42a3      	cmp	r3, r4
 801401a:	d908      	bls.n	801402e <_free_r+0x42>
 801401c:	6820      	ldr	r0, [r4, #0]
 801401e:	1821      	adds	r1, r4, r0
 8014020:	428b      	cmp	r3, r1
 8014022:	d1f3      	bne.n	801400c <_free_r+0x20>
 8014024:	6819      	ldr	r1, [r3, #0]
 8014026:	685b      	ldr	r3, [r3, #4]
 8014028:	1809      	adds	r1, r1, r0
 801402a:	6021      	str	r1, [r4, #0]
 801402c:	e7ee      	b.n	801400c <_free_r+0x20>
 801402e:	001a      	movs	r2, r3
 8014030:	685b      	ldr	r3, [r3, #4]
 8014032:	2b00      	cmp	r3, #0
 8014034:	d001      	beq.n	801403a <_free_r+0x4e>
 8014036:	42a3      	cmp	r3, r4
 8014038:	d9f9      	bls.n	801402e <_free_r+0x42>
 801403a:	6811      	ldr	r1, [r2, #0]
 801403c:	1850      	adds	r0, r2, r1
 801403e:	42a0      	cmp	r0, r4
 8014040:	d10b      	bne.n	801405a <_free_r+0x6e>
 8014042:	6820      	ldr	r0, [r4, #0]
 8014044:	1809      	adds	r1, r1, r0
 8014046:	1850      	adds	r0, r2, r1
 8014048:	6011      	str	r1, [r2, #0]
 801404a:	4283      	cmp	r3, r0
 801404c:	d1e0      	bne.n	8014010 <_free_r+0x24>
 801404e:	6818      	ldr	r0, [r3, #0]
 8014050:	685b      	ldr	r3, [r3, #4]
 8014052:	1841      	adds	r1, r0, r1
 8014054:	6011      	str	r1, [r2, #0]
 8014056:	6053      	str	r3, [r2, #4]
 8014058:	e7da      	b.n	8014010 <_free_r+0x24>
 801405a:	42a0      	cmp	r0, r4
 801405c:	d902      	bls.n	8014064 <_free_r+0x78>
 801405e:	230c      	movs	r3, #12
 8014060:	602b      	str	r3, [r5, #0]
 8014062:	e7d5      	b.n	8014010 <_free_r+0x24>
 8014064:	6820      	ldr	r0, [r4, #0]
 8014066:	1821      	adds	r1, r4, r0
 8014068:	428b      	cmp	r3, r1
 801406a:	d103      	bne.n	8014074 <_free_r+0x88>
 801406c:	6819      	ldr	r1, [r3, #0]
 801406e:	685b      	ldr	r3, [r3, #4]
 8014070:	1809      	adds	r1, r1, r0
 8014072:	6021      	str	r1, [r4, #0]
 8014074:	6063      	str	r3, [r4, #4]
 8014076:	6054      	str	r4, [r2, #4]
 8014078:	e7ca      	b.n	8014010 <_free_r+0x24>
 801407a:	46c0      	nop			@ (mov r8, r8)
 801407c:	20001e9c 	.word	0x20001e9c

08014080 <malloc>:
 8014080:	b510      	push	{r4, lr}
 8014082:	4b03      	ldr	r3, [pc, #12]	@ (8014090 <malloc+0x10>)
 8014084:	0001      	movs	r1, r0
 8014086:	6818      	ldr	r0, [r3, #0]
 8014088:	f000 f826 	bl	80140d8 <_malloc_r>
 801408c:	bd10      	pop	{r4, pc}
 801408e:	46c0      	nop			@ (mov r8, r8)
 8014090:	20000214 	.word	0x20000214

08014094 <sbrk_aligned>:
 8014094:	b570      	push	{r4, r5, r6, lr}
 8014096:	4e0f      	ldr	r6, [pc, #60]	@ (80140d4 <sbrk_aligned+0x40>)
 8014098:	000d      	movs	r5, r1
 801409a:	6831      	ldr	r1, [r6, #0]
 801409c:	0004      	movs	r4, r0
 801409e:	2900      	cmp	r1, #0
 80140a0:	d102      	bne.n	80140a8 <sbrk_aligned+0x14>
 80140a2:	f000 fcf7 	bl	8014a94 <_sbrk_r>
 80140a6:	6030      	str	r0, [r6, #0]
 80140a8:	0029      	movs	r1, r5
 80140aa:	0020      	movs	r0, r4
 80140ac:	f000 fcf2 	bl	8014a94 <_sbrk_r>
 80140b0:	1c43      	adds	r3, r0, #1
 80140b2:	d103      	bne.n	80140bc <sbrk_aligned+0x28>
 80140b4:	2501      	movs	r5, #1
 80140b6:	426d      	negs	r5, r5
 80140b8:	0028      	movs	r0, r5
 80140ba:	bd70      	pop	{r4, r5, r6, pc}
 80140bc:	2303      	movs	r3, #3
 80140be:	1cc5      	adds	r5, r0, #3
 80140c0:	439d      	bics	r5, r3
 80140c2:	42a8      	cmp	r0, r5
 80140c4:	d0f8      	beq.n	80140b8 <sbrk_aligned+0x24>
 80140c6:	1a29      	subs	r1, r5, r0
 80140c8:	0020      	movs	r0, r4
 80140ca:	f000 fce3 	bl	8014a94 <_sbrk_r>
 80140ce:	3001      	adds	r0, #1
 80140d0:	d1f2      	bne.n	80140b8 <sbrk_aligned+0x24>
 80140d2:	e7ef      	b.n	80140b4 <sbrk_aligned+0x20>
 80140d4:	20001e98 	.word	0x20001e98

080140d8 <_malloc_r>:
 80140d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80140da:	2203      	movs	r2, #3
 80140dc:	1ccb      	adds	r3, r1, #3
 80140de:	4393      	bics	r3, r2
 80140e0:	3308      	adds	r3, #8
 80140e2:	0005      	movs	r5, r0
 80140e4:	001f      	movs	r7, r3
 80140e6:	2b0c      	cmp	r3, #12
 80140e8:	d234      	bcs.n	8014154 <_malloc_r+0x7c>
 80140ea:	270c      	movs	r7, #12
 80140ec:	42b9      	cmp	r1, r7
 80140ee:	d833      	bhi.n	8014158 <_malloc_r+0x80>
 80140f0:	0028      	movs	r0, r5
 80140f2:	f000 f871 	bl	80141d8 <__malloc_lock>
 80140f6:	4e37      	ldr	r6, [pc, #220]	@ (80141d4 <_malloc_r+0xfc>)
 80140f8:	6833      	ldr	r3, [r6, #0]
 80140fa:	001c      	movs	r4, r3
 80140fc:	2c00      	cmp	r4, #0
 80140fe:	d12f      	bne.n	8014160 <_malloc_r+0x88>
 8014100:	0039      	movs	r1, r7
 8014102:	0028      	movs	r0, r5
 8014104:	f7ff ffc6 	bl	8014094 <sbrk_aligned>
 8014108:	0004      	movs	r4, r0
 801410a:	1c43      	adds	r3, r0, #1
 801410c:	d15f      	bne.n	80141ce <_malloc_r+0xf6>
 801410e:	6834      	ldr	r4, [r6, #0]
 8014110:	9400      	str	r4, [sp, #0]
 8014112:	9b00      	ldr	r3, [sp, #0]
 8014114:	2b00      	cmp	r3, #0
 8014116:	d14a      	bne.n	80141ae <_malloc_r+0xd6>
 8014118:	2c00      	cmp	r4, #0
 801411a:	d052      	beq.n	80141c2 <_malloc_r+0xea>
 801411c:	6823      	ldr	r3, [r4, #0]
 801411e:	0028      	movs	r0, r5
 8014120:	18e3      	adds	r3, r4, r3
 8014122:	9900      	ldr	r1, [sp, #0]
 8014124:	9301      	str	r3, [sp, #4]
 8014126:	f000 fcb5 	bl	8014a94 <_sbrk_r>
 801412a:	9b01      	ldr	r3, [sp, #4]
 801412c:	4283      	cmp	r3, r0
 801412e:	d148      	bne.n	80141c2 <_malloc_r+0xea>
 8014130:	6823      	ldr	r3, [r4, #0]
 8014132:	0028      	movs	r0, r5
 8014134:	1aff      	subs	r7, r7, r3
 8014136:	0039      	movs	r1, r7
 8014138:	f7ff ffac 	bl	8014094 <sbrk_aligned>
 801413c:	3001      	adds	r0, #1
 801413e:	d040      	beq.n	80141c2 <_malloc_r+0xea>
 8014140:	6823      	ldr	r3, [r4, #0]
 8014142:	19db      	adds	r3, r3, r7
 8014144:	6023      	str	r3, [r4, #0]
 8014146:	6833      	ldr	r3, [r6, #0]
 8014148:	685a      	ldr	r2, [r3, #4]
 801414a:	2a00      	cmp	r2, #0
 801414c:	d133      	bne.n	80141b6 <_malloc_r+0xde>
 801414e:	9b00      	ldr	r3, [sp, #0]
 8014150:	6033      	str	r3, [r6, #0]
 8014152:	e019      	b.n	8014188 <_malloc_r+0xb0>
 8014154:	2b00      	cmp	r3, #0
 8014156:	dac9      	bge.n	80140ec <_malloc_r+0x14>
 8014158:	230c      	movs	r3, #12
 801415a:	602b      	str	r3, [r5, #0]
 801415c:	2000      	movs	r0, #0
 801415e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014160:	6821      	ldr	r1, [r4, #0]
 8014162:	1bc9      	subs	r1, r1, r7
 8014164:	d420      	bmi.n	80141a8 <_malloc_r+0xd0>
 8014166:	290b      	cmp	r1, #11
 8014168:	d90a      	bls.n	8014180 <_malloc_r+0xa8>
 801416a:	19e2      	adds	r2, r4, r7
 801416c:	6027      	str	r7, [r4, #0]
 801416e:	42a3      	cmp	r3, r4
 8014170:	d104      	bne.n	801417c <_malloc_r+0xa4>
 8014172:	6032      	str	r2, [r6, #0]
 8014174:	6863      	ldr	r3, [r4, #4]
 8014176:	6011      	str	r1, [r2, #0]
 8014178:	6053      	str	r3, [r2, #4]
 801417a:	e005      	b.n	8014188 <_malloc_r+0xb0>
 801417c:	605a      	str	r2, [r3, #4]
 801417e:	e7f9      	b.n	8014174 <_malloc_r+0x9c>
 8014180:	6862      	ldr	r2, [r4, #4]
 8014182:	42a3      	cmp	r3, r4
 8014184:	d10e      	bne.n	80141a4 <_malloc_r+0xcc>
 8014186:	6032      	str	r2, [r6, #0]
 8014188:	0028      	movs	r0, r5
 801418a:	f000 f82d 	bl	80141e8 <__malloc_unlock>
 801418e:	0020      	movs	r0, r4
 8014190:	2207      	movs	r2, #7
 8014192:	300b      	adds	r0, #11
 8014194:	1d23      	adds	r3, r4, #4
 8014196:	4390      	bics	r0, r2
 8014198:	1ac2      	subs	r2, r0, r3
 801419a:	4298      	cmp	r0, r3
 801419c:	d0df      	beq.n	801415e <_malloc_r+0x86>
 801419e:	1a1b      	subs	r3, r3, r0
 80141a0:	50a3      	str	r3, [r4, r2]
 80141a2:	e7dc      	b.n	801415e <_malloc_r+0x86>
 80141a4:	605a      	str	r2, [r3, #4]
 80141a6:	e7ef      	b.n	8014188 <_malloc_r+0xb0>
 80141a8:	0023      	movs	r3, r4
 80141aa:	6864      	ldr	r4, [r4, #4]
 80141ac:	e7a6      	b.n	80140fc <_malloc_r+0x24>
 80141ae:	9c00      	ldr	r4, [sp, #0]
 80141b0:	6863      	ldr	r3, [r4, #4]
 80141b2:	9300      	str	r3, [sp, #0]
 80141b4:	e7ad      	b.n	8014112 <_malloc_r+0x3a>
 80141b6:	001a      	movs	r2, r3
 80141b8:	685b      	ldr	r3, [r3, #4]
 80141ba:	42a3      	cmp	r3, r4
 80141bc:	d1fb      	bne.n	80141b6 <_malloc_r+0xde>
 80141be:	2300      	movs	r3, #0
 80141c0:	e7da      	b.n	8014178 <_malloc_r+0xa0>
 80141c2:	230c      	movs	r3, #12
 80141c4:	0028      	movs	r0, r5
 80141c6:	602b      	str	r3, [r5, #0]
 80141c8:	f000 f80e 	bl	80141e8 <__malloc_unlock>
 80141cc:	e7c6      	b.n	801415c <_malloc_r+0x84>
 80141ce:	6007      	str	r7, [r0, #0]
 80141d0:	e7da      	b.n	8014188 <_malloc_r+0xb0>
 80141d2:	46c0      	nop			@ (mov r8, r8)
 80141d4:	20001e9c 	.word	0x20001e9c

080141d8 <__malloc_lock>:
 80141d8:	b510      	push	{r4, lr}
 80141da:	4802      	ldr	r0, [pc, #8]	@ (80141e4 <__malloc_lock+0xc>)
 80141dc:	f7ff f87b 	bl	80132d6 <__retarget_lock_acquire_recursive>
 80141e0:	bd10      	pop	{r4, pc}
 80141e2:	46c0      	nop			@ (mov r8, r8)
 80141e4:	20001e94 	.word	0x20001e94

080141e8 <__malloc_unlock>:
 80141e8:	b510      	push	{r4, lr}
 80141ea:	4802      	ldr	r0, [pc, #8]	@ (80141f4 <__malloc_unlock+0xc>)
 80141ec:	f7ff f874 	bl	80132d8 <__retarget_lock_release_recursive>
 80141f0:	bd10      	pop	{r4, pc}
 80141f2:	46c0      	nop			@ (mov r8, r8)
 80141f4:	20001e94 	.word	0x20001e94

080141f8 <_Balloc>:
 80141f8:	b570      	push	{r4, r5, r6, lr}
 80141fa:	69c5      	ldr	r5, [r0, #28]
 80141fc:	0006      	movs	r6, r0
 80141fe:	000c      	movs	r4, r1
 8014200:	2d00      	cmp	r5, #0
 8014202:	d10e      	bne.n	8014222 <_Balloc+0x2a>
 8014204:	2010      	movs	r0, #16
 8014206:	f7ff ff3b 	bl	8014080 <malloc>
 801420a:	1e02      	subs	r2, r0, #0
 801420c:	61f0      	str	r0, [r6, #28]
 801420e:	d104      	bne.n	801421a <_Balloc+0x22>
 8014210:	216b      	movs	r1, #107	@ 0x6b
 8014212:	4b19      	ldr	r3, [pc, #100]	@ (8014278 <_Balloc+0x80>)
 8014214:	4819      	ldr	r0, [pc, #100]	@ (801427c <_Balloc+0x84>)
 8014216:	f000 fc4f 	bl	8014ab8 <__assert_func>
 801421a:	6045      	str	r5, [r0, #4]
 801421c:	6085      	str	r5, [r0, #8]
 801421e:	6005      	str	r5, [r0, #0]
 8014220:	60c5      	str	r5, [r0, #12]
 8014222:	69f5      	ldr	r5, [r6, #28]
 8014224:	68eb      	ldr	r3, [r5, #12]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d013      	beq.n	8014252 <_Balloc+0x5a>
 801422a:	69f3      	ldr	r3, [r6, #28]
 801422c:	00a2      	lsls	r2, r4, #2
 801422e:	68db      	ldr	r3, [r3, #12]
 8014230:	189b      	adds	r3, r3, r2
 8014232:	6818      	ldr	r0, [r3, #0]
 8014234:	2800      	cmp	r0, #0
 8014236:	d118      	bne.n	801426a <_Balloc+0x72>
 8014238:	2101      	movs	r1, #1
 801423a:	000d      	movs	r5, r1
 801423c:	40a5      	lsls	r5, r4
 801423e:	1d6a      	adds	r2, r5, #5
 8014240:	0030      	movs	r0, r6
 8014242:	0092      	lsls	r2, r2, #2
 8014244:	f000 fc56 	bl	8014af4 <_calloc_r>
 8014248:	2800      	cmp	r0, #0
 801424a:	d00c      	beq.n	8014266 <_Balloc+0x6e>
 801424c:	6044      	str	r4, [r0, #4]
 801424e:	6085      	str	r5, [r0, #8]
 8014250:	e00d      	b.n	801426e <_Balloc+0x76>
 8014252:	2221      	movs	r2, #33	@ 0x21
 8014254:	2104      	movs	r1, #4
 8014256:	0030      	movs	r0, r6
 8014258:	f000 fc4c 	bl	8014af4 <_calloc_r>
 801425c:	69f3      	ldr	r3, [r6, #28]
 801425e:	60e8      	str	r0, [r5, #12]
 8014260:	68db      	ldr	r3, [r3, #12]
 8014262:	2b00      	cmp	r3, #0
 8014264:	d1e1      	bne.n	801422a <_Balloc+0x32>
 8014266:	2000      	movs	r0, #0
 8014268:	bd70      	pop	{r4, r5, r6, pc}
 801426a:	6802      	ldr	r2, [r0, #0]
 801426c:	601a      	str	r2, [r3, #0]
 801426e:	2300      	movs	r3, #0
 8014270:	6103      	str	r3, [r0, #16]
 8014272:	60c3      	str	r3, [r0, #12]
 8014274:	e7f8      	b.n	8014268 <_Balloc+0x70>
 8014276:	46c0      	nop			@ (mov r8, r8)
 8014278:	080189c3 	.word	0x080189c3
 801427c:	08018a43 	.word	0x08018a43

08014280 <_Bfree>:
 8014280:	b570      	push	{r4, r5, r6, lr}
 8014282:	69c6      	ldr	r6, [r0, #28]
 8014284:	0005      	movs	r5, r0
 8014286:	000c      	movs	r4, r1
 8014288:	2e00      	cmp	r6, #0
 801428a:	d10e      	bne.n	80142aa <_Bfree+0x2a>
 801428c:	2010      	movs	r0, #16
 801428e:	f7ff fef7 	bl	8014080 <malloc>
 8014292:	1e02      	subs	r2, r0, #0
 8014294:	61e8      	str	r0, [r5, #28]
 8014296:	d104      	bne.n	80142a2 <_Bfree+0x22>
 8014298:	218f      	movs	r1, #143	@ 0x8f
 801429a:	4b09      	ldr	r3, [pc, #36]	@ (80142c0 <_Bfree+0x40>)
 801429c:	4809      	ldr	r0, [pc, #36]	@ (80142c4 <_Bfree+0x44>)
 801429e:	f000 fc0b 	bl	8014ab8 <__assert_func>
 80142a2:	6046      	str	r6, [r0, #4]
 80142a4:	6086      	str	r6, [r0, #8]
 80142a6:	6006      	str	r6, [r0, #0]
 80142a8:	60c6      	str	r6, [r0, #12]
 80142aa:	2c00      	cmp	r4, #0
 80142ac:	d007      	beq.n	80142be <_Bfree+0x3e>
 80142ae:	69eb      	ldr	r3, [r5, #28]
 80142b0:	6862      	ldr	r2, [r4, #4]
 80142b2:	68db      	ldr	r3, [r3, #12]
 80142b4:	0092      	lsls	r2, r2, #2
 80142b6:	189b      	adds	r3, r3, r2
 80142b8:	681a      	ldr	r2, [r3, #0]
 80142ba:	6022      	str	r2, [r4, #0]
 80142bc:	601c      	str	r4, [r3, #0]
 80142be:	bd70      	pop	{r4, r5, r6, pc}
 80142c0:	080189c3 	.word	0x080189c3
 80142c4:	08018a43 	.word	0x08018a43

080142c8 <__multadd>:
 80142c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80142ca:	000f      	movs	r7, r1
 80142cc:	9001      	str	r0, [sp, #4]
 80142ce:	000c      	movs	r4, r1
 80142d0:	001e      	movs	r6, r3
 80142d2:	2000      	movs	r0, #0
 80142d4:	690d      	ldr	r5, [r1, #16]
 80142d6:	3714      	adds	r7, #20
 80142d8:	683b      	ldr	r3, [r7, #0]
 80142da:	3001      	adds	r0, #1
 80142dc:	b299      	uxth	r1, r3
 80142de:	4351      	muls	r1, r2
 80142e0:	0c1b      	lsrs	r3, r3, #16
 80142e2:	4353      	muls	r3, r2
 80142e4:	1989      	adds	r1, r1, r6
 80142e6:	0c0e      	lsrs	r6, r1, #16
 80142e8:	199b      	adds	r3, r3, r6
 80142ea:	0c1e      	lsrs	r6, r3, #16
 80142ec:	b289      	uxth	r1, r1
 80142ee:	041b      	lsls	r3, r3, #16
 80142f0:	185b      	adds	r3, r3, r1
 80142f2:	c708      	stmia	r7!, {r3}
 80142f4:	4285      	cmp	r5, r0
 80142f6:	dcef      	bgt.n	80142d8 <__multadd+0x10>
 80142f8:	2e00      	cmp	r6, #0
 80142fa:	d022      	beq.n	8014342 <__multadd+0x7a>
 80142fc:	68a3      	ldr	r3, [r4, #8]
 80142fe:	42ab      	cmp	r3, r5
 8014300:	dc19      	bgt.n	8014336 <__multadd+0x6e>
 8014302:	6861      	ldr	r1, [r4, #4]
 8014304:	9801      	ldr	r0, [sp, #4]
 8014306:	3101      	adds	r1, #1
 8014308:	f7ff ff76 	bl	80141f8 <_Balloc>
 801430c:	1e07      	subs	r7, r0, #0
 801430e:	d105      	bne.n	801431c <__multadd+0x54>
 8014310:	003a      	movs	r2, r7
 8014312:	21ba      	movs	r1, #186	@ 0xba
 8014314:	4b0c      	ldr	r3, [pc, #48]	@ (8014348 <__multadd+0x80>)
 8014316:	480d      	ldr	r0, [pc, #52]	@ (801434c <__multadd+0x84>)
 8014318:	f000 fbce 	bl	8014ab8 <__assert_func>
 801431c:	0021      	movs	r1, r4
 801431e:	6922      	ldr	r2, [r4, #16]
 8014320:	310c      	adds	r1, #12
 8014322:	3202      	adds	r2, #2
 8014324:	0092      	lsls	r2, r2, #2
 8014326:	300c      	adds	r0, #12
 8014328:	f7fe ffe2 	bl	80132f0 <memcpy>
 801432c:	0021      	movs	r1, r4
 801432e:	9801      	ldr	r0, [sp, #4]
 8014330:	f7ff ffa6 	bl	8014280 <_Bfree>
 8014334:	003c      	movs	r4, r7
 8014336:	1d2b      	adds	r3, r5, #4
 8014338:	009b      	lsls	r3, r3, #2
 801433a:	18e3      	adds	r3, r4, r3
 801433c:	3501      	adds	r5, #1
 801433e:	605e      	str	r6, [r3, #4]
 8014340:	6125      	str	r5, [r4, #16]
 8014342:	0020      	movs	r0, r4
 8014344:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014346:	46c0      	nop			@ (mov r8, r8)
 8014348:	08018a32 	.word	0x08018a32
 801434c:	08018a43 	.word	0x08018a43

08014350 <__hi0bits>:
 8014350:	2280      	movs	r2, #128	@ 0x80
 8014352:	0003      	movs	r3, r0
 8014354:	0252      	lsls	r2, r2, #9
 8014356:	2000      	movs	r0, #0
 8014358:	4293      	cmp	r3, r2
 801435a:	d201      	bcs.n	8014360 <__hi0bits+0x10>
 801435c:	041b      	lsls	r3, r3, #16
 801435e:	3010      	adds	r0, #16
 8014360:	2280      	movs	r2, #128	@ 0x80
 8014362:	0452      	lsls	r2, r2, #17
 8014364:	4293      	cmp	r3, r2
 8014366:	d201      	bcs.n	801436c <__hi0bits+0x1c>
 8014368:	3008      	adds	r0, #8
 801436a:	021b      	lsls	r3, r3, #8
 801436c:	2280      	movs	r2, #128	@ 0x80
 801436e:	0552      	lsls	r2, r2, #21
 8014370:	4293      	cmp	r3, r2
 8014372:	d201      	bcs.n	8014378 <__hi0bits+0x28>
 8014374:	3004      	adds	r0, #4
 8014376:	011b      	lsls	r3, r3, #4
 8014378:	2280      	movs	r2, #128	@ 0x80
 801437a:	05d2      	lsls	r2, r2, #23
 801437c:	4293      	cmp	r3, r2
 801437e:	d201      	bcs.n	8014384 <__hi0bits+0x34>
 8014380:	3002      	adds	r0, #2
 8014382:	009b      	lsls	r3, r3, #2
 8014384:	2b00      	cmp	r3, #0
 8014386:	db03      	blt.n	8014390 <__hi0bits+0x40>
 8014388:	3001      	adds	r0, #1
 801438a:	4213      	tst	r3, r2
 801438c:	d100      	bne.n	8014390 <__hi0bits+0x40>
 801438e:	2020      	movs	r0, #32
 8014390:	4770      	bx	lr

08014392 <__lo0bits>:
 8014392:	6803      	ldr	r3, [r0, #0]
 8014394:	0001      	movs	r1, r0
 8014396:	2207      	movs	r2, #7
 8014398:	0018      	movs	r0, r3
 801439a:	4010      	ands	r0, r2
 801439c:	4213      	tst	r3, r2
 801439e:	d00d      	beq.n	80143bc <__lo0bits+0x2a>
 80143a0:	3a06      	subs	r2, #6
 80143a2:	2000      	movs	r0, #0
 80143a4:	4213      	tst	r3, r2
 80143a6:	d105      	bne.n	80143b4 <__lo0bits+0x22>
 80143a8:	3002      	adds	r0, #2
 80143aa:	4203      	tst	r3, r0
 80143ac:	d003      	beq.n	80143b6 <__lo0bits+0x24>
 80143ae:	40d3      	lsrs	r3, r2
 80143b0:	0010      	movs	r0, r2
 80143b2:	600b      	str	r3, [r1, #0]
 80143b4:	4770      	bx	lr
 80143b6:	089b      	lsrs	r3, r3, #2
 80143b8:	600b      	str	r3, [r1, #0]
 80143ba:	e7fb      	b.n	80143b4 <__lo0bits+0x22>
 80143bc:	b29a      	uxth	r2, r3
 80143be:	2a00      	cmp	r2, #0
 80143c0:	d101      	bne.n	80143c6 <__lo0bits+0x34>
 80143c2:	2010      	movs	r0, #16
 80143c4:	0c1b      	lsrs	r3, r3, #16
 80143c6:	b2da      	uxtb	r2, r3
 80143c8:	2a00      	cmp	r2, #0
 80143ca:	d101      	bne.n	80143d0 <__lo0bits+0x3e>
 80143cc:	3008      	adds	r0, #8
 80143ce:	0a1b      	lsrs	r3, r3, #8
 80143d0:	071a      	lsls	r2, r3, #28
 80143d2:	d101      	bne.n	80143d8 <__lo0bits+0x46>
 80143d4:	3004      	adds	r0, #4
 80143d6:	091b      	lsrs	r3, r3, #4
 80143d8:	079a      	lsls	r2, r3, #30
 80143da:	d101      	bne.n	80143e0 <__lo0bits+0x4e>
 80143dc:	3002      	adds	r0, #2
 80143de:	089b      	lsrs	r3, r3, #2
 80143e0:	07da      	lsls	r2, r3, #31
 80143e2:	d4e9      	bmi.n	80143b8 <__lo0bits+0x26>
 80143e4:	3001      	adds	r0, #1
 80143e6:	085b      	lsrs	r3, r3, #1
 80143e8:	d1e6      	bne.n	80143b8 <__lo0bits+0x26>
 80143ea:	2020      	movs	r0, #32
 80143ec:	e7e2      	b.n	80143b4 <__lo0bits+0x22>
	...

080143f0 <__i2b>:
 80143f0:	b510      	push	{r4, lr}
 80143f2:	000c      	movs	r4, r1
 80143f4:	2101      	movs	r1, #1
 80143f6:	f7ff feff 	bl	80141f8 <_Balloc>
 80143fa:	2800      	cmp	r0, #0
 80143fc:	d107      	bne.n	801440e <__i2b+0x1e>
 80143fe:	2146      	movs	r1, #70	@ 0x46
 8014400:	4c05      	ldr	r4, [pc, #20]	@ (8014418 <__i2b+0x28>)
 8014402:	0002      	movs	r2, r0
 8014404:	4b05      	ldr	r3, [pc, #20]	@ (801441c <__i2b+0x2c>)
 8014406:	0020      	movs	r0, r4
 8014408:	31ff      	adds	r1, #255	@ 0xff
 801440a:	f000 fb55 	bl	8014ab8 <__assert_func>
 801440e:	2301      	movs	r3, #1
 8014410:	6144      	str	r4, [r0, #20]
 8014412:	6103      	str	r3, [r0, #16]
 8014414:	bd10      	pop	{r4, pc}
 8014416:	46c0      	nop			@ (mov r8, r8)
 8014418:	08018a43 	.word	0x08018a43
 801441c:	08018a32 	.word	0x08018a32

08014420 <__multiply>:
 8014420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014422:	0014      	movs	r4, r2
 8014424:	690a      	ldr	r2, [r1, #16]
 8014426:	6923      	ldr	r3, [r4, #16]
 8014428:	000d      	movs	r5, r1
 801442a:	b089      	sub	sp, #36	@ 0x24
 801442c:	429a      	cmp	r2, r3
 801442e:	db02      	blt.n	8014436 <__multiply+0x16>
 8014430:	0023      	movs	r3, r4
 8014432:	000c      	movs	r4, r1
 8014434:	001d      	movs	r5, r3
 8014436:	6927      	ldr	r7, [r4, #16]
 8014438:	692e      	ldr	r6, [r5, #16]
 801443a:	6861      	ldr	r1, [r4, #4]
 801443c:	19bb      	adds	r3, r7, r6
 801443e:	9300      	str	r3, [sp, #0]
 8014440:	68a3      	ldr	r3, [r4, #8]
 8014442:	19ba      	adds	r2, r7, r6
 8014444:	4293      	cmp	r3, r2
 8014446:	da00      	bge.n	801444a <__multiply+0x2a>
 8014448:	3101      	adds	r1, #1
 801444a:	f7ff fed5 	bl	80141f8 <_Balloc>
 801444e:	4684      	mov	ip, r0
 8014450:	2800      	cmp	r0, #0
 8014452:	d106      	bne.n	8014462 <__multiply+0x42>
 8014454:	21b1      	movs	r1, #177	@ 0xb1
 8014456:	4662      	mov	r2, ip
 8014458:	4b44      	ldr	r3, [pc, #272]	@ (801456c <__multiply+0x14c>)
 801445a:	4845      	ldr	r0, [pc, #276]	@ (8014570 <__multiply+0x150>)
 801445c:	0049      	lsls	r1, r1, #1
 801445e:	f000 fb2b 	bl	8014ab8 <__assert_func>
 8014462:	0002      	movs	r2, r0
 8014464:	19bb      	adds	r3, r7, r6
 8014466:	3214      	adds	r2, #20
 8014468:	009b      	lsls	r3, r3, #2
 801446a:	18d3      	adds	r3, r2, r3
 801446c:	9301      	str	r3, [sp, #4]
 801446e:	2100      	movs	r1, #0
 8014470:	0013      	movs	r3, r2
 8014472:	9801      	ldr	r0, [sp, #4]
 8014474:	4283      	cmp	r3, r0
 8014476:	d328      	bcc.n	80144ca <__multiply+0xaa>
 8014478:	0023      	movs	r3, r4
 801447a:	00bf      	lsls	r7, r7, #2
 801447c:	3314      	adds	r3, #20
 801447e:	9304      	str	r3, [sp, #16]
 8014480:	3514      	adds	r5, #20
 8014482:	19db      	adds	r3, r3, r7
 8014484:	00b6      	lsls	r6, r6, #2
 8014486:	9302      	str	r3, [sp, #8]
 8014488:	19ab      	adds	r3, r5, r6
 801448a:	9307      	str	r3, [sp, #28]
 801448c:	2304      	movs	r3, #4
 801448e:	9305      	str	r3, [sp, #20]
 8014490:	0023      	movs	r3, r4
 8014492:	9902      	ldr	r1, [sp, #8]
 8014494:	3315      	adds	r3, #21
 8014496:	4299      	cmp	r1, r3
 8014498:	d305      	bcc.n	80144a6 <__multiply+0x86>
 801449a:	1b0c      	subs	r4, r1, r4
 801449c:	3c15      	subs	r4, #21
 801449e:	08a4      	lsrs	r4, r4, #2
 80144a0:	3401      	adds	r4, #1
 80144a2:	00a3      	lsls	r3, r4, #2
 80144a4:	9305      	str	r3, [sp, #20]
 80144a6:	9b07      	ldr	r3, [sp, #28]
 80144a8:	429d      	cmp	r5, r3
 80144aa:	d310      	bcc.n	80144ce <__multiply+0xae>
 80144ac:	9b00      	ldr	r3, [sp, #0]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	dd05      	ble.n	80144be <__multiply+0x9e>
 80144b2:	9b01      	ldr	r3, [sp, #4]
 80144b4:	3b04      	subs	r3, #4
 80144b6:	9301      	str	r3, [sp, #4]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d052      	beq.n	8014564 <__multiply+0x144>
 80144be:	4663      	mov	r3, ip
 80144c0:	4660      	mov	r0, ip
 80144c2:	9a00      	ldr	r2, [sp, #0]
 80144c4:	611a      	str	r2, [r3, #16]
 80144c6:	b009      	add	sp, #36	@ 0x24
 80144c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80144ca:	c302      	stmia	r3!, {r1}
 80144cc:	e7d1      	b.n	8014472 <__multiply+0x52>
 80144ce:	682c      	ldr	r4, [r5, #0]
 80144d0:	b2a4      	uxth	r4, r4
 80144d2:	2c00      	cmp	r4, #0
 80144d4:	d01f      	beq.n	8014516 <__multiply+0xf6>
 80144d6:	2300      	movs	r3, #0
 80144d8:	0017      	movs	r7, r2
 80144da:	9e04      	ldr	r6, [sp, #16]
 80144dc:	9303      	str	r3, [sp, #12]
 80144de:	ce08      	ldmia	r6!, {r3}
 80144e0:	6839      	ldr	r1, [r7, #0]
 80144e2:	9306      	str	r3, [sp, #24]
 80144e4:	466b      	mov	r3, sp
 80144e6:	8b1b      	ldrh	r3, [r3, #24]
 80144e8:	b288      	uxth	r0, r1
 80144ea:	4363      	muls	r3, r4
 80144ec:	181b      	adds	r3, r3, r0
 80144ee:	9803      	ldr	r0, [sp, #12]
 80144f0:	0c09      	lsrs	r1, r1, #16
 80144f2:	181b      	adds	r3, r3, r0
 80144f4:	9806      	ldr	r0, [sp, #24]
 80144f6:	0c00      	lsrs	r0, r0, #16
 80144f8:	4360      	muls	r0, r4
 80144fa:	1840      	adds	r0, r0, r1
 80144fc:	0c19      	lsrs	r1, r3, #16
 80144fe:	1841      	adds	r1, r0, r1
 8014500:	0c08      	lsrs	r0, r1, #16
 8014502:	b29b      	uxth	r3, r3
 8014504:	0409      	lsls	r1, r1, #16
 8014506:	4319      	orrs	r1, r3
 8014508:	9b02      	ldr	r3, [sp, #8]
 801450a:	9003      	str	r0, [sp, #12]
 801450c:	c702      	stmia	r7!, {r1}
 801450e:	42b3      	cmp	r3, r6
 8014510:	d8e5      	bhi.n	80144de <__multiply+0xbe>
 8014512:	9b05      	ldr	r3, [sp, #20]
 8014514:	50d0      	str	r0, [r2, r3]
 8014516:	682c      	ldr	r4, [r5, #0]
 8014518:	0c24      	lsrs	r4, r4, #16
 801451a:	d020      	beq.n	801455e <__multiply+0x13e>
 801451c:	2100      	movs	r1, #0
 801451e:	0010      	movs	r0, r2
 8014520:	6813      	ldr	r3, [r2, #0]
 8014522:	9e04      	ldr	r6, [sp, #16]
 8014524:	9103      	str	r1, [sp, #12]
 8014526:	6831      	ldr	r1, [r6, #0]
 8014528:	6807      	ldr	r7, [r0, #0]
 801452a:	b289      	uxth	r1, r1
 801452c:	4361      	muls	r1, r4
 801452e:	0c3f      	lsrs	r7, r7, #16
 8014530:	19c9      	adds	r1, r1, r7
 8014532:	9f03      	ldr	r7, [sp, #12]
 8014534:	b29b      	uxth	r3, r3
 8014536:	19c9      	adds	r1, r1, r7
 8014538:	040f      	lsls	r7, r1, #16
 801453a:	431f      	orrs	r7, r3
 801453c:	6007      	str	r7, [r0, #0]
 801453e:	ce80      	ldmia	r6!, {r7}
 8014540:	6843      	ldr	r3, [r0, #4]
 8014542:	0c3f      	lsrs	r7, r7, #16
 8014544:	4367      	muls	r7, r4
 8014546:	b29b      	uxth	r3, r3
 8014548:	0c09      	lsrs	r1, r1, #16
 801454a:	18fb      	adds	r3, r7, r3
 801454c:	185b      	adds	r3, r3, r1
 801454e:	0c19      	lsrs	r1, r3, #16
 8014550:	9103      	str	r1, [sp, #12]
 8014552:	9902      	ldr	r1, [sp, #8]
 8014554:	3004      	adds	r0, #4
 8014556:	42b1      	cmp	r1, r6
 8014558:	d8e5      	bhi.n	8014526 <__multiply+0x106>
 801455a:	9905      	ldr	r1, [sp, #20]
 801455c:	5053      	str	r3, [r2, r1]
 801455e:	3504      	adds	r5, #4
 8014560:	3204      	adds	r2, #4
 8014562:	e7a0      	b.n	80144a6 <__multiply+0x86>
 8014564:	9b00      	ldr	r3, [sp, #0]
 8014566:	3b01      	subs	r3, #1
 8014568:	9300      	str	r3, [sp, #0]
 801456a:	e79f      	b.n	80144ac <__multiply+0x8c>
 801456c:	08018a32 	.word	0x08018a32
 8014570:	08018a43 	.word	0x08018a43

08014574 <__pow5mult>:
 8014574:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014576:	2303      	movs	r3, #3
 8014578:	0015      	movs	r5, r2
 801457a:	0007      	movs	r7, r0
 801457c:	000e      	movs	r6, r1
 801457e:	401a      	ands	r2, r3
 8014580:	421d      	tst	r5, r3
 8014582:	d008      	beq.n	8014596 <__pow5mult+0x22>
 8014584:	4925      	ldr	r1, [pc, #148]	@ (801461c <__pow5mult+0xa8>)
 8014586:	3a01      	subs	r2, #1
 8014588:	0092      	lsls	r2, r2, #2
 801458a:	5852      	ldr	r2, [r2, r1]
 801458c:	2300      	movs	r3, #0
 801458e:	0031      	movs	r1, r6
 8014590:	f7ff fe9a 	bl	80142c8 <__multadd>
 8014594:	0006      	movs	r6, r0
 8014596:	10ad      	asrs	r5, r5, #2
 8014598:	d03d      	beq.n	8014616 <__pow5mult+0xa2>
 801459a:	69fc      	ldr	r4, [r7, #28]
 801459c:	2c00      	cmp	r4, #0
 801459e:	d10f      	bne.n	80145c0 <__pow5mult+0x4c>
 80145a0:	2010      	movs	r0, #16
 80145a2:	f7ff fd6d 	bl	8014080 <malloc>
 80145a6:	1e02      	subs	r2, r0, #0
 80145a8:	61f8      	str	r0, [r7, #28]
 80145aa:	d105      	bne.n	80145b8 <__pow5mult+0x44>
 80145ac:	21b4      	movs	r1, #180	@ 0xb4
 80145ae:	4b1c      	ldr	r3, [pc, #112]	@ (8014620 <__pow5mult+0xac>)
 80145b0:	481c      	ldr	r0, [pc, #112]	@ (8014624 <__pow5mult+0xb0>)
 80145b2:	31ff      	adds	r1, #255	@ 0xff
 80145b4:	f000 fa80 	bl	8014ab8 <__assert_func>
 80145b8:	6044      	str	r4, [r0, #4]
 80145ba:	6084      	str	r4, [r0, #8]
 80145bc:	6004      	str	r4, [r0, #0]
 80145be:	60c4      	str	r4, [r0, #12]
 80145c0:	69fb      	ldr	r3, [r7, #28]
 80145c2:	689c      	ldr	r4, [r3, #8]
 80145c4:	9301      	str	r3, [sp, #4]
 80145c6:	2c00      	cmp	r4, #0
 80145c8:	d108      	bne.n	80145dc <__pow5mult+0x68>
 80145ca:	0038      	movs	r0, r7
 80145cc:	4916      	ldr	r1, [pc, #88]	@ (8014628 <__pow5mult+0xb4>)
 80145ce:	f7ff ff0f 	bl	80143f0 <__i2b>
 80145d2:	9b01      	ldr	r3, [sp, #4]
 80145d4:	0004      	movs	r4, r0
 80145d6:	6098      	str	r0, [r3, #8]
 80145d8:	2300      	movs	r3, #0
 80145da:	6003      	str	r3, [r0, #0]
 80145dc:	2301      	movs	r3, #1
 80145de:	421d      	tst	r5, r3
 80145e0:	d00a      	beq.n	80145f8 <__pow5mult+0x84>
 80145e2:	0031      	movs	r1, r6
 80145e4:	0022      	movs	r2, r4
 80145e6:	0038      	movs	r0, r7
 80145e8:	f7ff ff1a 	bl	8014420 <__multiply>
 80145ec:	0031      	movs	r1, r6
 80145ee:	9001      	str	r0, [sp, #4]
 80145f0:	0038      	movs	r0, r7
 80145f2:	f7ff fe45 	bl	8014280 <_Bfree>
 80145f6:	9e01      	ldr	r6, [sp, #4]
 80145f8:	106d      	asrs	r5, r5, #1
 80145fa:	d00c      	beq.n	8014616 <__pow5mult+0xa2>
 80145fc:	6820      	ldr	r0, [r4, #0]
 80145fe:	2800      	cmp	r0, #0
 8014600:	d107      	bne.n	8014612 <__pow5mult+0x9e>
 8014602:	0022      	movs	r2, r4
 8014604:	0021      	movs	r1, r4
 8014606:	0038      	movs	r0, r7
 8014608:	f7ff ff0a 	bl	8014420 <__multiply>
 801460c:	2300      	movs	r3, #0
 801460e:	6020      	str	r0, [r4, #0]
 8014610:	6003      	str	r3, [r0, #0]
 8014612:	0004      	movs	r4, r0
 8014614:	e7e2      	b.n	80145dc <__pow5mult+0x68>
 8014616:	0030      	movs	r0, r6
 8014618:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801461a:	46c0      	nop			@ (mov r8, r8)
 801461c:	08018af4 	.word	0x08018af4
 8014620:	080189c3 	.word	0x080189c3
 8014624:	08018a43 	.word	0x08018a43
 8014628:	00000271 	.word	0x00000271

0801462c <__lshift>:
 801462c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801462e:	000c      	movs	r4, r1
 8014630:	0016      	movs	r6, r2
 8014632:	6923      	ldr	r3, [r4, #16]
 8014634:	1157      	asrs	r7, r2, #5
 8014636:	b085      	sub	sp, #20
 8014638:	18fb      	adds	r3, r7, r3
 801463a:	9301      	str	r3, [sp, #4]
 801463c:	3301      	adds	r3, #1
 801463e:	9300      	str	r3, [sp, #0]
 8014640:	6849      	ldr	r1, [r1, #4]
 8014642:	68a3      	ldr	r3, [r4, #8]
 8014644:	9002      	str	r0, [sp, #8]
 8014646:	9a00      	ldr	r2, [sp, #0]
 8014648:	4293      	cmp	r3, r2
 801464a:	db10      	blt.n	801466e <__lshift+0x42>
 801464c:	9802      	ldr	r0, [sp, #8]
 801464e:	f7ff fdd3 	bl	80141f8 <_Balloc>
 8014652:	2300      	movs	r3, #0
 8014654:	0001      	movs	r1, r0
 8014656:	0005      	movs	r5, r0
 8014658:	001a      	movs	r2, r3
 801465a:	3114      	adds	r1, #20
 801465c:	4298      	cmp	r0, r3
 801465e:	d10c      	bne.n	801467a <__lshift+0x4e>
 8014660:	21ef      	movs	r1, #239	@ 0xef
 8014662:	002a      	movs	r2, r5
 8014664:	4b25      	ldr	r3, [pc, #148]	@ (80146fc <__lshift+0xd0>)
 8014666:	4826      	ldr	r0, [pc, #152]	@ (8014700 <__lshift+0xd4>)
 8014668:	0049      	lsls	r1, r1, #1
 801466a:	f000 fa25 	bl	8014ab8 <__assert_func>
 801466e:	3101      	adds	r1, #1
 8014670:	005b      	lsls	r3, r3, #1
 8014672:	e7e8      	b.n	8014646 <__lshift+0x1a>
 8014674:	0098      	lsls	r0, r3, #2
 8014676:	500a      	str	r2, [r1, r0]
 8014678:	3301      	adds	r3, #1
 801467a:	42bb      	cmp	r3, r7
 801467c:	dbfa      	blt.n	8014674 <__lshift+0x48>
 801467e:	43fb      	mvns	r3, r7
 8014680:	17db      	asrs	r3, r3, #31
 8014682:	401f      	ands	r7, r3
 8014684:	00bf      	lsls	r7, r7, #2
 8014686:	0023      	movs	r3, r4
 8014688:	201f      	movs	r0, #31
 801468a:	19c9      	adds	r1, r1, r7
 801468c:	0037      	movs	r7, r6
 801468e:	6922      	ldr	r2, [r4, #16]
 8014690:	3314      	adds	r3, #20
 8014692:	0092      	lsls	r2, r2, #2
 8014694:	189a      	adds	r2, r3, r2
 8014696:	4007      	ands	r7, r0
 8014698:	4206      	tst	r6, r0
 801469a:	d029      	beq.n	80146f0 <__lshift+0xc4>
 801469c:	3001      	adds	r0, #1
 801469e:	1bc0      	subs	r0, r0, r7
 80146a0:	9003      	str	r0, [sp, #12]
 80146a2:	468c      	mov	ip, r1
 80146a4:	2000      	movs	r0, #0
 80146a6:	681e      	ldr	r6, [r3, #0]
 80146a8:	40be      	lsls	r6, r7
 80146aa:	4306      	orrs	r6, r0
 80146ac:	4660      	mov	r0, ip
 80146ae:	c040      	stmia	r0!, {r6}
 80146b0:	4684      	mov	ip, r0
 80146b2:	9e03      	ldr	r6, [sp, #12]
 80146b4:	cb01      	ldmia	r3!, {r0}
 80146b6:	40f0      	lsrs	r0, r6
 80146b8:	429a      	cmp	r2, r3
 80146ba:	d8f4      	bhi.n	80146a6 <__lshift+0x7a>
 80146bc:	0026      	movs	r6, r4
 80146be:	3615      	adds	r6, #21
 80146c0:	2304      	movs	r3, #4
 80146c2:	42b2      	cmp	r2, r6
 80146c4:	d304      	bcc.n	80146d0 <__lshift+0xa4>
 80146c6:	1b13      	subs	r3, r2, r4
 80146c8:	3b15      	subs	r3, #21
 80146ca:	089b      	lsrs	r3, r3, #2
 80146cc:	3301      	adds	r3, #1
 80146ce:	009b      	lsls	r3, r3, #2
 80146d0:	50c8      	str	r0, [r1, r3]
 80146d2:	2800      	cmp	r0, #0
 80146d4:	d002      	beq.n	80146dc <__lshift+0xb0>
 80146d6:	9b01      	ldr	r3, [sp, #4]
 80146d8:	3302      	adds	r3, #2
 80146da:	9300      	str	r3, [sp, #0]
 80146dc:	9b00      	ldr	r3, [sp, #0]
 80146de:	9802      	ldr	r0, [sp, #8]
 80146e0:	3b01      	subs	r3, #1
 80146e2:	0021      	movs	r1, r4
 80146e4:	612b      	str	r3, [r5, #16]
 80146e6:	f7ff fdcb 	bl	8014280 <_Bfree>
 80146ea:	0028      	movs	r0, r5
 80146ec:	b005      	add	sp, #20
 80146ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146f0:	cb01      	ldmia	r3!, {r0}
 80146f2:	c101      	stmia	r1!, {r0}
 80146f4:	429a      	cmp	r2, r3
 80146f6:	d8fb      	bhi.n	80146f0 <__lshift+0xc4>
 80146f8:	e7f0      	b.n	80146dc <__lshift+0xb0>
 80146fa:	46c0      	nop			@ (mov r8, r8)
 80146fc:	08018a32 	.word	0x08018a32
 8014700:	08018a43 	.word	0x08018a43

08014704 <__mcmp>:
 8014704:	b530      	push	{r4, r5, lr}
 8014706:	690b      	ldr	r3, [r1, #16]
 8014708:	6904      	ldr	r4, [r0, #16]
 801470a:	0002      	movs	r2, r0
 801470c:	1ae0      	subs	r0, r4, r3
 801470e:	429c      	cmp	r4, r3
 8014710:	d10f      	bne.n	8014732 <__mcmp+0x2e>
 8014712:	3214      	adds	r2, #20
 8014714:	009b      	lsls	r3, r3, #2
 8014716:	3114      	adds	r1, #20
 8014718:	0014      	movs	r4, r2
 801471a:	18c9      	adds	r1, r1, r3
 801471c:	18d2      	adds	r2, r2, r3
 801471e:	3a04      	subs	r2, #4
 8014720:	3904      	subs	r1, #4
 8014722:	6815      	ldr	r5, [r2, #0]
 8014724:	680b      	ldr	r3, [r1, #0]
 8014726:	429d      	cmp	r5, r3
 8014728:	d004      	beq.n	8014734 <__mcmp+0x30>
 801472a:	2001      	movs	r0, #1
 801472c:	429d      	cmp	r5, r3
 801472e:	d200      	bcs.n	8014732 <__mcmp+0x2e>
 8014730:	3802      	subs	r0, #2
 8014732:	bd30      	pop	{r4, r5, pc}
 8014734:	4294      	cmp	r4, r2
 8014736:	d3f2      	bcc.n	801471e <__mcmp+0x1a>
 8014738:	e7fb      	b.n	8014732 <__mcmp+0x2e>
	...

0801473c <__mdiff>:
 801473c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801473e:	000c      	movs	r4, r1
 8014740:	b087      	sub	sp, #28
 8014742:	9000      	str	r0, [sp, #0]
 8014744:	0011      	movs	r1, r2
 8014746:	0020      	movs	r0, r4
 8014748:	0017      	movs	r7, r2
 801474a:	f7ff ffdb 	bl	8014704 <__mcmp>
 801474e:	1e05      	subs	r5, r0, #0
 8014750:	d110      	bne.n	8014774 <__mdiff+0x38>
 8014752:	0001      	movs	r1, r0
 8014754:	9800      	ldr	r0, [sp, #0]
 8014756:	f7ff fd4f 	bl	80141f8 <_Balloc>
 801475a:	1e02      	subs	r2, r0, #0
 801475c:	d104      	bne.n	8014768 <__mdiff+0x2c>
 801475e:	4b40      	ldr	r3, [pc, #256]	@ (8014860 <__mdiff+0x124>)
 8014760:	4840      	ldr	r0, [pc, #256]	@ (8014864 <__mdiff+0x128>)
 8014762:	4941      	ldr	r1, [pc, #260]	@ (8014868 <__mdiff+0x12c>)
 8014764:	f000 f9a8 	bl	8014ab8 <__assert_func>
 8014768:	2301      	movs	r3, #1
 801476a:	6145      	str	r5, [r0, #20]
 801476c:	6103      	str	r3, [r0, #16]
 801476e:	0010      	movs	r0, r2
 8014770:	b007      	add	sp, #28
 8014772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014774:	2600      	movs	r6, #0
 8014776:	42b0      	cmp	r0, r6
 8014778:	da03      	bge.n	8014782 <__mdiff+0x46>
 801477a:	0023      	movs	r3, r4
 801477c:	003c      	movs	r4, r7
 801477e:	001f      	movs	r7, r3
 8014780:	3601      	adds	r6, #1
 8014782:	6861      	ldr	r1, [r4, #4]
 8014784:	9800      	ldr	r0, [sp, #0]
 8014786:	f7ff fd37 	bl	80141f8 <_Balloc>
 801478a:	1e02      	subs	r2, r0, #0
 801478c:	d103      	bne.n	8014796 <__mdiff+0x5a>
 801478e:	4b34      	ldr	r3, [pc, #208]	@ (8014860 <__mdiff+0x124>)
 8014790:	4834      	ldr	r0, [pc, #208]	@ (8014864 <__mdiff+0x128>)
 8014792:	4936      	ldr	r1, [pc, #216]	@ (801486c <__mdiff+0x130>)
 8014794:	e7e6      	b.n	8014764 <__mdiff+0x28>
 8014796:	6923      	ldr	r3, [r4, #16]
 8014798:	3414      	adds	r4, #20
 801479a:	9300      	str	r3, [sp, #0]
 801479c:	009b      	lsls	r3, r3, #2
 801479e:	18e3      	adds	r3, r4, r3
 80147a0:	0021      	movs	r1, r4
 80147a2:	9401      	str	r4, [sp, #4]
 80147a4:	003c      	movs	r4, r7
 80147a6:	9302      	str	r3, [sp, #8]
 80147a8:	693b      	ldr	r3, [r7, #16]
 80147aa:	3414      	adds	r4, #20
 80147ac:	009b      	lsls	r3, r3, #2
 80147ae:	18e3      	adds	r3, r4, r3
 80147b0:	9303      	str	r3, [sp, #12]
 80147b2:	0003      	movs	r3, r0
 80147b4:	60c6      	str	r6, [r0, #12]
 80147b6:	468c      	mov	ip, r1
 80147b8:	2000      	movs	r0, #0
 80147ba:	3314      	adds	r3, #20
 80147bc:	9304      	str	r3, [sp, #16]
 80147be:	9305      	str	r3, [sp, #20]
 80147c0:	4663      	mov	r3, ip
 80147c2:	cb20      	ldmia	r3!, {r5}
 80147c4:	b2a9      	uxth	r1, r5
 80147c6:	000e      	movs	r6, r1
 80147c8:	469c      	mov	ip, r3
 80147ca:	cc08      	ldmia	r4!, {r3}
 80147cc:	0c2d      	lsrs	r5, r5, #16
 80147ce:	b299      	uxth	r1, r3
 80147d0:	1a71      	subs	r1, r6, r1
 80147d2:	1809      	adds	r1, r1, r0
 80147d4:	0c1b      	lsrs	r3, r3, #16
 80147d6:	1408      	asrs	r0, r1, #16
 80147d8:	1aeb      	subs	r3, r5, r3
 80147da:	181b      	adds	r3, r3, r0
 80147dc:	1418      	asrs	r0, r3, #16
 80147de:	b289      	uxth	r1, r1
 80147e0:	041b      	lsls	r3, r3, #16
 80147e2:	4319      	orrs	r1, r3
 80147e4:	9b05      	ldr	r3, [sp, #20]
 80147e6:	c302      	stmia	r3!, {r1}
 80147e8:	9305      	str	r3, [sp, #20]
 80147ea:	9b03      	ldr	r3, [sp, #12]
 80147ec:	42a3      	cmp	r3, r4
 80147ee:	d8e7      	bhi.n	80147c0 <__mdiff+0x84>
 80147f0:	0039      	movs	r1, r7
 80147f2:	9c03      	ldr	r4, [sp, #12]
 80147f4:	3115      	adds	r1, #21
 80147f6:	2304      	movs	r3, #4
 80147f8:	428c      	cmp	r4, r1
 80147fa:	d304      	bcc.n	8014806 <__mdiff+0xca>
 80147fc:	1be3      	subs	r3, r4, r7
 80147fe:	3b15      	subs	r3, #21
 8014800:	089b      	lsrs	r3, r3, #2
 8014802:	3301      	adds	r3, #1
 8014804:	009b      	lsls	r3, r3, #2
 8014806:	9901      	ldr	r1, [sp, #4]
 8014808:	18cd      	adds	r5, r1, r3
 801480a:	9904      	ldr	r1, [sp, #16]
 801480c:	002e      	movs	r6, r5
 801480e:	18cb      	adds	r3, r1, r3
 8014810:	001f      	movs	r7, r3
 8014812:	9902      	ldr	r1, [sp, #8]
 8014814:	428e      	cmp	r6, r1
 8014816:	d311      	bcc.n	801483c <__mdiff+0x100>
 8014818:	9c02      	ldr	r4, [sp, #8]
 801481a:	1ee9      	subs	r1, r5, #3
 801481c:	2000      	movs	r0, #0
 801481e:	428c      	cmp	r4, r1
 8014820:	d304      	bcc.n	801482c <__mdiff+0xf0>
 8014822:	0021      	movs	r1, r4
 8014824:	3103      	adds	r1, #3
 8014826:	1b49      	subs	r1, r1, r5
 8014828:	0889      	lsrs	r1, r1, #2
 801482a:	0088      	lsls	r0, r1, #2
 801482c:	181b      	adds	r3, r3, r0
 801482e:	3b04      	subs	r3, #4
 8014830:	6819      	ldr	r1, [r3, #0]
 8014832:	2900      	cmp	r1, #0
 8014834:	d010      	beq.n	8014858 <__mdiff+0x11c>
 8014836:	9b00      	ldr	r3, [sp, #0]
 8014838:	6113      	str	r3, [r2, #16]
 801483a:	e798      	b.n	801476e <__mdiff+0x32>
 801483c:	4684      	mov	ip, r0
 801483e:	ce02      	ldmia	r6!, {r1}
 8014840:	b288      	uxth	r0, r1
 8014842:	4460      	add	r0, ip
 8014844:	1400      	asrs	r0, r0, #16
 8014846:	0c0c      	lsrs	r4, r1, #16
 8014848:	1904      	adds	r4, r0, r4
 801484a:	4461      	add	r1, ip
 801484c:	1420      	asrs	r0, r4, #16
 801484e:	b289      	uxth	r1, r1
 8014850:	0424      	lsls	r4, r4, #16
 8014852:	4321      	orrs	r1, r4
 8014854:	c702      	stmia	r7!, {r1}
 8014856:	e7dc      	b.n	8014812 <__mdiff+0xd6>
 8014858:	9900      	ldr	r1, [sp, #0]
 801485a:	3901      	subs	r1, #1
 801485c:	9100      	str	r1, [sp, #0]
 801485e:	e7e6      	b.n	801482e <__mdiff+0xf2>
 8014860:	08018a32 	.word	0x08018a32
 8014864:	08018a43 	.word	0x08018a43
 8014868:	00000237 	.word	0x00000237
 801486c:	00000245 	.word	0x00000245

08014870 <__d2b>:
 8014870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014872:	2101      	movs	r1, #1
 8014874:	0016      	movs	r6, r2
 8014876:	001f      	movs	r7, r3
 8014878:	f7ff fcbe 	bl	80141f8 <_Balloc>
 801487c:	1e04      	subs	r4, r0, #0
 801487e:	d105      	bne.n	801488c <__d2b+0x1c>
 8014880:	0022      	movs	r2, r4
 8014882:	4b25      	ldr	r3, [pc, #148]	@ (8014918 <__d2b+0xa8>)
 8014884:	4825      	ldr	r0, [pc, #148]	@ (801491c <__d2b+0xac>)
 8014886:	4926      	ldr	r1, [pc, #152]	@ (8014920 <__d2b+0xb0>)
 8014888:	f000 f916 	bl	8014ab8 <__assert_func>
 801488c:	033b      	lsls	r3, r7, #12
 801488e:	007d      	lsls	r5, r7, #1
 8014890:	0b1b      	lsrs	r3, r3, #12
 8014892:	0d6d      	lsrs	r5, r5, #21
 8014894:	d002      	beq.n	801489c <__d2b+0x2c>
 8014896:	2280      	movs	r2, #128	@ 0x80
 8014898:	0352      	lsls	r2, r2, #13
 801489a:	4313      	orrs	r3, r2
 801489c:	9301      	str	r3, [sp, #4]
 801489e:	2e00      	cmp	r6, #0
 80148a0:	d025      	beq.n	80148ee <__d2b+0x7e>
 80148a2:	4668      	mov	r0, sp
 80148a4:	9600      	str	r6, [sp, #0]
 80148a6:	f7ff fd74 	bl	8014392 <__lo0bits>
 80148aa:	9b01      	ldr	r3, [sp, #4]
 80148ac:	9900      	ldr	r1, [sp, #0]
 80148ae:	2800      	cmp	r0, #0
 80148b0:	d01b      	beq.n	80148ea <__d2b+0x7a>
 80148b2:	2220      	movs	r2, #32
 80148b4:	001e      	movs	r6, r3
 80148b6:	1a12      	subs	r2, r2, r0
 80148b8:	4096      	lsls	r6, r2
 80148ba:	0032      	movs	r2, r6
 80148bc:	40c3      	lsrs	r3, r0
 80148be:	430a      	orrs	r2, r1
 80148c0:	6162      	str	r2, [r4, #20]
 80148c2:	9301      	str	r3, [sp, #4]
 80148c4:	9e01      	ldr	r6, [sp, #4]
 80148c6:	61a6      	str	r6, [r4, #24]
 80148c8:	1e73      	subs	r3, r6, #1
 80148ca:	419e      	sbcs	r6, r3
 80148cc:	3601      	adds	r6, #1
 80148ce:	6126      	str	r6, [r4, #16]
 80148d0:	2d00      	cmp	r5, #0
 80148d2:	d014      	beq.n	80148fe <__d2b+0x8e>
 80148d4:	2635      	movs	r6, #53	@ 0x35
 80148d6:	4b13      	ldr	r3, [pc, #76]	@ (8014924 <__d2b+0xb4>)
 80148d8:	18ed      	adds	r5, r5, r3
 80148da:	9b08      	ldr	r3, [sp, #32]
 80148dc:	182d      	adds	r5, r5, r0
 80148de:	601d      	str	r5, [r3, #0]
 80148e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80148e2:	1a36      	subs	r6, r6, r0
 80148e4:	601e      	str	r6, [r3, #0]
 80148e6:	0020      	movs	r0, r4
 80148e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80148ea:	6161      	str	r1, [r4, #20]
 80148ec:	e7ea      	b.n	80148c4 <__d2b+0x54>
 80148ee:	a801      	add	r0, sp, #4
 80148f0:	f7ff fd4f 	bl	8014392 <__lo0bits>
 80148f4:	9b01      	ldr	r3, [sp, #4]
 80148f6:	2601      	movs	r6, #1
 80148f8:	6163      	str	r3, [r4, #20]
 80148fa:	3020      	adds	r0, #32
 80148fc:	e7e7      	b.n	80148ce <__d2b+0x5e>
 80148fe:	4b0a      	ldr	r3, [pc, #40]	@ (8014928 <__d2b+0xb8>)
 8014900:	18c0      	adds	r0, r0, r3
 8014902:	9b08      	ldr	r3, [sp, #32]
 8014904:	6018      	str	r0, [r3, #0]
 8014906:	4b09      	ldr	r3, [pc, #36]	@ (801492c <__d2b+0xbc>)
 8014908:	18f3      	adds	r3, r6, r3
 801490a:	009b      	lsls	r3, r3, #2
 801490c:	18e3      	adds	r3, r4, r3
 801490e:	6958      	ldr	r0, [r3, #20]
 8014910:	f7ff fd1e 	bl	8014350 <__hi0bits>
 8014914:	0176      	lsls	r6, r6, #5
 8014916:	e7e3      	b.n	80148e0 <__d2b+0x70>
 8014918:	08018a32 	.word	0x08018a32
 801491c:	08018a43 	.word	0x08018a43
 8014920:	0000030f 	.word	0x0000030f
 8014924:	fffffbcd 	.word	0xfffffbcd
 8014928:	fffffbce 	.word	0xfffffbce
 801492c:	3fffffff 	.word	0x3fffffff

08014930 <__sflush_r>:
 8014930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014932:	220c      	movs	r2, #12
 8014934:	5e8b      	ldrsh	r3, [r1, r2]
 8014936:	0005      	movs	r5, r0
 8014938:	000c      	movs	r4, r1
 801493a:	071a      	lsls	r2, r3, #28
 801493c:	d456      	bmi.n	80149ec <__sflush_r+0xbc>
 801493e:	684a      	ldr	r2, [r1, #4]
 8014940:	2a00      	cmp	r2, #0
 8014942:	dc02      	bgt.n	801494a <__sflush_r+0x1a>
 8014944:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8014946:	2a00      	cmp	r2, #0
 8014948:	dd4e      	ble.n	80149e8 <__sflush_r+0xb8>
 801494a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 801494c:	2f00      	cmp	r7, #0
 801494e:	d04b      	beq.n	80149e8 <__sflush_r+0xb8>
 8014950:	2200      	movs	r2, #0
 8014952:	2080      	movs	r0, #128	@ 0x80
 8014954:	682e      	ldr	r6, [r5, #0]
 8014956:	602a      	str	r2, [r5, #0]
 8014958:	001a      	movs	r2, r3
 801495a:	0140      	lsls	r0, r0, #5
 801495c:	6a21      	ldr	r1, [r4, #32]
 801495e:	4002      	ands	r2, r0
 8014960:	4203      	tst	r3, r0
 8014962:	d033      	beq.n	80149cc <__sflush_r+0x9c>
 8014964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014966:	89a3      	ldrh	r3, [r4, #12]
 8014968:	075b      	lsls	r3, r3, #29
 801496a:	d506      	bpl.n	801497a <__sflush_r+0x4a>
 801496c:	6863      	ldr	r3, [r4, #4]
 801496e:	1ad2      	subs	r2, r2, r3
 8014970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014972:	2b00      	cmp	r3, #0
 8014974:	d001      	beq.n	801497a <__sflush_r+0x4a>
 8014976:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014978:	1ad2      	subs	r2, r2, r3
 801497a:	2300      	movs	r3, #0
 801497c:	0028      	movs	r0, r5
 801497e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8014980:	6a21      	ldr	r1, [r4, #32]
 8014982:	47b8      	blx	r7
 8014984:	89a2      	ldrh	r2, [r4, #12]
 8014986:	1c43      	adds	r3, r0, #1
 8014988:	d106      	bne.n	8014998 <__sflush_r+0x68>
 801498a:	6829      	ldr	r1, [r5, #0]
 801498c:	291d      	cmp	r1, #29
 801498e:	d846      	bhi.n	8014a1e <__sflush_r+0xee>
 8014990:	4b29      	ldr	r3, [pc, #164]	@ (8014a38 <__sflush_r+0x108>)
 8014992:	40cb      	lsrs	r3, r1
 8014994:	07db      	lsls	r3, r3, #31
 8014996:	d542      	bpl.n	8014a1e <__sflush_r+0xee>
 8014998:	2300      	movs	r3, #0
 801499a:	6063      	str	r3, [r4, #4]
 801499c:	6923      	ldr	r3, [r4, #16]
 801499e:	6023      	str	r3, [r4, #0]
 80149a0:	04d2      	lsls	r2, r2, #19
 80149a2:	d505      	bpl.n	80149b0 <__sflush_r+0x80>
 80149a4:	1c43      	adds	r3, r0, #1
 80149a6:	d102      	bne.n	80149ae <__sflush_r+0x7e>
 80149a8:	682b      	ldr	r3, [r5, #0]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d100      	bne.n	80149b0 <__sflush_r+0x80>
 80149ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80149b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80149b2:	602e      	str	r6, [r5, #0]
 80149b4:	2900      	cmp	r1, #0
 80149b6:	d017      	beq.n	80149e8 <__sflush_r+0xb8>
 80149b8:	0023      	movs	r3, r4
 80149ba:	3344      	adds	r3, #68	@ 0x44
 80149bc:	4299      	cmp	r1, r3
 80149be:	d002      	beq.n	80149c6 <__sflush_r+0x96>
 80149c0:	0028      	movs	r0, r5
 80149c2:	f7ff fb13 	bl	8013fec <_free_r>
 80149c6:	2300      	movs	r3, #0
 80149c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80149ca:	e00d      	b.n	80149e8 <__sflush_r+0xb8>
 80149cc:	2301      	movs	r3, #1
 80149ce:	0028      	movs	r0, r5
 80149d0:	47b8      	blx	r7
 80149d2:	0002      	movs	r2, r0
 80149d4:	1c43      	adds	r3, r0, #1
 80149d6:	d1c6      	bne.n	8014966 <__sflush_r+0x36>
 80149d8:	682b      	ldr	r3, [r5, #0]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d0c3      	beq.n	8014966 <__sflush_r+0x36>
 80149de:	2b1d      	cmp	r3, #29
 80149e0:	d001      	beq.n	80149e6 <__sflush_r+0xb6>
 80149e2:	2b16      	cmp	r3, #22
 80149e4:	d11a      	bne.n	8014a1c <__sflush_r+0xec>
 80149e6:	602e      	str	r6, [r5, #0]
 80149e8:	2000      	movs	r0, #0
 80149ea:	e01e      	b.n	8014a2a <__sflush_r+0xfa>
 80149ec:	690e      	ldr	r6, [r1, #16]
 80149ee:	2e00      	cmp	r6, #0
 80149f0:	d0fa      	beq.n	80149e8 <__sflush_r+0xb8>
 80149f2:	680f      	ldr	r7, [r1, #0]
 80149f4:	600e      	str	r6, [r1, #0]
 80149f6:	1bba      	subs	r2, r7, r6
 80149f8:	9201      	str	r2, [sp, #4]
 80149fa:	2200      	movs	r2, #0
 80149fc:	079b      	lsls	r3, r3, #30
 80149fe:	d100      	bne.n	8014a02 <__sflush_r+0xd2>
 8014a00:	694a      	ldr	r2, [r1, #20]
 8014a02:	60a2      	str	r2, [r4, #8]
 8014a04:	9b01      	ldr	r3, [sp, #4]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	ddee      	ble.n	80149e8 <__sflush_r+0xb8>
 8014a0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8014a0c:	0032      	movs	r2, r6
 8014a0e:	001f      	movs	r7, r3
 8014a10:	0028      	movs	r0, r5
 8014a12:	9b01      	ldr	r3, [sp, #4]
 8014a14:	6a21      	ldr	r1, [r4, #32]
 8014a16:	47b8      	blx	r7
 8014a18:	2800      	cmp	r0, #0
 8014a1a:	dc07      	bgt.n	8014a2c <__sflush_r+0xfc>
 8014a1c:	89a2      	ldrh	r2, [r4, #12]
 8014a1e:	2340      	movs	r3, #64	@ 0x40
 8014a20:	2001      	movs	r0, #1
 8014a22:	4313      	orrs	r3, r2
 8014a24:	b21b      	sxth	r3, r3
 8014a26:	81a3      	strh	r3, [r4, #12]
 8014a28:	4240      	negs	r0, r0
 8014a2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014a2c:	9b01      	ldr	r3, [sp, #4]
 8014a2e:	1836      	adds	r6, r6, r0
 8014a30:	1a1b      	subs	r3, r3, r0
 8014a32:	9301      	str	r3, [sp, #4]
 8014a34:	e7e6      	b.n	8014a04 <__sflush_r+0xd4>
 8014a36:	46c0      	nop			@ (mov r8, r8)
 8014a38:	20400001 	.word	0x20400001

08014a3c <_fflush_r>:
 8014a3c:	690b      	ldr	r3, [r1, #16]
 8014a3e:	b570      	push	{r4, r5, r6, lr}
 8014a40:	0005      	movs	r5, r0
 8014a42:	000c      	movs	r4, r1
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	d102      	bne.n	8014a4e <_fflush_r+0x12>
 8014a48:	2500      	movs	r5, #0
 8014a4a:	0028      	movs	r0, r5
 8014a4c:	bd70      	pop	{r4, r5, r6, pc}
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	d004      	beq.n	8014a5c <_fflush_r+0x20>
 8014a52:	6a03      	ldr	r3, [r0, #32]
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d101      	bne.n	8014a5c <_fflush_r+0x20>
 8014a58:	f7fe fb2a 	bl	80130b0 <__sinit>
 8014a5c:	220c      	movs	r2, #12
 8014a5e:	5ea3      	ldrsh	r3, [r4, r2]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d0f1      	beq.n	8014a48 <_fflush_r+0xc>
 8014a64:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014a66:	07d2      	lsls	r2, r2, #31
 8014a68:	d404      	bmi.n	8014a74 <_fflush_r+0x38>
 8014a6a:	059b      	lsls	r3, r3, #22
 8014a6c:	d402      	bmi.n	8014a74 <_fflush_r+0x38>
 8014a6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014a70:	f7fe fc31 	bl	80132d6 <__retarget_lock_acquire_recursive>
 8014a74:	0028      	movs	r0, r5
 8014a76:	0021      	movs	r1, r4
 8014a78:	f7ff ff5a 	bl	8014930 <__sflush_r>
 8014a7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014a7e:	0005      	movs	r5, r0
 8014a80:	07db      	lsls	r3, r3, #31
 8014a82:	d4e2      	bmi.n	8014a4a <_fflush_r+0xe>
 8014a84:	89a3      	ldrh	r3, [r4, #12]
 8014a86:	059b      	lsls	r3, r3, #22
 8014a88:	d4df      	bmi.n	8014a4a <_fflush_r+0xe>
 8014a8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014a8c:	f7fe fc24 	bl	80132d8 <__retarget_lock_release_recursive>
 8014a90:	e7db      	b.n	8014a4a <_fflush_r+0xe>
	...

08014a94 <_sbrk_r>:
 8014a94:	2300      	movs	r3, #0
 8014a96:	b570      	push	{r4, r5, r6, lr}
 8014a98:	4d06      	ldr	r5, [pc, #24]	@ (8014ab4 <_sbrk_r+0x20>)
 8014a9a:	0004      	movs	r4, r0
 8014a9c:	0008      	movs	r0, r1
 8014a9e:	602b      	str	r3, [r5, #0]
 8014aa0:	f7ee fba8 	bl	80031f4 <_sbrk>
 8014aa4:	1c43      	adds	r3, r0, #1
 8014aa6:	d103      	bne.n	8014ab0 <_sbrk_r+0x1c>
 8014aa8:	682b      	ldr	r3, [r5, #0]
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d000      	beq.n	8014ab0 <_sbrk_r+0x1c>
 8014aae:	6023      	str	r3, [r4, #0]
 8014ab0:	bd70      	pop	{r4, r5, r6, pc}
 8014ab2:	46c0      	nop			@ (mov r8, r8)
 8014ab4:	20001e90 	.word	0x20001e90

08014ab8 <__assert_func>:
 8014ab8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8014aba:	0014      	movs	r4, r2
 8014abc:	001a      	movs	r2, r3
 8014abe:	4b09      	ldr	r3, [pc, #36]	@ (8014ae4 <__assert_func+0x2c>)
 8014ac0:	0005      	movs	r5, r0
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	000e      	movs	r6, r1
 8014ac6:	68d8      	ldr	r0, [r3, #12]
 8014ac8:	4b07      	ldr	r3, [pc, #28]	@ (8014ae8 <__assert_func+0x30>)
 8014aca:	2c00      	cmp	r4, #0
 8014acc:	d101      	bne.n	8014ad2 <__assert_func+0x1a>
 8014ace:	4b07      	ldr	r3, [pc, #28]	@ (8014aec <__assert_func+0x34>)
 8014ad0:	001c      	movs	r4, r3
 8014ad2:	4907      	ldr	r1, [pc, #28]	@ (8014af0 <__assert_func+0x38>)
 8014ad4:	9301      	str	r3, [sp, #4]
 8014ad6:	9402      	str	r4, [sp, #8]
 8014ad8:	002b      	movs	r3, r5
 8014ada:	9600      	str	r6, [sp, #0]
 8014adc:	f000 f856 	bl	8014b8c <fiprintf>
 8014ae0:	f000 f864 	bl	8014bac <abort>
 8014ae4:	20000214 	.word	0x20000214
 8014ae8:	08018aa6 	.word	0x08018aa6
 8014aec:	08018ae1 	.word	0x08018ae1
 8014af0:	08018ab3 	.word	0x08018ab3

08014af4 <_calloc_r>:
 8014af4:	b570      	push	{r4, r5, r6, lr}
 8014af6:	0c0b      	lsrs	r3, r1, #16
 8014af8:	0c15      	lsrs	r5, r2, #16
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d11e      	bne.n	8014b3c <_calloc_r+0x48>
 8014afe:	2d00      	cmp	r5, #0
 8014b00:	d10c      	bne.n	8014b1c <_calloc_r+0x28>
 8014b02:	b289      	uxth	r1, r1
 8014b04:	b294      	uxth	r4, r2
 8014b06:	434c      	muls	r4, r1
 8014b08:	0021      	movs	r1, r4
 8014b0a:	f7ff fae5 	bl	80140d8 <_malloc_r>
 8014b0e:	1e05      	subs	r5, r0, #0
 8014b10:	d01b      	beq.n	8014b4a <_calloc_r+0x56>
 8014b12:	0022      	movs	r2, r4
 8014b14:	2100      	movs	r1, #0
 8014b16:	f7fe fb59 	bl	80131cc <memset>
 8014b1a:	e016      	b.n	8014b4a <_calloc_r+0x56>
 8014b1c:	1c2b      	adds	r3, r5, #0
 8014b1e:	1c0c      	adds	r4, r1, #0
 8014b20:	b289      	uxth	r1, r1
 8014b22:	b292      	uxth	r2, r2
 8014b24:	434a      	muls	r2, r1
 8014b26:	b29b      	uxth	r3, r3
 8014b28:	b2a1      	uxth	r1, r4
 8014b2a:	4359      	muls	r1, r3
 8014b2c:	0c14      	lsrs	r4, r2, #16
 8014b2e:	190c      	adds	r4, r1, r4
 8014b30:	0c23      	lsrs	r3, r4, #16
 8014b32:	d107      	bne.n	8014b44 <_calloc_r+0x50>
 8014b34:	0424      	lsls	r4, r4, #16
 8014b36:	b292      	uxth	r2, r2
 8014b38:	4314      	orrs	r4, r2
 8014b3a:	e7e5      	b.n	8014b08 <_calloc_r+0x14>
 8014b3c:	2d00      	cmp	r5, #0
 8014b3e:	d101      	bne.n	8014b44 <_calloc_r+0x50>
 8014b40:	1c14      	adds	r4, r2, #0
 8014b42:	e7ed      	b.n	8014b20 <_calloc_r+0x2c>
 8014b44:	230c      	movs	r3, #12
 8014b46:	2500      	movs	r5, #0
 8014b48:	6003      	str	r3, [r0, #0]
 8014b4a:	0028      	movs	r0, r5
 8014b4c:	bd70      	pop	{r4, r5, r6, pc}

08014b4e <__ascii_mbtowc>:
 8014b4e:	b082      	sub	sp, #8
 8014b50:	2900      	cmp	r1, #0
 8014b52:	d100      	bne.n	8014b56 <__ascii_mbtowc+0x8>
 8014b54:	a901      	add	r1, sp, #4
 8014b56:	1e10      	subs	r0, r2, #0
 8014b58:	d006      	beq.n	8014b68 <__ascii_mbtowc+0x1a>
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d006      	beq.n	8014b6c <__ascii_mbtowc+0x1e>
 8014b5e:	7813      	ldrb	r3, [r2, #0]
 8014b60:	600b      	str	r3, [r1, #0]
 8014b62:	7810      	ldrb	r0, [r2, #0]
 8014b64:	1e43      	subs	r3, r0, #1
 8014b66:	4198      	sbcs	r0, r3
 8014b68:	b002      	add	sp, #8
 8014b6a:	4770      	bx	lr
 8014b6c:	2002      	movs	r0, #2
 8014b6e:	4240      	negs	r0, r0
 8014b70:	e7fa      	b.n	8014b68 <__ascii_mbtowc+0x1a>

08014b72 <__ascii_wctomb>:
 8014b72:	0003      	movs	r3, r0
 8014b74:	1e08      	subs	r0, r1, #0
 8014b76:	d005      	beq.n	8014b84 <__ascii_wctomb+0x12>
 8014b78:	2aff      	cmp	r2, #255	@ 0xff
 8014b7a:	d904      	bls.n	8014b86 <__ascii_wctomb+0x14>
 8014b7c:	228a      	movs	r2, #138	@ 0x8a
 8014b7e:	2001      	movs	r0, #1
 8014b80:	601a      	str	r2, [r3, #0]
 8014b82:	4240      	negs	r0, r0
 8014b84:	4770      	bx	lr
 8014b86:	2001      	movs	r0, #1
 8014b88:	700a      	strb	r2, [r1, #0]
 8014b8a:	e7fb      	b.n	8014b84 <__ascii_wctomb+0x12>

08014b8c <fiprintf>:
 8014b8c:	b40e      	push	{r1, r2, r3}
 8014b8e:	b517      	push	{r0, r1, r2, r4, lr}
 8014b90:	4c05      	ldr	r4, [pc, #20]	@ (8014ba8 <fiprintf+0x1c>)
 8014b92:	ab05      	add	r3, sp, #20
 8014b94:	cb04      	ldmia	r3!, {r2}
 8014b96:	0001      	movs	r1, r0
 8014b98:	6820      	ldr	r0, [r4, #0]
 8014b9a:	9301      	str	r3, [sp, #4]
 8014b9c:	f000 f834 	bl	8014c08 <_vfiprintf_r>
 8014ba0:	bc1e      	pop	{r1, r2, r3, r4}
 8014ba2:	bc08      	pop	{r3}
 8014ba4:	b003      	add	sp, #12
 8014ba6:	4718      	bx	r3
 8014ba8:	20000214 	.word	0x20000214

08014bac <abort>:
 8014bac:	2006      	movs	r0, #6
 8014bae:	b510      	push	{r4, lr}
 8014bb0:	f000 fa10 	bl	8014fd4 <raise>
 8014bb4:	2001      	movs	r0, #1
 8014bb6:	f7ee faab 	bl	8003110 <_exit>

08014bba <__sfputc_r>:
 8014bba:	6893      	ldr	r3, [r2, #8]
 8014bbc:	b510      	push	{r4, lr}
 8014bbe:	3b01      	subs	r3, #1
 8014bc0:	6093      	str	r3, [r2, #8]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	da04      	bge.n	8014bd0 <__sfputc_r+0x16>
 8014bc6:	6994      	ldr	r4, [r2, #24]
 8014bc8:	42a3      	cmp	r3, r4
 8014bca:	db07      	blt.n	8014bdc <__sfputc_r+0x22>
 8014bcc:	290a      	cmp	r1, #10
 8014bce:	d005      	beq.n	8014bdc <__sfputc_r+0x22>
 8014bd0:	6813      	ldr	r3, [r2, #0]
 8014bd2:	1c58      	adds	r0, r3, #1
 8014bd4:	6010      	str	r0, [r2, #0]
 8014bd6:	7019      	strb	r1, [r3, #0]
 8014bd8:	0008      	movs	r0, r1
 8014bda:	bd10      	pop	{r4, pc}
 8014bdc:	f000 f930 	bl	8014e40 <__swbuf_r>
 8014be0:	0001      	movs	r1, r0
 8014be2:	e7f9      	b.n	8014bd8 <__sfputc_r+0x1e>

08014be4 <__sfputs_r>:
 8014be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014be6:	0006      	movs	r6, r0
 8014be8:	000f      	movs	r7, r1
 8014bea:	0014      	movs	r4, r2
 8014bec:	18d5      	adds	r5, r2, r3
 8014bee:	42ac      	cmp	r4, r5
 8014bf0:	d101      	bne.n	8014bf6 <__sfputs_r+0x12>
 8014bf2:	2000      	movs	r0, #0
 8014bf4:	e007      	b.n	8014c06 <__sfputs_r+0x22>
 8014bf6:	7821      	ldrb	r1, [r4, #0]
 8014bf8:	003a      	movs	r2, r7
 8014bfa:	0030      	movs	r0, r6
 8014bfc:	f7ff ffdd 	bl	8014bba <__sfputc_r>
 8014c00:	3401      	adds	r4, #1
 8014c02:	1c43      	adds	r3, r0, #1
 8014c04:	d1f3      	bne.n	8014bee <__sfputs_r+0xa>
 8014c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014c08 <_vfiprintf_r>:
 8014c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c0a:	b0a1      	sub	sp, #132	@ 0x84
 8014c0c:	000f      	movs	r7, r1
 8014c0e:	0015      	movs	r5, r2
 8014c10:	001e      	movs	r6, r3
 8014c12:	9003      	str	r0, [sp, #12]
 8014c14:	2800      	cmp	r0, #0
 8014c16:	d004      	beq.n	8014c22 <_vfiprintf_r+0x1a>
 8014c18:	6a03      	ldr	r3, [r0, #32]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	d101      	bne.n	8014c22 <_vfiprintf_r+0x1a>
 8014c1e:	f7fe fa47 	bl	80130b0 <__sinit>
 8014c22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014c24:	07db      	lsls	r3, r3, #31
 8014c26:	d405      	bmi.n	8014c34 <_vfiprintf_r+0x2c>
 8014c28:	89bb      	ldrh	r3, [r7, #12]
 8014c2a:	059b      	lsls	r3, r3, #22
 8014c2c:	d402      	bmi.n	8014c34 <_vfiprintf_r+0x2c>
 8014c2e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014c30:	f7fe fb51 	bl	80132d6 <__retarget_lock_acquire_recursive>
 8014c34:	89bb      	ldrh	r3, [r7, #12]
 8014c36:	071b      	lsls	r3, r3, #28
 8014c38:	d502      	bpl.n	8014c40 <_vfiprintf_r+0x38>
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d113      	bne.n	8014c68 <_vfiprintf_r+0x60>
 8014c40:	0039      	movs	r1, r7
 8014c42:	9803      	ldr	r0, [sp, #12]
 8014c44:	f000 f93e 	bl	8014ec4 <__swsetup_r>
 8014c48:	2800      	cmp	r0, #0
 8014c4a:	d00d      	beq.n	8014c68 <_vfiprintf_r+0x60>
 8014c4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014c4e:	07db      	lsls	r3, r3, #31
 8014c50:	d503      	bpl.n	8014c5a <_vfiprintf_r+0x52>
 8014c52:	2001      	movs	r0, #1
 8014c54:	4240      	negs	r0, r0
 8014c56:	b021      	add	sp, #132	@ 0x84
 8014c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c5a:	89bb      	ldrh	r3, [r7, #12]
 8014c5c:	059b      	lsls	r3, r3, #22
 8014c5e:	d4f8      	bmi.n	8014c52 <_vfiprintf_r+0x4a>
 8014c60:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014c62:	f7fe fb39 	bl	80132d8 <__retarget_lock_release_recursive>
 8014c66:	e7f4      	b.n	8014c52 <_vfiprintf_r+0x4a>
 8014c68:	2300      	movs	r3, #0
 8014c6a:	ac08      	add	r4, sp, #32
 8014c6c:	6163      	str	r3, [r4, #20]
 8014c6e:	3320      	adds	r3, #32
 8014c70:	7663      	strb	r3, [r4, #25]
 8014c72:	3310      	adds	r3, #16
 8014c74:	76a3      	strb	r3, [r4, #26]
 8014c76:	9607      	str	r6, [sp, #28]
 8014c78:	002e      	movs	r6, r5
 8014c7a:	7833      	ldrb	r3, [r6, #0]
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d001      	beq.n	8014c84 <_vfiprintf_r+0x7c>
 8014c80:	2b25      	cmp	r3, #37	@ 0x25
 8014c82:	d148      	bne.n	8014d16 <_vfiprintf_r+0x10e>
 8014c84:	1b73      	subs	r3, r6, r5
 8014c86:	9305      	str	r3, [sp, #20]
 8014c88:	42ae      	cmp	r6, r5
 8014c8a:	d00b      	beq.n	8014ca4 <_vfiprintf_r+0x9c>
 8014c8c:	002a      	movs	r2, r5
 8014c8e:	0039      	movs	r1, r7
 8014c90:	9803      	ldr	r0, [sp, #12]
 8014c92:	f7ff ffa7 	bl	8014be4 <__sfputs_r>
 8014c96:	3001      	adds	r0, #1
 8014c98:	d100      	bne.n	8014c9c <_vfiprintf_r+0x94>
 8014c9a:	e0ae      	b.n	8014dfa <_vfiprintf_r+0x1f2>
 8014c9c:	6963      	ldr	r3, [r4, #20]
 8014c9e:	9a05      	ldr	r2, [sp, #20]
 8014ca0:	189b      	adds	r3, r3, r2
 8014ca2:	6163      	str	r3, [r4, #20]
 8014ca4:	7833      	ldrb	r3, [r6, #0]
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d100      	bne.n	8014cac <_vfiprintf_r+0xa4>
 8014caa:	e0a6      	b.n	8014dfa <_vfiprintf_r+0x1f2>
 8014cac:	2201      	movs	r2, #1
 8014cae:	2300      	movs	r3, #0
 8014cb0:	4252      	negs	r2, r2
 8014cb2:	6062      	str	r2, [r4, #4]
 8014cb4:	a904      	add	r1, sp, #16
 8014cb6:	3254      	adds	r2, #84	@ 0x54
 8014cb8:	1852      	adds	r2, r2, r1
 8014cba:	1c75      	adds	r5, r6, #1
 8014cbc:	6023      	str	r3, [r4, #0]
 8014cbe:	60e3      	str	r3, [r4, #12]
 8014cc0:	60a3      	str	r3, [r4, #8]
 8014cc2:	7013      	strb	r3, [r2, #0]
 8014cc4:	65a3      	str	r3, [r4, #88]	@ 0x58
 8014cc6:	4b59      	ldr	r3, [pc, #356]	@ (8014e2c <_vfiprintf_r+0x224>)
 8014cc8:	2205      	movs	r2, #5
 8014cca:	0018      	movs	r0, r3
 8014ccc:	7829      	ldrb	r1, [r5, #0]
 8014cce:	9305      	str	r3, [sp, #20]
 8014cd0:	f7fe fb03 	bl	80132da <memchr>
 8014cd4:	1c6e      	adds	r6, r5, #1
 8014cd6:	2800      	cmp	r0, #0
 8014cd8:	d11f      	bne.n	8014d1a <_vfiprintf_r+0x112>
 8014cda:	6822      	ldr	r2, [r4, #0]
 8014cdc:	06d3      	lsls	r3, r2, #27
 8014cde:	d504      	bpl.n	8014cea <_vfiprintf_r+0xe2>
 8014ce0:	2353      	movs	r3, #83	@ 0x53
 8014ce2:	a904      	add	r1, sp, #16
 8014ce4:	185b      	adds	r3, r3, r1
 8014ce6:	2120      	movs	r1, #32
 8014ce8:	7019      	strb	r1, [r3, #0]
 8014cea:	0713      	lsls	r3, r2, #28
 8014cec:	d504      	bpl.n	8014cf8 <_vfiprintf_r+0xf0>
 8014cee:	2353      	movs	r3, #83	@ 0x53
 8014cf0:	a904      	add	r1, sp, #16
 8014cf2:	185b      	adds	r3, r3, r1
 8014cf4:	212b      	movs	r1, #43	@ 0x2b
 8014cf6:	7019      	strb	r1, [r3, #0]
 8014cf8:	782b      	ldrb	r3, [r5, #0]
 8014cfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8014cfc:	d016      	beq.n	8014d2c <_vfiprintf_r+0x124>
 8014cfe:	002e      	movs	r6, r5
 8014d00:	2100      	movs	r1, #0
 8014d02:	200a      	movs	r0, #10
 8014d04:	68e3      	ldr	r3, [r4, #12]
 8014d06:	7832      	ldrb	r2, [r6, #0]
 8014d08:	1c75      	adds	r5, r6, #1
 8014d0a:	3a30      	subs	r2, #48	@ 0x30
 8014d0c:	2a09      	cmp	r2, #9
 8014d0e:	d950      	bls.n	8014db2 <_vfiprintf_r+0x1aa>
 8014d10:	2900      	cmp	r1, #0
 8014d12:	d111      	bne.n	8014d38 <_vfiprintf_r+0x130>
 8014d14:	e017      	b.n	8014d46 <_vfiprintf_r+0x13e>
 8014d16:	3601      	adds	r6, #1
 8014d18:	e7af      	b.n	8014c7a <_vfiprintf_r+0x72>
 8014d1a:	9b05      	ldr	r3, [sp, #20]
 8014d1c:	6822      	ldr	r2, [r4, #0]
 8014d1e:	1ac0      	subs	r0, r0, r3
 8014d20:	2301      	movs	r3, #1
 8014d22:	4083      	lsls	r3, r0
 8014d24:	4313      	orrs	r3, r2
 8014d26:	0035      	movs	r5, r6
 8014d28:	6023      	str	r3, [r4, #0]
 8014d2a:	e7cc      	b.n	8014cc6 <_vfiprintf_r+0xbe>
 8014d2c:	9b07      	ldr	r3, [sp, #28]
 8014d2e:	1d19      	adds	r1, r3, #4
 8014d30:	681b      	ldr	r3, [r3, #0]
 8014d32:	9107      	str	r1, [sp, #28]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	db01      	blt.n	8014d3c <_vfiprintf_r+0x134>
 8014d38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d3a:	e004      	b.n	8014d46 <_vfiprintf_r+0x13e>
 8014d3c:	425b      	negs	r3, r3
 8014d3e:	60e3      	str	r3, [r4, #12]
 8014d40:	2302      	movs	r3, #2
 8014d42:	4313      	orrs	r3, r2
 8014d44:	6023      	str	r3, [r4, #0]
 8014d46:	7833      	ldrb	r3, [r6, #0]
 8014d48:	2b2e      	cmp	r3, #46	@ 0x2e
 8014d4a:	d10c      	bne.n	8014d66 <_vfiprintf_r+0x15e>
 8014d4c:	7873      	ldrb	r3, [r6, #1]
 8014d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014d50:	d134      	bne.n	8014dbc <_vfiprintf_r+0x1b4>
 8014d52:	9b07      	ldr	r3, [sp, #28]
 8014d54:	3602      	adds	r6, #2
 8014d56:	1d1a      	adds	r2, r3, #4
 8014d58:	681b      	ldr	r3, [r3, #0]
 8014d5a:	9207      	str	r2, [sp, #28]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	da01      	bge.n	8014d64 <_vfiprintf_r+0x15c>
 8014d60:	2301      	movs	r3, #1
 8014d62:	425b      	negs	r3, r3
 8014d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d66:	4d32      	ldr	r5, [pc, #200]	@ (8014e30 <_vfiprintf_r+0x228>)
 8014d68:	2203      	movs	r2, #3
 8014d6a:	0028      	movs	r0, r5
 8014d6c:	7831      	ldrb	r1, [r6, #0]
 8014d6e:	f7fe fab4 	bl	80132da <memchr>
 8014d72:	2800      	cmp	r0, #0
 8014d74:	d006      	beq.n	8014d84 <_vfiprintf_r+0x17c>
 8014d76:	2340      	movs	r3, #64	@ 0x40
 8014d78:	1b40      	subs	r0, r0, r5
 8014d7a:	4083      	lsls	r3, r0
 8014d7c:	6822      	ldr	r2, [r4, #0]
 8014d7e:	3601      	adds	r6, #1
 8014d80:	4313      	orrs	r3, r2
 8014d82:	6023      	str	r3, [r4, #0]
 8014d84:	7831      	ldrb	r1, [r6, #0]
 8014d86:	2206      	movs	r2, #6
 8014d88:	482a      	ldr	r0, [pc, #168]	@ (8014e34 <_vfiprintf_r+0x22c>)
 8014d8a:	1c75      	adds	r5, r6, #1
 8014d8c:	7621      	strb	r1, [r4, #24]
 8014d8e:	f7fe faa4 	bl	80132da <memchr>
 8014d92:	2800      	cmp	r0, #0
 8014d94:	d040      	beq.n	8014e18 <_vfiprintf_r+0x210>
 8014d96:	4b28      	ldr	r3, [pc, #160]	@ (8014e38 <_vfiprintf_r+0x230>)
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d122      	bne.n	8014de2 <_vfiprintf_r+0x1da>
 8014d9c:	2207      	movs	r2, #7
 8014d9e:	9b07      	ldr	r3, [sp, #28]
 8014da0:	3307      	adds	r3, #7
 8014da2:	4393      	bics	r3, r2
 8014da4:	3308      	adds	r3, #8
 8014da6:	9307      	str	r3, [sp, #28]
 8014da8:	6963      	ldr	r3, [r4, #20]
 8014daa:	9a04      	ldr	r2, [sp, #16]
 8014dac:	189b      	adds	r3, r3, r2
 8014dae:	6163      	str	r3, [r4, #20]
 8014db0:	e762      	b.n	8014c78 <_vfiprintf_r+0x70>
 8014db2:	4343      	muls	r3, r0
 8014db4:	002e      	movs	r6, r5
 8014db6:	2101      	movs	r1, #1
 8014db8:	189b      	adds	r3, r3, r2
 8014dba:	e7a4      	b.n	8014d06 <_vfiprintf_r+0xfe>
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	200a      	movs	r0, #10
 8014dc0:	0019      	movs	r1, r3
 8014dc2:	3601      	adds	r6, #1
 8014dc4:	6063      	str	r3, [r4, #4]
 8014dc6:	7832      	ldrb	r2, [r6, #0]
 8014dc8:	1c75      	adds	r5, r6, #1
 8014dca:	3a30      	subs	r2, #48	@ 0x30
 8014dcc:	2a09      	cmp	r2, #9
 8014dce:	d903      	bls.n	8014dd8 <_vfiprintf_r+0x1d0>
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d0c8      	beq.n	8014d66 <_vfiprintf_r+0x15e>
 8014dd4:	9109      	str	r1, [sp, #36]	@ 0x24
 8014dd6:	e7c6      	b.n	8014d66 <_vfiprintf_r+0x15e>
 8014dd8:	4341      	muls	r1, r0
 8014dda:	002e      	movs	r6, r5
 8014ddc:	2301      	movs	r3, #1
 8014dde:	1889      	adds	r1, r1, r2
 8014de0:	e7f1      	b.n	8014dc6 <_vfiprintf_r+0x1be>
 8014de2:	aa07      	add	r2, sp, #28
 8014de4:	9200      	str	r2, [sp, #0]
 8014de6:	0021      	movs	r1, r4
 8014de8:	003a      	movs	r2, r7
 8014dea:	4b14      	ldr	r3, [pc, #80]	@ (8014e3c <_vfiprintf_r+0x234>)
 8014dec:	9803      	ldr	r0, [sp, #12]
 8014dee:	f7fd fd15 	bl	801281c <_printf_float>
 8014df2:	9004      	str	r0, [sp, #16]
 8014df4:	9b04      	ldr	r3, [sp, #16]
 8014df6:	3301      	adds	r3, #1
 8014df8:	d1d6      	bne.n	8014da8 <_vfiprintf_r+0x1a0>
 8014dfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014dfc:	07db      	lsls	r3, r3, #31
 8014dfe:	d405      	bmi.n	8014e0c <_vfiprintf_r+0x204>
 8014e00:	89bb      	ldrh	r3, [r7, #12]
 8014e02:	059b      	lsls	r3, r3, #22
 8014e04:	d402      	bmi.n	8014e0c <_vfiprintf_r+0x204>
 8014e06:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014e08:	f7fe fa66 	bl	80132d8 <__retarget_lock_release_recursive>
 8014e0c:	89bb      	ldrh	r3, [r7, #12]
 8014e0e:	065b      	lsls	r3, r3, #25
 8014e10:	d500      	bpl.n	8014e14 <_vfiprintf_r+0x20c>
 8014e12:	e71e      	b.n	8014c52 <_vfiprintf_r+0x4a>
 8014e14:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8014e16:	e71e      	b.n	8014c56 <_vfiprintf_r+0x4e>
 8014e18:	aa07      	add	r2, sp, #28
 8014e1a:	9200      	str	r2, [sp, #0]
 8014e1c:	0021      	movs	r1, r4
 8014e1e:	003a      	movs	r2, r7
 8014e20:	4b06      	ldr	r3, [pc, #24]	@ (8014e3c <_vfiprintf_r+0x234>)
 8014e22:	9803      	ldr	r0, [sp, #12]
 8014e24:	f7fd ffa8 	bl	8012d78 <_printf_i>
 8014e28:	e7e3      	b.n	8014df2 <_vfiprintf_r+0x1ea>
 8014e2a:	46c0      	nop			@ (mov r8, r8)
 8014e2c:	08018ae2 	.word	0x08018ae2
 8014e30:	08018ae8 	.word	0x08018ae8
 8014e34:	08018aec 	.word	0x08018aec
 8014e38:	0801281d 	.word	0x0801281d
 8014e3c:	08014be5 	.word	0x08014be5

08014e40 <__swbuf_r>:
 8014e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e42:	0006      	movs	r6, r0
 8014e44:	000d      	movs	r5, r1
 8014e46:	0014      	movs	r4, r2
 8014e48:	2800      	cmp	r0, #0
 8014e4a:	d004      	beq.n	8014e56 <__swbuf_r+0x16>
 8014e4c:	6a03      	ldr	r3, [r0, #32]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d101      	bne.n	8014e56 <__swbuf_r+0x16>
 8014e52:	f7fe f92d 	bl	80130b0 <__sinit>
 8014e56:	69a3      	ldr	r3, [r4, #24]
 8014e58:	60a3      	str	r3, [r4, #8]
 8014e5a:	89a3      	ldrh	r3, [r4, #12]
 8014e5c:	071b      	lsls	r3, r3, #28
 8014e5e:	d502      	bpl.n	8014e66 <__swbuf_r+0x26>
 8014e60:	6923      	ldr	r3, [r4, #16]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d109      	bne.n	8014e7a <__swbuf_r+0x3a>
 8014e66:	0021      	movs	r1, r4
 8014e68:	0030      	movs	r0, r6
 8014e6a:	f000 f82b 	bl	8014ec4 <__swsetup_r>
 8014e6e:	2800      	cmp	r0, #0
 8014e70:	d003      	beq.n	8014e7a <__swbuf_r+0x3a>
 8014e72:	2501      	movs	r5, #1
 8014e74:	426d      	negs	r5, r5
 8014e76:	0028      	movs	r0, r5
 8014e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e7a:	6923      	ldr	r3, [r4, #16]
 8014e7c:	6820      	ldr	r0, [r4, #0]
 8014e7e:	b2ef      	uxtb	r7, r5
 8014e80:	1ac0      	subs	r0, r0, r3
 8014e82:	6963      	ldr	r3, [r4, #20]
 8014e84:	b2ed      	uxtb	r5, r5
 8014e86:	4283      	cmp	r3, r0
 8014e88:	dc05      	bgt.n	8014e96 <__swbuf_r+0x56>
 8014e8a:	0021      	movs	r1, r4
 8014e8c:	0030      	movs	r0, r6
 8014e8e:	f7ff fdd5 	bl	8014a3c <_fflush_r>
 8014e92:	2800      	cmp	r0, #0
 8014e94:	d1ed      	bne.n	8014e72 <__swbuf_r+0x32>
 8014e96:	68a3      	ldr	r3, [r4, #8]
 8014e98:	3001      	adds	r0, #1
 8014e9a:	3b01      	subs	r3, #1
 8014e9c:	60a3      	str	r3, [r4, #8]
 8014e9e:	6823      	ldr	r3, [r4, #0]
 8014ea0:	1c5a      	adds	r2, r3, #1
 8014ea2:	6022      	str	r2, [r4, #0]
 8014ea4:	701f      	strb	r7, [r3, #0]
 8014ea6:	6963      	ldr	r3, [r4, #20]
 8014ea8:	4283      	cmp	r3, r0
 8014eaa:	d004      	beq.n	8014eb6 <__swbuf_r+0x76>
 8014eac:	89a3      	ldrh	r3, [r4, #12]
 8014eae:	07db      	lsls	r3, r3, #31
 8014eb0:	d5e1      	bpl.n	8014e76 <__swbuf_r+0x36>
 8014eb2:	2d0a      	cmp	r5, #10
 8014eb4:	d1df      	bne.n	8014e76 <__swbuf_r+0x36>
 8014eb6:	0021      	movs	r1, r4
 8014eb8:	0030      	movs	r0, r6
 8014eba:	f7ff fdbf 	bl	8014a3c <_fflush_r>
 8014ebe:	2800      	cmp	r0, #0
 8014ec0:	d0d9      	beq.n	8014e76 <__swbuf_r+0x36>
 8014ec2:	e7d6      	b.n	8014e72 <__swbuf_r+0x32>

08014ec4 <__swsetup_r>:
 8014ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8014f7c <__swsetup_r+0xb8>)
 8014ec6:	b570      	push	{r4, r5, r6, lr}
 8014ec8:	0005      	movs	r5, r0
 8014eca:	6818      	ldr	r0, [r3, #0]
 8014ecc:	000c      	movs	r4, r1
 8014ece:	2800      	cmp	r0, #0
 8014ed0:	d004      	beq.n	8014edc <__swsetup_r+0x18>
 8014ed2:	6a03      	ldr	r3, [r0, #32]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d101      	bne.n	8014edc <__swsetup_r+0x18>
 8014ed8:	f7fe f8ea 	bl	80130b0 <__sinit>
 8014edc:	220c      	movs	r2, #12
 8014ede:	5ea3      	ldrsh	r3, [r4, r2]
 8014ee0:	071a      	lsls	r2, r3, #28
 8014ee2:	d423      	bmi.n	8014f2c <__swsetup_r+0x68>
 8014ee4:	06da      	lsls	r2, r3, #27
 8014ee6:	d407      	bmi.n	8014ef8 <__swsetup_r+0x34>
 8014ee8:	2209      	movs	r2, #9
 8014eea:	602a      	str	r2, [r5, #0]
 8014eec:	2240      	movs	r2, #64	@ 0x40
 8014eee:	2001      	movs	r0, #1
 8014ef0:	4313      	orrs	r3, r2
 8014ef2:	81a3      	strh	r3, [r4, #12]
 8014ef4:	4240      	negs	r0, r0
 8014ef6:	e03a      	b.n	8014f6e <__swsetup_r+0xaa>
 8014ef8:	075b      	lsls	r3, r3, #29
 8014efa:	d513      	bpl.n	8014f24 <__swsetup_r+0x60>
 8014efc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014efe:	2900      	cmp	r1, #0
 8014f00:	d008      	beq.n	8014f14 <__swsetup_r+0x50>
 8014f02:	0023      	movs	r3, r4
 8014f04:	3344      	adds	r3, #68	@ 0x44
 8014f06:	4299      	cmp	r1, r3
 8014f08:	d002      	beq.n	8014f10 <__swsetup_r+0x4c>
 8014f0a:	0028      	movs	r0, r5
 8014f0c:	f7ff f86e 	bl	8013fec <_free_r>
 8014f10:	2300      	movs	r3, #0
 8014f12:	6363      	str	r3, [r4, #52]	@ 0x34
 8014f14:	2224      	movs	r2, #36	@ 0x24
 8014f16:	89a3      	ldrh	r3, [r4, #12]
 8014f18:	4393      	bics	r3, r2
 8014f1a:	81a3      	strh	r3, [r4, #12]
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	6063      	str	r3, [r4, #4]
 8014f20:	6923      	ldr	r3, [r4, #16]
 8014f22:	6023      	str	r3, [r4, #0]
 8014f24:	2308      	movs	r3, #8
 8014f26:	89a2      	ldrh	r2, [r4, #12]
 8014f28:	4313      	orrs	r3, r2
 8014f2a:	81a3      	strh	r3, [r4, #12]
 8014f2c:	6923      	ldr	r3, [r4, #16]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d10b      	bne.n	8014f4a <__swsetup_r+0x86>
 8014f32:	21a0      	movs	r1, #160	@ 0xa0
 8014f34:	2280      	movs	r2, #128	@ 0x80
 8014f36:	89a3      	ldrh	r3, [r4, #12]
 8014f38:	0089      	lsls	r1, r1, #2
 8014f3a:	0092      	lsls	r2, r2, #2
 8014f3c:	400b      	ands	r3, r1
 8014f3e:	4293      	cmp	r3, r2
 8014f40:	d003      	beq.n	8014f4a <__swsetup_r+0x86>
 8014f42:	0021      	movs	r1, r4
 8014f44:	0028      	movs	r0, r5
 8014f46:	f000 f88f 	bl	8015068 <__smakebuf_r>
 8014f4a:	220c      	movs	r2, #12
 8014f4c:	5ea3      	ldrsh	r3, [r4, r2]
 8014f4e:	2101      	movs	r1, #1
 8014f50:	001a      	movs	r2, r3
 8014f52:	400a      	ands	r2, r1
 8014f54:	420b      	tst	r3, r1
 8014f56:	d00b      	beq.n	8014f70 <__swsetup_r+0xac>
 8014f58:	2200      	movs	r2, #0
 8014f5a:	60a2      	str	r2, [r4, #8]
 8014f5c:	6962      	ldr	r2, [r4, #20]
 8014f5e:	4252      	negs	r2, r2
 8014f60:	61a2      	str	r2, [r4, #24]
 8014f62:	2000      	movs	r0, #0
 8014f64:	6922      	ldr	r2, [r4, #16]
 8014f66:	4282      	cmp	r2, r0
 8014f68:	d101      	bne.n	8014f6e <__swsetup_r+0xaa>
 8014f6a:	061a      	lsls	r2, r3, #24
 8014f6c:	d4be      	bmi.n	8014eec <__swsetup_r+0x28>
 8014f6e:	bd70      	pop	{r4, r5, r6, pc}
 8014f70:	0799      	lsls	r1, r3, #30
 8014f72:	d400      	bmi.n	8014f76 <__swsetup_r+0xb2>
 8014f74:	6962      	ldr	r2, [r4, #20]
 8014f76:	60a2      	str	r2, [r4, #8]
 8014f78:	e7f3      	b.n	8014f62 <__swsetup_r+0x9e>
 8014f7a:	46c0      	nop			@ (mov r8, r8)
 8014f7c:	20000214 	.word	0x20000214

08014f80 <_raise_r>:
 8014f80:	b570      	push	{r4, r5, r6, lr}
 8014f82:	0004      	movs	r4, r0
 8014f84:	000d      	movs	r5, r1
 8014f86:	291f      	cmp	r1, #31
 8014f88:	d904      	bls.n	8014f94 <_raise_r+0x14>
 8014f8a:	2316      	movs	r3, #22
 8014f8c:	6003      	str	r3, [r0, #0]
 8014f8e:	2001      	movs	r0, #1
 8014f90:	4240      	negs	r0, r0
 8014f92:	bd70      	pop	{r4, r5, r6, pc}
 8014f94:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d004      	beq.n	8014fa4 <_raise_r+0x24>
 8014f9a:	008a      	lsls	r2, r1, #2
 8014f9c:	189b      	adds	r3, r3, r2
 8014f9e:	681a      	ldr	r2, [r3, #0]
 8014fa0:	2a00      	cmp	r2, #0
 8014fa2:	d108      	bne.n	8014fb6 <_raise_r+0x36>
 8014fa4:	0020      	movs	r0, r4
 8014fa6:	f000 f831 	bl	801500c <_getpid_r>
 8014faa:	002a      	movs	r2, r5
 8014fac:	0001      	movs	r1, r0
 8014fae:	0020      	movs	r0, r4
 8014fb0:	f000 f81a 	bl	8014fe8 <_kill_r>
 8014fb4:	e7ed      	b.n	8014f92 <_raise_r+0x12>
 8014fb6:	2a01      	cmp	r2, #1
 8014fb8:	d009      	beq.n	8014fce <_raise_r+0x4e>
 8014fba:	1c51      	adds	r1, r2, #1
 8014fbc:	d103      	bne.n	8014fc6 <_raise_r+0x46>
 8014fbe:	2316      	movs	r3, #22
 8014fc0:	6003      	str	r3, [r0, #0]
 8014fc2:	2001      	movs	r0, #1
 8014fc4:	e7e5      	b.n	8014f92 <_raise_r+0x12>
 8014fc6:	2100      	movs	r1, #0
 8014fc8:	0028      	movs	r0, r5
 8014fca:	6019      	str	r1, [r3, #0]
 8014fcc:	4790      	blx	r2
 8014fce:	2000      	movs	r0, #0
 8014fd0:	e7df      	b.n	8014f92 <_raise_r+0x12>
	...

08014fd4 <raise>:
 8014fd4:	b510      	push	{r4, lr}
 8014fd6:	4b03      	ldr	r3, [pc, #12]	@ (8014fe4 <raise+0x10>)
 8014fd8:	0001      	movs	r1, r0
 8014fda:	6818      	ldr	r0, [r3, #0]
 8014fdc:	f7ff ffd0 	bl	8014f80 <_raise_r>
 8014fe0:	bd10      	pop	{r4, pc}
 8014fe2:	46c0      	nop			@ (mov r8, r8)
 8014fe4:	20000214 	.word	0x20000214

08014fe8 <_kill_r>:
 8014fe8:	2300      	movs	r3, #0
 8014fea:	b570      	push	{r4, r5, r6, lr}
 8014fec:	4d06      	ldr	r5, [pc, #24]	@ (8015008 <_kill_r+0x20>)
 8014fee:	0004      	movs	r4, r0
 8014ff0:	0008      	movs	r0, r1
 8014ff2:	0011      	movs	r1, r2
 8014ff4:	602b      	str	r3, [r5, #0]
 8014ff6:	f7ee f87b 	bl	80030f0 <_kill>
 8014ffa:	1c43      	adds	r3, r0, #1
 8014ffc:	d103      	bne.n	8015006 <_kill_r+0x1e>
 8014ffe:	682b      	ldr	r3, [r5, #0]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d000      	beq.n	8015006 <_kill_r+0x1e>
 8015004:	6023      	str	r3, [r4, #0]
 8015006:	bd70      	pop	{r4, r5, r6, pc}
 8015008:	20001e90 	.word	0x20001e90

0801500c <_getpid_r>:
 801500c:	b510      	push	{r4, lr}
 801500e:	f7ee f869 	bl	80030e4 <_getpid>
 8015012:	bd10      	pop	{r4, pc}

08015014 <__swhatbuf_r>:
 8015014:	b570      	push	{r4, r5, r6, lr}
 8015016:	000e      	movs	r6, r1
 8015018:	001d      	movs	r5, r3
 801501a:	230e      	movs	r3, #14
 801501c:	5ec9      	ldrsh	r1, [r1, r3]
 801501e:	0014      	movs	r4, r2
 8015020:	b096      	sub	sp, #88	@ 0x58
 8015022:	2900      	cmp	r1, #0
 8015024:	da0c      	bge.n	8015040 <__swhatbuf_r+0x2c>
 8015026:	89b2      	ldrh	r2, [r6, #12]
 8015028:	2380      	movs	r3, #128	@ 0x80
 801502a:	0011      	movs	r1, r2
 801502c:	4019      	ands	r1, r3
 801502e:	421a      	tst	r2, r3
 8015030:	d114      	bne.n	801505c <__swhatbuf_r+0x48>
 8015032:	2380      	movs	r3, #128	@ 0x80
 8015034:	00db      	lsls	r3, r3, #3
 8015036:	2000      	movs	r0, #0
 8015038:	6029      	str	r1, [r5, #0]
 801503a:	6023      	str	r3, [r4, #0]
 801503c:	b016      	add	sp, #88	@ 0x58
 801503e:	bd70      	pop	{r4, r5, r6, pc}
 8015040:	466a      	mov	r2, sp
 8015042:	f000 f853 	bl	80150ec <_fstat_r>
 8015046:	2800      	cmp	r0, #0
 8015048:	dbed      	blt.n	8015026 <__swhatbuf_r+0x12>
 801504a:	23f0      	movs	r3, #240	@ 0xf0
 801504c:	9901      	ldr	r1, [sp, #4]
 801504e:	021b      	lsls	r3, r3, #8
 8015050:	4019      	ands	r1, r3
 8015052:	4b04      	ldr	r3, [pc, #16]	@ (8015064 <__swhatbuf_r+0x50>)
 8015054:	18c9      	adds	r1, r1, r3
 8015056:	424b      	negs	r3, r1
 8015058:	4159      	adcs	r1, r3
 801505a:	e7ea      	b.n	8015032 <__swhatbuf_r+0x1e>
 801505c:	2100      	movs	r1, #0
 801505e:	2340      	movs	r3, #64	@ 0x40
 8015060:	e7e9      	b.n	8015036 <__swhatbuf_r+0x22>
 8015062:	46c0      	nop			@ (mov r8, r8)
 8015064:	ffffe000 	.word	0xffffe000

08015068 <__smakebuf_r>:
 8015068:	b5f0      	push	{r4, r5, r6, r7, lr}
 801506a:	2602      	movs	r6, #2
 801506c:	898b      	ldrh	r3, [r1, #12]
 801506e:	0005      	movs	r5, r0
 8015070:	000c      	movs	r4, r1
 8015072:	b085      	sub	sp, #20
 8015074:	4233      	tst	r3, r6
 8015076:	d007      	beq.n	8015088 <__smakebuf_r+0x20>
 8015078:	0023      	movs	r3, r4
 801507a:	3347      	adds	r3, #71	@ 0x47
 801507c:	6023      	str	r3, [r4, #0]
 801507e:	6123      	str	r3, [r4, #16]
 8015080:	2301      	movs	r3, #1
 8015082:	6163      	str	r3, [r4, #20]
 8015084:	b005      	add	sp, #20
 8015086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015088:	ab03      	add	r3, sp, #12
 801508a:	aa02      	add	r2, sp, #8
 801508c:	f7ff ffc2 	bl	8015014 <__swhatbuf_r>
 8015090:	9f02      	ldr	r7, [sp, #8]
 8015092:	9001      	str	r0, [sp, #4]
 8015094:	0039      	movs	r1, r7
 8015096:	0028      	movs	r0, r5
 8015098:	f7ff f81e 	bl	80140d8 <_malloc_r>
 801509c:	2800      	cmp	r0, #0
 801509e:	d108      	bne.n	80150b2 <__smakebuf_r+0x4a>
 80150a0:	220c      	movs	r2, #12
 80150a2:	5ea3      	ldrsh	r3, [r4, r2]
 80150a4:	059a      	lsls	r2, r3, #22
 80150a6:	d4ed      	bmi.n	8015084 <__smakebuf_r+0x1c>
 80150a8:	2203      	movs	r2, #3
 80150aa:	4393      	bics	r3, r2
 80150ac:	431e      	orrs	r6, r3
 80150ae:	81a6      	strh	r6, [r4, #12]
 80150b0:	e7e2      	b.n	8015078 <__smakebuf_r+0x10>
 80150b2:	2380      	movs	r3, #128	@ 0x80
 80150b4:	89a2      	ldrh	r2, [r4, #12]
 80150b6:	6020      	str	r0, [r4, #0]
 80150b8:	4313      	orrs	r3, r2
 80150ba:	81a3      	strh	r3, [r4, #12]
 80150bc:	9b03      	ldr	r3, [sp, #12]
 80150be:	6120      	str	r0, [r4, #16]
 80150c0:	6167      	str	r7, [r4, #20]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d00c      	beq.n	80150e0 <__smakebuf_r+0x78>
 80150c6:	0028      	movs	r0, r5
 80150c8:	230e      	movs	r3, #14
 80150ca:	5ee1      	ldrsh	r1, [r4, r3]
 80150cc:	f000 f820 	bl	8015110 <_isatty_r>
 80150d0:	2800      	cmp	r0, #0
 80150d2:	d005      	beq.n	80150e0 <__smakebuf_r+0x78>
 80150d4:	2303      	movs	r3, #3
 80150d6:	89a2      	ldrh	r2, [r4, #12]
 80150d8:	439a      	bics	r2, r3
 80150da:	3b02      	subs	r3, #2
 80150dc:	4313      	orrs	r3, r2
 80150de:	81a3      	strh	r3, [r4, #12]
 80150e0:	89a3      	ldrh	r3, [r4, #12]
 80150e2:	9a01      	ldr	r2, [sp, #4]
 80150e4:	4313      	orrs	r3, r2
 80150e6:	81a3      	strh	r3, [r4, #12]
 80150e8:	e7cc      	b.n	8015084 <__smakebuf_r+0x1c>
	...

080150ec <_fstat_r>:
 80150ec:	2300      	movs	r3, #0
 80150ee:	b570      	push	{r4, r5, r6, lr}
 80150f0:	4d06      	ldr	r5, [pc, #24]	@ (801510c <_fstat_r+0x20>)
 80150f2:	0004      	movs	r4, r0
 80150f4:	0008      	movs	r0, r1
 80150f6:	0011      	movs	r1, r2
 80150f8:	602b      	str	r3, [r5, #0]
 80150fa:	f7ee f859 	bl	80031b0 <_fstat>
 80150fe:	1c43      	adds	r3, r0, #1
 8015100:	d103      	bne.n	801510a <_fstat_r+0x1e>
 8015102:	682b      	ldr	r3, [r5, #0]
 8015104:	2b00      	cmp	r3, #0
 8015106:	d000      	beq.n	801510a <_fstat_r+0x1e>
 8015108:	6023      	str	r3, [r4, #0]
 801510a:	bd70      	pop	{r4, r5, r6, pc}
 801510c:	20001e90 	.word	0x20001e90

08015110 <_isatty_r>:
 8015110:	2300      	movs	r3, #0
 8015112:	b570      	push	{r4, r5, r6, lr}
 8015114:	4d06      	ldr	r5, [pc, #24]	@ (8015130 <_isatty_r+0x20>)
 8015116:	0004      	movs	r4, r0
 8015118:	0008      	movs	r0, r1
 801511a:	602b      	str	r3, [r5, #0]
 801511c:	f7ee f856 	bl	80031cc <_isatty>
 8015120:	1c43      	adds	r3, r0, #1
 8015122:	d103      	bne.n	801512c <_isatty_r+0x1c>
 8015124:	682b      	ldr	r3, [r5, #0]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d000      	beq.n	801512c <_isatty_r+0x1c>
 801512a:	6023      	str	r3, [r4, #0]
 801512c:	bd70      	pop	{r4, r5, r6, pc}
 801512e:	46c0      	nop			@ (mov r8, r8)
 8015130:	20001e90 	.word	0x20001e90

08015134 <_init>:
 8015134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015136:	46c0      	nop			@ (mov r8, r8)
 8015138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801513a:	bc08      	pop	{r3}
 801513c:	469e      	mov	lr, r3
 801513e:	4770      	bx	lr

08015140 <_fini>:
 8015140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015142:	46c0      	nop			@ (mov r8, r8)
 8015144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015146:	bc08      	pop	{r3}
 8015148:	469e      	mov	lr, r3
 801514a:	4770      	bx	lr
