Info: Generated by version: 21.4 build 67
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\pll.ip --block-symbol-file --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\pll --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: pll.pll: Able to implement PLL - Actual outclk frequency 3 differs from requested setting
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\pll.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\pll --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: pll.pll: Able to implement PLL - Actual outclk frequency 3 differs from requested setting
Info: pll: "Transforming system: pll"
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_iopll_1931_ldt7zry"
Info: pll: Done "pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
