/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/ncs/wkspc/example/blinky/renesas_eval/blinky/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /clocks
 *   4   /clocks/clock-hoco
 *   5   /clocks/clock-loco
 *   6   /clocks/clock-moco
 *   7   /clocks/clock-subclk
 *   8   /clocks/clock-xtal
 *   9   /clocks/pll
 *   10  /clocks/pll2
 *   11  /clocks/pclkblock@40084000
 *   12  /clocks/pclkblock@40084000/canfdclk
 *   13  /clocks/pclkblock@40084000/cecclk
 *   14  /clocks/pclkblock@40084000/clkout
 *   15  /clocks/pclkblock@40084000/fclk
 *   16  /clocks/pclkblock@40084000/iclk
 *   17  /clocks/pclkblock@40084000/octaspiclk
 *   18  /clocks/pclkblock@40084000/pclkb
 *   19  /clocks/pclkblock@40084000/pclkc
 *   20  /clocks/pclkblock@40084000/pclkd
 *   21  /clocks/pclkblock@40084000/u60clk
 *   22  /clocks/pclkblock@40084000/uclk
 *   23  /clocks/pclkblock@40084000/bclk
 *   24  /clocks/pclkblock@40084000/bclk/bclkout
 *   25  /cpus
 *   26  /cpus/cpu@0
 *   27  /cpus/cpu@0/mpu@e000ed90
 *   28  /soc
 *   29  /soc/gpio@40080000
 *   30  /leds
 *   31  /leds/led1
 *   32  /leds/led2
 *   33  /leds/led3
 *   34  /soc/gpio@40080020
 *   35  /soc/gpio@40080040
 *   36  /soc/gpio@40080060
 *   37  /soc/gpio@40080080
 *   38  /soc/gpio@400800a0
 *   39  /soc/gpio@400800c0
 *   40  /soc/gpio@400800e0
 *   41  /soc/gpio@40080100
 *   42  /soc/gpio@40080120
 *   43  /soc/gpio@40080140
 *   44  /soc/gpio@40080160
 *   45  /soc/memory@20000000
 *   46  /soc/option_setting_ofs@100a100
 *   47  /soc/option_setting_s@100a200
 *   48  /soc/option_setting_sas@100a134
 *   49  /soc/system@4001e000
 *   50  /soc/timer@e000e010
 *   51  /soc/flash-controller@407e0000
 *   52  /soc/flash-controller@407e0000/flash@0
 *   53  /soc/pin-contrller@40080800
 *   54  /soc/pin-contrller@40080800/sci0_default
 *   55  /soc/pin-contrller@40080800/sci0_default/group1
 *   56  /clocks/pclkblock@40084000/pclka
 *   57  /soc/interrupt-controller@e000e100
 *   58  /soc/sci0@40118000
 *   59  /soc/sci0@40118000/uart
 *   60  /soc/sci1@40118100
 *   61  /soc/sci1@40118100/uart
 *   62  /soc/sci2@40118200
 *   63  /soc/sci2@40118200/uart
 *   64  /soc/sci3@40118300
 *   65  /soc/sci3@40118300/uart
 *   66  /soc/sci4@40118400
 *   67  /soc/sci4@40118400/uart
 *   68  /soc/sci5@40118500
 *   69  /soc/sci5@40118500/uart
 *   70  /soc/sci6@40118600
 *   71  /soc/sci6@40118600/uart
 *   72  /soc/sci7@40118700
 *   73  /soc/sci7@40118700/uart
 *   74  /soc/sci8@40118800
 *   75  /soc/sci8@40118800/uart
 *   76  /soc/sci9@40118900
 *   77  /soc/sci9@40118900/uart
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 6
#define DT_N_CHILD_NUM_STATUS_OKAY 6
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /clocks */ \
	25, /* /cpus */ \
	28, /* /soc */ \
	30, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_renesas_ra6m5 DT_N
#define DT_N_INST_0_renesas_ra    DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_renesas_ra6m5 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "ra6m5"
#define DT_N_COMPAT_MATCHES_renesas_ra 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "ra"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"renesas,ra6m5", "renesas,ra"}
#define DT_N_P_compatible_IDX_0 "renesas,ra6m5"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra6m5
#define DT_N_P_compatible_IDX_0_STRING_TOKEN renesas_ra6m5
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA6M5
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "renesas,ra"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED renesas,ra
#define DT_N_P_compatible_IDX_1_STRING_TOKEN renesas_ra
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN RENESAS_RA
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 1
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) fn(clocks)
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) fn(clocks, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 8
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 3
#define DT_N_S_clocks_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	4, /* /clocks/clock-hoco */ \
	5, /* /clocks/clock-loco */ \
	6, /* /clocks/clock-moco */ \
	7, /* /clocks/clock-subclk */ \
	8, /* /clocks/clock-xtal */ \
	9, /* /clocks/pll */ \
	10, /* /clocks/pll2 */ \
	11, /* /clocks/pclkblock@40084000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1
#define DT_N_NODELABEL_clocks DT_N_S_clocks

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clock-hoco
 *
 * Node identifier: DT_N_S_clocks_S_clock_hoco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_hoco_PATH "/clocks/clock-hoco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME "clock-hoco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_hoco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_hoco_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_hoco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL(fn) fn(hoco)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL_VARGS(fn, ...) fn(hoco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_hoco_ORD 4
#define DT_N_S_clocks_S_clock_hoco_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_hoco_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_hoco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_hoco_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clock_hoco
#define DT_N_NODELABEL_hoco     DT_N_S_clocks_S_clock_hoco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_hoco_REG_NUM 0
#define DT_N_S_clocks_S_clock_hoco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_hoco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_hoco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_hoco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_hoco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_hoco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency 20000000
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-loco
 *
 * Node identifier: DT_N_S_clocks_S_clock_loco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_loco_PATH "/clocks/clock-loco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_loco_FULL_NAME "clock-loco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_loco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_loco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_loco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL(fn) fn(loco)
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL_VARGS(fn, ...) fn(loco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_loco_ORD 5
#define DT_N_S_clocks_S_clock_loco_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_loco_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_loco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_loco_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clock_loco
#define DT_N_NODELABEL_loco     DT_N_S_clocks_S_clock_loco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_loco_REG_NUM 0
#define DT_N_S_clocks_S_clock_loco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_loco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_loco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_loco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_loco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_loco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-moco
 *
 * Node identifier: DT_N_S_clocks_S_clock_moco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_moco_PATH "/clocks/clock-moco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_moco_FULL_NAME "clock-moco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_moco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_moco_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_moco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL(fn) fn(moco)
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL_VARGS(fn, ...) fn(moco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_moco_ORD 6
#define DT_N_S_clocks_S_clock_moco_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_moco_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_moco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_moco_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clock_moco
#define DT_N_NODELABEL_moco     DT_N_S_clocks_S_clock_moco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_moco_REG_NUM 0
#define DT_N_S_clocks_S_clock_moco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_moco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_moco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_moco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_moco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_moco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-subclk
 *
 * Node identifier: DT_N_S_clocks_S_clock_subclk
 *
 * Binding (compatible = renesas,ra-cgc-subclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-subclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_subclk_PATH "/clocks/clock-subclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME "clock-subclk"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_subclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_subclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_subclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL(fn) fn(subclk)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(subclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_subclk_ORD 7
#define DT_N_S_clocks_S_clock_subclk_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_subclk_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_subclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_subclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_subclk DT_N_S_clocks_S_clock_subclk
#define DT_N_NODELABEL_subclk             DT_N_S_clocks_S_clock_subclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_subclk_REG_NUM 0
#define DT_N_S_clocks_S_clock_subclk_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_subclk_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_subclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MATCHES_renesas_ra_cgc_subclk 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0 "ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_subclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_subclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_clock_subclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible {"renesas,ra-cgc-subclk"}
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0 "renesas,ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_SUBCLK
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time 1000
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time_EXISTS 1

/*
 * Devicetree node: /clocks/clock-xtal
 *
 * Node identifier: DT_N_S_clocks_S_clock_xtal
 *
 * Binding (compatible = renesas,ra-cgc-external-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-external-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_xtal_PATH "/clocks/clock-xtal"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_xtal_FULL_NAME "clock-xtal"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_xtal_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_xtal_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_xtal_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_xtal_FOREACH_NODELABEL(fn) fn(xtal)
#define DT_N_S_clocks_S_clock_xtal_FOREACH_NODELABEL_VARGS(fn, ...) fn(xtal, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_xtal_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_xtal_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_xtal_ORD 8
#define DT_N_S_clocks_S_clock_xtal_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_xtal_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_xtal_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_xtal_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_external_clock DT_N_S_clocks_S_clock_xtal
#define DT_N_NODELABEL_xtal                       DT_N_S_clocks_S_clock_xtal

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_xtal_REG_NUM 0
#define DT_N_S_clocks_S_clock_xtal_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_xtal_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_xtal_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_xtal_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MATCHES_renesas_ra_cgc_external_clock 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MODEL_IDX_0 "ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_xtal_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_xtal_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_xtal_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_xtal_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status "okay"
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_xtal_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_xtal_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_xtal, status, 0)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal, status, 0)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_status_LEN 1
#define DT_N_S_clocks_S_clock_xtal_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible {"renesas,ra-cgc-external-clock"}
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0 "renesas,ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-external-clock
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_external_clock
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_EXTERNAL_CLOCK
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_clock_frequency 24000000
#define DT_N_S_clocks_S_clock_xtal_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_mosel 0
#define DT_N_S_clocks_S_clock_xtal_P_mosel_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_xtal_P_mosel_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_mosel_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 9
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pll DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll             DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_source 3
#define DT_N_S_clocks_S_pll_P_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div 2
#define DT_N_S_clocks_S_pll_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_clocks_S_pll_P_mul_IDX_0 25
#define DT_N_S_clocks_S_pll_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, mul, 0) \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_LEN 2
#define DT_N_S_clocks_S_pll_P_mul_EXISTS 1

/*
 * Devicetree node: /clocks/pll2
 *
 * Node identifier: DT_N_S_clocks_S_pll2
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_PATH "/clocks/pll2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_FULL_NAME "pll2"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_ORD 10
#define DT_N_S_clocks_S_pll2_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pll DT_N_S_clocks_S_pll2
#define DT_N_NODELABEL_pll2            DT_N_S_clocks_S_pll2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_REG_NUM 0
#define DT_N_S_clocks_S_pll2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status "disabled"
#define DT_N_S_clocks_S_pll2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_source 255
#define DT_N_S_clocks_S_pll2_P_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_div 1
#define DT_N_S_clocks_S_pll2_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0 20
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, mul, 0) \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_LEN 2
#define DT_N_S_clocks_S_pll2_P_mul_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000
 *
 * Binding (compatible = renesas,ra-cgc-pclk-block):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk-block.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_PATH "/clocks/pclkblock@40084000"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_FULL_NAME "pclkblock@40084000"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_NODELABEL(fn) fn(pclkblock)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkblock, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_NUM 13
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_ORD 11
#define DT_N_S_clocks_S_pclkblock_40084000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_REQUIRES_ORDS \
	3, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_SUPPORTS_ORDS \
	12, /* /clocks/pclkblock@40084000/canfdclk */ \
	13, /* /clocks/pclkblock@40084000/cecclk */ \
	14, /* /clocks/pclkblock@40084000/clkout */ \
	15, /* /clocks/pclkblock@40084000/fclk */ \
	16, /* /clocks/pclkblock@40084000/iclk */ \
	17, /* /clocks/pclkblock@40084000/octaspiclk */ \
	18, /* /clocks/pclkblock@40084000/pclkb */ \
	19, /* /clocks/pclkblock@40084000/pclkc */ \
	20, /* /clocks/pclkblock@40084000/pclkd */ \
	21, /* /clocks/pclkblock@40084000/u60clk */ \
	22, /* /clocks/pclkblock@40084000/uclk */ \
	23, /* /clocks/pclkblock@40084000/bclk */ \
	56, /* /clocks/pclkblock@40084000/pclka */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk_block DT_N_S_clocks_S_pclkblock_40084000
#define DT_N_NODELABEL_pclkblock              DT_N_S_clocks_S_pclkblock_40084000

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NUM 5
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_ADDRESS 1074282496 /* 0x40084000 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_ADDRESS 1074282500 /* 0x40084004 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_ADDRESS 1074282504 /* 0x40084008 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_ADDRESS 1074282508 /* 0x4008400c */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_ADDRESS 1074282512 /* 0x40084010 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MATCHES_renesas_ra_cgc_pclk_block 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MODEL_IDX_0 "ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40084000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible {"renesas,ra-cgc-pclk-block"}
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0 "renesas,ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk-block
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk_block
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK_BLOCK
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg {1074282496 /* 0x40084000 */, 4 /* 0x4 */, 1074282500 /* 0x40084004 */, 4 /* 0x4 */, 1074282504 /* 0x40084008 */, 4 /* 0x4 */, 1074282508 /* 0x4008400c */, 4 /* 0x4 */, 1074282512 /* 0x40084010 */, 4 /* 0x4 */}
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_0 1074282496
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_1 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_2 1074282500
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_3 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_4 1074282504
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_5 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_6 1074282508
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_7 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_8 1074282512
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_9 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names {"MSTPA", "MSTPB", "MSTPC", "MSTPD", "MSTPE"}
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0 "MSTPA"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_UNQUOTED MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1 "MSTPB"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_UNQUOTED MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2 "MSTPC"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_UNQUOTED MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3 "MSTPD"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_UNQUOTED MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_UPPER_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4 "MSTPE"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_UNQUOTED MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_UPPER_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_LEN 5
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_sysclock_src 5
#define DT_N_S_clocks_S_pclkblock_40084000_P_sysclock_src_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/canfdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PATH "/clocks/pclkblock@40084000/canfdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FULL_NAME "canfdclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_NODELABEL(fn) fn(canfdclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfdclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_ORD 12
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_EXISTS 1
#define DT_N_INST_11_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk
#define DT_N_NODELABEL_canfdclk          DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/cecclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_cecclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PATH "/clocks/pclkblock@40084000/cecclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FULL_NAME "cecclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_NODELABEL(fn) fn(cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(cecclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_ORD 13
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_EXISTS 1
#define DT_N_INST_12_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_cecclk
#define DT_N_NODELABEL_cecclk            DT_N_S_clocks_S_pclkblock_40084000_S_cecclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/clkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_clkout
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PATH "/clocks/pclkblock@40084000/clkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FULL_NAME "clkout"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_NODELABEL(fn) fn(clkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkout, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_ORD 14
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_EXISTS 1
#define DT_N_INST_7_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_clkout
#define DT_N_NODELABEL_clkout           DT_N_S_clocks_S_pclkblock_40084000_S_clkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/fclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_fclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PATH "/clocks/pclkblock@40084000/fclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FULL_NAME "fclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_NODELABEL(fn) fn(fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(fclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_ORD 15
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_EXISTS 1
#define DT_N_INST_6_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_fclk
#define DT_N_NODELABEL_fclk             DT_N_S_clocks_S_pclkblock_40084000_S_fclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/iclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_iclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PATH "/clocks/pclkblock@40084000/iclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FULL_NAME "iclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_NODELABEL(fn) fn(iclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_ORD 16
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_iclk
#define DT_N_NODELABEL_iclk             DT_N_S_clocks_S_pclkblock_40084000_S_iclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_clk_div 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/octaspiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PATH "/clocks/pclkblock@40084000/octaspiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FULL_NAME "octaspiclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_NODELABEL(fn) fn(octaspiclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(octaspiclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_ORD 17
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_EXISTS 1
#define DT_N_INST_10_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk
#define DT_N_NODELABEL_octaspiclk        DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkb
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkb
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PATH "/clocks/pclkblock@40084000/pclkb"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FULL_NAME "pclkb"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_NODELABEL(fn) fn(pclkb)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkb, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_ORD 18
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_EXISTS 1
#define DT_N_INST_2_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkb
#define DT_N_NODELABEL_pclkb            DT_N_S_clocks_S_pclkblock_40084000_S_pclkb

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkc
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkc
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PATH "/clocks/pclkblock@40084000/pclkc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FULL_NAME "pclkc"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_NODELABEL(fn) fn(pclkc)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_ORD 19
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_EXISTS 1
#define DT_N_INST_3_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkc
#define DT_N_NODELABEL_pclkc            DT_N_S_clocks_S_pclkblock_40084000_S_pclkc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkd
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PATH "/clocks/pclkblock@40084000/pclkd"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FULL_NAME "pclkd"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_NODELABEL(fn) fn(pclkd)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkd, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_ORD 20
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_EXISTS 1
#define DT_N_INST_4_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_NODELABEL_pclkd            DT_N_S_clocks_S_pclkblock_40084000_S_pclkd

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_clk_div 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/u60clk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_u60clk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PATH "/clocks/pclkblock@40084000/u60clk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FULL_NAME "u60clk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_NODELABEL(fn) fn(u60clk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_NODELABEL_VARGS(fn, ...) fn(u60clk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_ORD 21
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_EXISTS 1
#define DT_N_INST_9_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_u60clk
#define DT_N_NODELABEL_u60clk           DT_N_S_clocks_S_pclkblock_40084000_S_u60clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/uclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_uclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PATH "/clocks/pclkblock@40084000/uclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FULL_NAME "uclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_NODELABEL(fn) fn(uclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(uclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_ORD 22
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_EXISTS 1
#define DT_N_INST_8_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_uclk
#define DT_N_NODELABEL_uclk             DT_N_S_clocks_S_pclkblock_40084000_S_uclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/bclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_bclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PATH "/clocks/pclkblock@40084000/bclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FULL_NAME "bclk"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_NODELABEL(fn) fn(bclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_ORD 23
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_SUPPORTS_ORDS \
	24, /* /clocks/pclkblock@40084000/bclk/bclkout */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_EXISTS 1
#define DT_N_INST_5_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_bclk
#define DT_N_NODELABEL_bclk             DT_N_S_clocks_S_pclkblock_40084000_S_bclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_clk_div 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/bclk/bclkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout
 *
 * Binding (compatible = renesas,ra-cgc-busclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-busclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PATH "/clocks/pclkblock@40084000/bclk/bclkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FULL_NAME "bclkout"

/* Node parent (/clocks/pclkblock@40084000/bclk) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PARENT DT_N_S_clocks_S_pclkblock_40084000_S_bclk

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_NODELABEL(fn) fn(bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclkout, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_ORD 24
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_REQUIRES_ORDS \
	23, /* /clocks/pclkblock@40084000/bclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_busclk DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout
#define DT_N_NODELABEL_bclkout            DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MATCHES_renesas_ra_cgc_busclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0 "ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible {"renesas,ra-cgc-busclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0 "renesas,ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-busclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_busclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_BUSCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 25
#define DT_N_S_cpus_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	26, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 26
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	25, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	27, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 27
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	26, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 31
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 11
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci1_40118100) fn(DT_N_S_soc_S_sci2_40118200) fn(DT_N_S_soc_S_sci3_40118300) fn(DT_N_S_soc_S_sci4_40118400) fn(DT_N_S_soc_S_sci5_40118500) fn(DT_N_S_soc_S_sci6_40118600) fn(DT_N_S_soc_S_sci7_40118700) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40118100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40118200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40118300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40118400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci5_40118500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci6_40118600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci7_40118700) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 28
#define DT_N_S_soc_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	29, /* /soc/gpio@40080000 */ \
	34, /* /soc/gpio@40080020 */ \
	35, /* /soc/gpio@40080040 */ \
	36, /* /soc/gpio@40080060 */ \
	37, /* /soc/gpio@40080080 */ \
	38, /* /soc/gpio@400800a0 */ \
	39, /* /soc/gpio@400800c0 */ \
	40, /* /soc/gpio@400800e0 */ \
	41, /* /soc/gpio@40080100 */ \
	42, /* /soc/gpio@40080120 */ \
	43, /* /soc/gpio@40080140 */ \
	44, /* /soc/gpio@40080160 */ \
	45, /* /soc/memory@20000000 */ \
	46, /* /soc/option_setting_ofs@100a100 */ \
	47, /* /soc/option_setting_s@100a200 */ \
	48, /* /soc/option_setting_sas@100a134 */ \
	49, /* /soc/system@4001e000 */ \
	50, /* /soc/timer@e000e010 */ \
	51, /* /soc/flash-controller@407e0000 */ \
	53, /* /soc/pin-contrller@40080800 */ \
	57, /* /soc/interrupt-controller@e000e100 */ \
	58, /* /soc/sci0@40118000 */ \
	60, /* /soc/sci1@40118100 */ \
	62, /* /soc/sci2@40118200 */ \
	64, /* /soc/sci3@40118300 */ \
	66, /* /soc/sci4@40118400 */ \
	68, /* /soc/sci5@40118500 */ \
	70, /* /soc/sci6@40118600 */ \
	72, /* /soc/sci7@40118700 */ \
	74, /* /soc/sci8@40118800 */ \
	76, /* /soc/sci9@40118900 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080000
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080000_PATH "/soc/gpio@40080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080000_FULL_NAME "gpio@40080000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080000_FOREACH_NODELABEL(fn) fn(ioport0)
#define DT_N_S_soc_S_gpio_40080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080000_ORD 29
#define DT_N_S_soc_S_gpio_40080000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080000_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080000_SUPPORTS_ORDS \
	30, /* /leds */ \
	31, /* /leds/led1 */ \
	32, /* /leds/led2 */ \
	33, /* /leds/led3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080000_EXISTS 1
#define DT_N_INST_0_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080000
#define DT_N_NODELABEL_ioport0             DT_N_S_soc_S_gpio_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_VAL_ADDRESS 1074266112 /* 0x40080000 */
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status "okay"
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_40080000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, status, 0)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, status, 0)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_reg {1074266112 /* 0x40080000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_0 1074266112
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port 0
#define DT_N_S_soc_S_gpio_40080000_P_port_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 30
#define DT_N_S_leds_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	29, /* /soc/gpio@40080000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	31, /* /leds/led1 */ \
	32, /* /leds/led2 */ \
	33, /* /leds/led3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led1
 *
 * Node identifier: DT_N_S_leds_S_led1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led1_PATH "/leds/led1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led1_FULL_NAME "led1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led1_CHILD_NUM 0
#define DT_N_S_leds_S_led1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led1_ORD 31
#define DT_N_S_leds_S_led1_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led1_REQUIRES_ORDS \
	29, /* /soc/gpio@40080000 */ \
	30, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led1_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led1_REG_NUM 0
#define DT_N_S_leds_S_led1_RANGES_NUM 0
#define DT_N_S_leds_S_led1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led1_IRQ_NUM 0
#define DT_N_S_leds_S_led1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_LEN 1
#define DT_N_S_leds_S_led1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led1_P_label "LED1"
#define DT_N_S_leds_S_led1_P_label_STRING_UNQUOTED LED1
#define DT_N_S_leds_S_led1_P_label_STRING_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_STRING_UPPER_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_IDX_0 "LED1"
#define DT_N_S_leds_S_led1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_LEN 1
#define DT_N_S_leds_S_led1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led2
 *
 * Node identifier: DT_N_S_leds_S_led2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led2_PATH "/leds/led2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led2_FULL_NAME "led2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL(fn) fn(led2)
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led2_CHILD_NUM 0
#define DT_N_S_leds_S_led2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led2_ORD 32
#define DT_N_S_leds_S_led2_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led2_REQUIRES_ORDS \
	29, /* /soc/gpio@40080000 */ \
	30, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led2_EXISTS 1
#define DT_N_NODELABEL_led2 DT_N_S_leds_S_led2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led2_REG_NUM 0
#define DT_N_S_leds_S_led2_RANGES_NUM 0
#define DT_N_S_leds_S_led2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led2_IRQ_NUM 0
#define DT_N_S_leds_S_led2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_LEN 1
#define DT_N_S_leds_S_led2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led2_P_label "LED2"
#define DT_N_S_leds_S_led2_P_label_STRING_UNQUOTED LED2
#define DT_N_S_leds_S_led2_P_label_STRING_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_STRING_UPPER_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_IDX_0 "LED2"
#define DT_N_S_leds_S_led2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_LEN 1
#define DT_N_S_leds_S_led2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led3
 *
 * Node identifier: DT_N_S_leds_S_led3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led3_PATH "/leds/led3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led3_FULL_NAME "led3"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL(fn) fn(led3)
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led3_CHILD_NUM 0
#define DT_N_S_leds_S_led3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led3_ORD 33
#define DT_N_S_leds_S_led3_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led3_REQUIRES_ORDS \
	29, /* /soc/gpio@40080000 */ \
	30, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led3_EXISTS 1
#define DT_N_NODELABEL_led3 DT_N_S_leds_S_led3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led3_REG_NUM 0
#define DT_N_S_leds_S_led3_RANGES_NUM 0
#define DT_N_S_leds_S_led3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led3_IRQ_NUM 0
#define DT_N_S_leds_S_led3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin 8
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_LEN 1
#define DT_N_S_leds_S_led3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led3_P_label "LED3"
#define DT_N_S_leds_S_led3_P_label_STRING_UNQUOTED LED3
#define DT_N_S_leds_S_led3_P_label_STRING_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_STRING_UPPER_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_IDX_0 "LED3"
#define DT_N_S_leds_S_led3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_LEN 1
#define DT_N_S_leds_S_led3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080020
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080020
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080020_PATH "/soc/gpio@40080020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080020_FULL_NAME "gpio@40080020"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080020_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080020_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080020_FOREACH_NODELABEL(fn) fn(ioport1)
#define DT_N_S_soc_S_gpio_40080020_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080020_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080020_ORD 34
#define DT_N_S_soc_S_gpio_40080020_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080020_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080020_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080020_EXISTS 1
#define DT_N_INST_1_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080020
#define DT_N_NODELABEL_ioport1             DT_N_S_soc_S_gpio_40080020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080020_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_VAL_ADDRESS 1074266144 /* 0x40080020 */
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080020_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080020_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080020_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080020_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080020_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080020_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080020_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080020_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080020_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, status, 0)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, status, 0)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_reg {1074266144 /* 0x40080020 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_0 1074266144
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port 1
#define DT_N_S_soc_S_gpio_40080020_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080040
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080040_PATH "/soc/gpio@40080040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080040_FULL_NAME "gpio@40080040"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080040_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080040_FOREACH_NODELABEL(fn) fn(ioport2)
#define DT_N_S_soc_S_gpio_40080040_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080040_ORD 35
#define DT_N_S_soc_S_gpio_40080040_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080040_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080040_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080040_EXISTS 1
#define DT_N_INST_2_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080040
#define DT_N_NODELABEL_ioport2             DT_N_S_soc_S_gpio_40080040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_VAL_ADDRESS 1074266176 /* 0x40080040 */
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080040_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080040_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080040_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080040_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080040_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, status, 0)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, status, 0)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_reg {1074266176 /* 0x40080040 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_0 1074266176
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port 2
#define DT_N_S_soc_S_gpio_40080040_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080060
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080060
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080060_PATH "/soc/gpio@40080060"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080060_FULL_NAME "gpio@40080060"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080060_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080060_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080060_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080060_FOREACH_NODELABEL(fn) fn(ioport3)
#define DT_N_S_soc_S_gpio_40080060_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080060_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080060_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080060_ORD 36
#define DT_N_S_soc_S_gpio_40080060_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080060_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080060_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080060_EXISTS 1
#define DT_N_INST_3_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080060
#define DT_N_NODELABEL_ioport3             DT_N_S_soc_S_gpio_40080060

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080060_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_VAL_ADDRESS 1074266208 /* 0x40080060 */
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080060_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080060_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080060_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080060_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080060_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080060_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080060_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080060_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080060_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080060_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080060_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080060_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, status, 0)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, status, 0)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_reg {1074266208 /* 0x40080060 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_0 1074266208
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port 3
#define DT_N_S_soc_S_gpio_40080060_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080080
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080080_PATH "/soc/gpio@40080080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080080_FULL_NAME "gpio@40080080"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080080_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080080_FOREACH_NODELABEL(fn) fn(ioport4)
#define DT_N_S_soc_S_gpio_40080080_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080080_ORD 37
#define DT_N_S_soc_S_gpio_40080080_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080080_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080080_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080080_EXISTS 1
#define DT_N_INST_4_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080080
#define DT_N_NODELABEL_ioport4             DT_N_S_soc_S_gpio_40080080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_VAL_ADDRESS 1074266240 /* 0x40080080 */
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080080_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080080_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080080_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080080_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080080_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, status, 0)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, status, 0)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_reg {1074266240 /* 0x40080080 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_0 1074266240
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port 4
#define DT_N_S_soc_S_gpio_40080080_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800a0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800a0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800a0_PATH "/soc/gpio@400800a0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800a0_FULL_NAME "gpio@400800a0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800a0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800a0_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800a0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_NODELABEL(fn) fn(ioport5)
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport5, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800a0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800a0_ORD 38
#define DT_N_S_soc_S_gpio_400800a0_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800a0_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800a0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800a0_EXISTS 1
#define DT_N_INST_5_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800a0
#define DT_N_NODELABEL_ioport5             DT_N_S_soc_S_gpio_400800a0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800a0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_VAL_ADDRESS 1074266272 /* 0x400800a0 */
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_400800a0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800a0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800a0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800a0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800a0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800a0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800a0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800a0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status "disabled"
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_400800a0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800a0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, status, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, status, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_reg {1074266272 /* 0x400800a0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_0 1074266272
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port 5
#define DT_N_S_soc_S_gpio_400800a0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800c0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800c0_PATH "/soc/gpio@400800c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800c0_FULL_NAME "gpio@400800c0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800c0_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_NODELABEL(fn) fn(ioport6)
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800c0_ORD 39
#define DT_N_S_soc_S_gpio_400800c0_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800c0_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800c0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800c0_EXISTS 1
#define DT_N_INST_6_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800c0
#define DT_N_NODELABEL_ioport6             DT_N_S_soc_S_gpio_400800c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_VAL_ADDRESS 1074266304 /* 0x400800c0 */
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_400800c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800c0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800c0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status "disabled"
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_400800c0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800c0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, status, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, status, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_reg {1074266304 /* 0x400800c0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_0 1074266304
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port 6
#define DT_N_S_soc_S_gpio_400800c0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800e0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800e0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800e0_PATH "/soc/gpio@400800e0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800e0_FULL_NAME "gpio@400800e0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800e0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800e0_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800e0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_NODELABEL(fn) fn(ioport7)
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800e0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800e0_ORD 40
#define DT_N_S_soc_S_gpio_400800e0_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800e0_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800e0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800e0_EXISTS 1
#define DT_N_INST_7_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800e0
#define DT_N_NODELABEL_ioport7             DT_N_S_soc_S_gpio_400800e0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800e0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_VAL_ADDRESS 1074266336 /* 0x400800e0 */
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_400800e0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800e0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800e0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800e0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800e0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800e0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800e0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800e0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status "disabled"
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_400800e0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_400800e0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, status, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, status, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_reg {1074266336 /* 0x400800e0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_0 1074266336
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port 7
#define DT_N_S_soc_S_gpio_400800e0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080100
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080100
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080100_PATH "/soc/gpio@40080100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080100_FULL_NAME "gpio@40080100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080100_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080100_FOREACH_NODELABEL(fn) fn(ioport8)
#define DT_N_S_soc_S_gpio_40080100_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport8, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080100_ORD 41
#define DT_N_S_soc_S_gpio_40080100_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080100_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080100_EXISTS 1
#define DT_N_INST_8_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080100
#define DT_N_NODELABEL_ioport8             DT_N_S_soc_S_gpio_40080100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080100_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_VAL_ADDRESS 1074266368 /* 0x40080100 */
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080100_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080100_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, status, 0)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, status, 0)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_reg {1074266368 /* 0x40080100 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_0 1074266368
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port 8
#define DT_N_S_soc_S_gpio_40080100_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080120
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080120
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080120_PATH "/soc/gpio@40080120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080120_FULL_NAME "gpio@40080120"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080120_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080120_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080120_FOREACH_NODELABEL(fn) fn(ioport9)
#define DT_N_S_soc_S_gpio_40080120_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080120_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080120_ORD 42
#define DT_N_S_soc_S_gpio_40080120_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080120_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080120_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080120_EXISTS 1
#define DT_N_INST_9_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080120
#define DT_N_NODELABEL_ioport9             DT_N_S_soc_S_gpio_40080120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080120_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_VAL_ADDRESS 1074266400 /* 0x40080120 */
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080120_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080120_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080120_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080120_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080120_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080120_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080120_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080120_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080120_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, status, 0)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, status, 0)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_reg {1074266400 /* 0x40080120 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_0 1074266400
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port 9
#define DT_N_S_soc_S_gpio_40080120_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080140
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080140
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080140_PATH "/soc/gpio@40080140"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080140_FULL_NAME "gpio@40080140"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080140_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080140_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080140_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080140_FOREACH_NODELABEL(fn) fn(ioporta)
#define DT_N_S_soc_S_gpio_40080140_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioporta, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080140_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080140_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080140_ORD 43
#define DT_N_S_soc_S_gpio_40080140_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080140_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080140_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080140_EXISTS 1
#define DT_N_INST_10_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080140
#define DT_N_NODELABEL_ioporta              DT_N_S_soc_S_gpio_40080140

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080140_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_VAL_ADDRESS 1074266432 /* 0x40080140 */
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080140_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080140_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080140_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080140_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080140_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080140_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080140_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080140_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080140_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080140_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080140_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, status, 0)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, status, 0)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_reg {1074266432 /* 0x40080140 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_0 1074266432
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port 10
#define DT_N_S_soc_S_gpio_40080140_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080160
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080160
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE\dts\bindings\gpio\renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080160_PATH "/soc/gpio@40080160"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080160_FULL_NAME "gpio@40080160"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080160_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080160_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080160_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080160_FOREACH_NODELABEL(fn) fn(ioportb)
#define DT_N_S_soc_S_gpio_40080160_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioportb, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080160_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080160_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080160_ORD 44
#define DT_N_S_soc_S_gpio_40080160_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080160_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080160_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080160_EXISTS 1
#define DT_N_INST_11_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080160
#define DT_N_NODELABEL_ioportb              DT_N_S_soc_S_gpio_40080160

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080160_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_VAL_ADDRESS 1074266464 /* 0x40080160 */
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40080160_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080160_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080160_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080160_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080160_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080160_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080160_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080160_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080160_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080160_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status "disabled"
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40080160_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40080160_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080160, status, 0)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080160, status, 0)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080160_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_reg {1074266464 /* 0x40080160 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_0 1074266464
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_port 11
#define DT_N_S_soc_S_gpio_40080160_P_port_EXISTS 1

/*
 * Devicetree node: /soc/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20000000_PATH "/soc/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20000000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20000000_ORD 45
#define DT_N_S_soc_S_memory_20000000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20000000_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_soc_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 524288 /* 0x80000 */}
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1 524288
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_ofs@100a100
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs_100a100
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PATH "/soc/option_setting_ofs@100a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_FULL_NAME "option_setting_ofs@100a100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_NODELABEL(fn) fn(option_setting_ofs)
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_ORD 46
#define DT_N_S_soc_S_option_setting_ofs_100a100_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region  DT_N_S_soc_S_option_setting_ofs_100a100
#define DT_N_NODELABEL_option_setting_ofs DT_N_S_soc_S_option_setting_ofs_100a100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_VAL_ADDRESS 16818432 /* 0x100a100 */
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_VAL_SIZE 24 /* 0x18 */
#define DT_N_S_soc_S_option_setting_ofs_100a100_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_ofs_100a100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status "okay"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg {16818432 /* 0x100a100 */, 24 /* 0x18 */}
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_0 16818432
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_1 24
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_s@100a200
 *
 * Node identifier: DT_N_S_soc_S_option_setting_s_100a200
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_s_100a200_PATH "/soc/option_setting_s@100a200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_s_100a200_FULL_NAME "option_setting_s@100a200"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_s_100a200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_s_100a200_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_NODELABEL(fn) fn(option_setting_s)
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_s, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_s_100a200_ORD 47
#define DT_N_S_soc_S_option_setting_s_100a200_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_s_100a200_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_s_100a200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_s_100a200_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_soc_S_option_setting_s_100a200
#define DT_N_NODELABEL_option_setting_s  DT_N_S_soc_S_option_setting_s_100a200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_s_100a200_REG_NUM 1
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_VAL_ADDRESS 16818688 /* 0x100a200 */
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_option_setting_s_100a200_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_s_100a200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_s_100a200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_s_100a200_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status "okay"
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg {16818688 /* 0x100a200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_0 16818688
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_1 256
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_sas@100a134
 *
 * Node identifier: DT_N_S_soc_S_option_setting_sas_100a134
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PATH "/soc/option_setting_sas@100a134"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_sas_100a134_FULL_NAME "option_setting_sas@100a134"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_sas_100a134_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_NODELABEL(fn) fn(option_setting_sas)
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_sas, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_sas_100a134_ORD 48
#define DT_N_S_soc_S_option_setting_sas_100a134_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_sas_100a134_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_sas_100a134_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_sas_100a134_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region  DT_N_S_soc_S_option_setting_sas_100a134
#define DT_N_NODELABEL_option_setting_sas DT_N_S_soc_S_option_setting_sas_100a134

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_NUM 1
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_VAL_ADDRESS 16818484 /* 0x100a134 */
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_VAL_SIZE 204 /* 0xcc */
#define DT_N_S_soc_S_option_setting_sas_100a134_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_sas_100a134_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_sas_100a134_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status "okay"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg {16818484 /* 0x100a134 */, 204 /* 0xcc */}
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_0 16818484
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_1 204
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/system@4001e000
 *
 * Node identifier: DT_N_S_soc_S_system_4001e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_4001e000_PATH "/soc/system@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_4001e000_FULL_NAME "system@4001e000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_4001e000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL(fn) fn(system)
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(system, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_4001e000_ORD 49
#define DT_N_S_soc_S_system_4001e000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_4001e000_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_4001e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_system DT_N_S_soc_S_system_4001e000
#define DT_N_NODELABEL_system         DT_N_S_soc_S_system_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_4001e000_REG_NUM 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704 /* 0x4001e000 */
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_system_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_4001e000_IRQ_NUM 0
#define DT_N_S_soc_S_system_4001e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_4001e000_COMPAT_MATCHES_renesas_ra_system 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0 "ra-system"
#define DT_N_S_soc_S_system_4001e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_4001e000_P_compatible {"renesas,ra-system"}
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0 "renesas,ra-system"
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SYSTEM
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg {1073864704 /* 0x4001e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 50
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_PATH "/soc/flash-controller@407e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME "flash-controller@407e0000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_ORD 51
#define DT_N_S_soc_S_flash_controller_407e0000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_SUPPORTS_ORDS \
	52, /* /soc/flash-controller@407e0000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_ADDRESS 1081999360 /* 0x407e0000 */
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_flash_controller_407e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg {1081999360 /* 0x407e0000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0 1081999360
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PATH "/soc/flash-controller@407e0000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME "flash@0"

/* Node parent (/soc/flash-controller@407e0000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_407e0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD 52
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REQUIRES_ORDS \
	51, /* /soc/flash-controller@407e0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_407e0000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg {0 /* 0x0 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800
 *
 * Binding (compatible = renesas,ra-pinctrl-pfs):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\renesas,ra-pincrl-pfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_PATH "/soc/pin-contrller@40080800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_FULL_NAME "pin-contrller@40080800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_ORD 53
#define DT_N_S_soc_S_pin_contrller_40080800_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_SUPPORTS_ORDS \
	54, /* /soc/pin-contrller@40080800/sci0_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_EXISTS 1
#define DT_N_INST_0_renesas_ra_pinctrl_pfs DT_N_S_soc_S_pin_contrller_40080800
#define DT_N_NODELABEL_pinctrl             DT_N_S_soc_S_pin_contrller_40080800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_REG_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_VAL_ADDRESS 1074268160 /* 0x40080800 */
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_VAL_SIZE 960 /* 0x3c0 */
#define DT_N_S_soc_S_pin_contrller_40080800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MATCHES_renesas_ra_pinctrl_pfs 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MODEL_IDX_0 "ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_contrller_40080800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status "okay"
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible {"renesas,ra-pinctrl-pfs"}
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0 "renesas,ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pinctrl-pfs
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pinctrl_pfs
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PINCTRL_PFS
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg {1074268160 /* 0x40080800 */, 960 /* 0x3c0 */}
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_0 1074268160
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_1 960
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_PATH "/soc/pin-contrller@40080800/sci0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FULL_NAME "sci0_default"

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_NODELABEL(fn) fn(sci0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_ORD 54
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_REQUIRES_ORDS \
	53, /* /soc/pin-contrller@40080800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_SUPPORTS_ORDS \
	55, /* /soc/pin-contrller@40080800/sci0_default/group1 */ \
	58, /* /soc/sci0@40118000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_EXISTS 1
#define DT_N_NODELABEL_sci0_default DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_PATH "/soc/pin-contrller@40080800/sci0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pin-contrller@40080800/sci0_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_ORD 55
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_REQUIRES_ORDS \
	54, /* /soc/pin-contrller@40080800/sci0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels {9396 /* 0x24b4 */, 9380 /* 0x24a4 */}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_IDX_0 9396
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_IDX_1 9380
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_ENUM_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_ENUM_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1_P_renesas_analog_enable_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclka
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclka
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE\dts\bindings\clock\renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PATH "/clocks/pclkblock@40084000/pclka"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FULL_NAME "pclka"

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_NODELABEL(fn) fn(pclka)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclka, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_ORD 56
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_REQUIRES_ORDS \
	11, /* /clocks/pclkblock@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_SUPPORTS_ORDS \
	58, /* /soc/sci0@40118000 */ \
	60, /* /soc/sci1@40118100 */ \
	62, /* /soc/sci2@40118200 */ \
	64, /* /soc/sci3@40118300 */ \
	66, /* /soc/sci4@40118400 */ \
	68, /* /soc/sci5@40118500 */ \
	70, /* /soc/sci6@40118600 */ \
	72, /* /soc/sci7@40118700 */ \
	74, /* /soc/sci8@40118800 */ \
	76, /* /soc/sci9@40118900 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_NODELABEL_pclka            DT_N_S_clocks_S_pclkblock_40084000_S_pclka

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_clk_div 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_clk_div_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 57
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	28, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	58, /* /soc/sci0@40118000 */ \
	60, /* /soc/sci1@40118100 */ \
	62, /* /soc/sci2@40118200 */ \
	64, /* /soc/sci3@40118300 */ \
	66, /* /soc/sci4@40118400 */ \
	68, /* /soc/sci5@40118500 */ \
	70, /* /soc/sci6@40118600 */ \
	72, /* /soc/sci7@40118700 */ \
	74, /* /soc/sci8@40118800 */ \
	76, /* /soc/sci9@40118900 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40118000
 *
 * Node identifier: DT_N_S_soc_S_sci0_40118000
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40118000_PATH "/soc/sci0@40118000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40118000_FULL_NAME "sci0@40118000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci0_40118000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40118000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40118000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40118000_FOREACH_NODELABEL(fn) fn(sci0)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40118000_CHILD_NUM 1
#define DT_N_S_soc_S_sci0_40118000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40118000_ORD 58
#define DT_N_S_soc_S_sci0_40118000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40118000_REQUIRES_ORDS \
	28, /* /soc */ \
	54, /* /soc/pin-contrller@40080800/sci0_default */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40118000_SUPPORTS_ORDS \
	59, /* /soc/sci0@40118000/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40118000_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci DT_N_S_soc_S_sci0_40118000
#define DT_N_NODELABEL_sci0        DT_N_S_soc_S_sci0_40118000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40118000_REG_NUM 1
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_VAL_ADDRESS 1074888704 /* 0x40118000 */
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci0_40118000_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40118000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40118000_IRQ_NUM 4
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq 2
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci0_40118000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40118000_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40118000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status "okay"
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sci0_40118000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sci0_40118000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, status, 0)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, status, 0)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_reg {1074888704 /* 0x40118000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_0 1074888704
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts {0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */, 1 /* 0x1 */, 2 /* 0x2 */, 1 /* 0x1 */, 3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_2 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_4 2
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_0, 0)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_0, 0)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_names, 0)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_names, 0)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40118000/uart
 *
 * Node identifier: DT_N_S_soc_S_sci0_40118000_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PATH "/soc/sci0@40118000/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci0@40118000) identifier: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PARENT DT_N_S_soc_S_sci0_40118000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_ORD 59
#define DT_N_S_soc_S_sci0_40118000_S_uart_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_REQUIRES_ORDS \
	58, /* /soc/sci0@40118000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci_uart DT_N_S_soc_S_sci0_40118000_S_uart
#define DT_N_NODELABEL_uart0            DT_N_S_soc_S_sci0_40118000_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci0_40118000_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_current_speed 115200
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_channel 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40118100
 *
 * Node identifier: DT_N_S_soc_S_sci1_40118100
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40118100_PATH "/soc/sci1@40118100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40118100_FULL_NAME "sci1@40118100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci1_40118100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40118100_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40118100_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci1_40118100_FOREACH_NODELABEL(fn) fn(sci1)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40118100_CHILD_NUM 1
#define DT_N_S_soc_S_sci1_40118100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40118100_ORD 60
#define DT_N_S_soc_S_sci1_40118100_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40118100_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40118100_SUPPORTS_ORDS \
	61, /* /soc/sci1@40118100/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40118100_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci DT_N_S_soc_S_sci1_40118100
#define DT_N_NODELABEL_sci1        DT_N_S_soc_S_sci1_40118100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40118100_REG_NUM 1
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_VAL_ADDRESS 1074888960 /* 0x40118100 */
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci1_40118100_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40118100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40118100_IRQ_NUM 4
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci1_40118100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40118100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40118100_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40118100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status "disabled"
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40118100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, status, 0)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, status, 0)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_reg {1074888960 /* 0x40118100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_0 1074888960
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts {4 /* 0x4 */, 1 /* 0x1 */, 5 /* 0x5 */, 1 /* 0x1 */, 6 /* 0x6 */, 1 /* 0x1 */, 7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40118100/uart
 *
 * Node identifier: DT_N_S_soc_S_sci1_40118100_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PATH "/soc/sci1@40118100/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci1@40118100) identifier: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PARENT DT_N_S_soc_S_sci1_40118100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_ORD 61
#define DT_N_S_soc_S_sci1_40118100_S_uart_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_REQUIRES_ORDS \
	60, /* /soc/sci1@40118100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci_uart DT_N_S_soc_S_sci1_40118100_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci1_40118100_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_channel 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40118200
 *
 * Node identifier: DT_N_S_soc_S_sci2_40118200
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40118200_PATH "/soc/sci2@40118200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40118200_FULL_NAME "sci2@40118200"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci2_40118200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40118200_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40118200_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40118200_FOREACH_NODELABEL(fn) fn(sci2)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40118200_CHILD_NUM 1
#define DT_N_S_soc_S_sci2_40118200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40118200_ORD 62
#define DT_N_S_soc_S_sci2_40118200_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40118200_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40118200_SUPPORTS_ORDS \
	63, /* /soc/sci2@40118200/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40118200_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci DT_N_S_soc_S_sci2_40118200
#define DT_N_NODELABEL_sci2        DT_N_S_soc_S_sci2_40118200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40118200_REG_NUM 1
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_VAL_ADDRESS 1074889216 /* 0x40118200 */
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci2_40118200_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40118200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40118200_IRQ_NUM 4
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq 9
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq 10
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq 11
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci2_40118200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40118200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40118200_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40118200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status "disabled"
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40118200_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, status, 0)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, status, 0)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_reg {1074889216 /* 0x40118200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_0 1074889216
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts {8 /* 0x8 */, 1 /* 0x1 */, 9 /* 0x9 */, 1 /* 0x1 */, 10 /* 0xa */, 1 /* 0x1 */, 11 /* 0xb */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_2 9
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_4 10
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_6 11
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40118200/uart
 *
 * Node identifier: DT_N_S_soc_S_sci2_40118200_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PATH "/soc/sci2@40118200/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci2@40118200) identifier: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PARENT DT_N_S_soc_S_sci2_40118200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_ORD 63
#define DT_N_S_soc_S_sci2_40118200_S_uart_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_REQUIRES_ORDS \
	62, /* /soc/sci2@40118200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci_uart DT_N_S_soc_S_sci2_40118200_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci2_40118200_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_channel 2
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40118300
 *
 * Node identifier: DT_N_S_soc_S_sci3_40118300
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40118300_PATH "/soc/sci3@40118300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40118300_FULL_NAME "sci3@40118300"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci3_40118300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40118300_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40118300_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci3_40118300_FOREACH_NODELABEL(fn) fn(sci3)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40118300_CHILD_NUM 1
#define DT_N_S_soc_S_sci3_40118300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40118300_ORD 64
#define DT_N_S_soc_S_sci3_40118300_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40118300_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40118300_SUPPORTS_ORDS \
	65, /* /soc/sci3@40118300/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40118300_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci DT_N_S_soc_S_sci3_40118300
#define DT_N_NODELABEL_sci3        DT_N_S_soc_S_sci3_40118300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40118300_REG_NUM 1
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_VAL_ADDRESS 1074889472 /* 0x40118300 */
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci3_40118300_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40118300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40118300_IRQ_NUM 4
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq 13
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq 14
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq 15
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci3_40118300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40118300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40118300_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40118300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status "disabled"
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40118300_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, status, 0)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, status, 0)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_reg {1074889472 /* 0x40118300 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_0 1074889472
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts {12 /* 0xc */, 1 /* 0x1 */, 13 /* 0xd */, 1 /* 0x1 */, 14 /* 0xe */, 1 /* 0x1 */, 15 /* 0xf */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_2 13
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_4 14
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_6 15
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40118300/uart
 *
 * Node identifier: DT_N_S_soc_S_sci3_40118300_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PATH "/soc/sci3@40118300/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci3@40118300) identifier: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PARENT DT_N_S_soc_S_sci3_40118300

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_ORD 65
#define DT_N_S_soc_S_sci3_40118300_S_uart_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_REQUIRES_ORDS \
	64, /* /soc/sci3@40118300 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci_uart DT_N_S_soc_S_sci3_40118300_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci3_40118300_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_channel 3
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40118400
 *
 * Node identifier: DT_N_S_soc_S_sci4_40118400
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40118400_PATH "/soc/sci4@40118400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40118400_FULL_NAME "sci4@40118400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci4_40118400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40118400_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40118400_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci4_40118400_FOREACH_NODELABEL(fn) fn(sci4)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40118400_CHILD_NUM 1
#define DT_N_S_soc_S_sci4_40118400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40118400_ORD 66
#define DT_N_S_soc_S_sci4_40118400_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40118400_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40118400_SUPPORTS_ORDS \
	67, /* /soc/sci4@40118400/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40118400_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci DT_N_S_soc_S_sci4_40118400
#define DT_N_NODELABEL_sci4        DT_N_S_soc_S_sci4_40118400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40118400_REG_NUM 1
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_VAL_ADDRESS 1074889728 /* 0x40118400 */
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci4_40118400_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40118400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40118400_IRQ_NUM 4
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq 17
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq 18
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq 19
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci4_40118400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40118400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40118400_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40118400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status "disabled"
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40118400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, status, 0)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, status, 0)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_reg {1074889728 /* 0x40118400 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_0 1074889728
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts {16 /* 0x10 */, 1 /* 0x1 */, 17 /* 0x11 */, 1 /* 0x1 */, 18 /* 0x12 */, 1 /* 0x1 */, 19 /* 0x13 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_2 17
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_4 18
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_6 19
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40118400/uart
 *
 * Node identifier: DT_N_S_soc_S_sci4_40118400_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PATH "/soc/sci4@40118400/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci4@40118400) identifier: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PARENT DT_N_S_soc_S_sci4_40118400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_ORD 67
#define DT_N_S_soc_S_sci4_40118400_S_uart_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_REQUIRES_ORDS \
	66, /* /soc/sci4@40118400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci_uart DT_N_S_soc_S_sci4_40118400_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci4_40118400_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_channel 4
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci5@40118500
 *
 * Node identifier: DT_N_S_soc_S_sci5_40118500
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci5_40118500_PATH "/soc/sci5@40118500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci5_40118500_FULL_NAME "sci5@40118500"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci5_40118500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci5_40118500_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci5_40118500_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci5_40118500_FOREACH_NODELABEL(fn) fn(sci5)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci5, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci5_40118500_CHILD_NUM 1
#define DT_N_S_soc_S_sci5_40118500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci5_40118500_ORD 68
#define DT_N_S_soc_S_sci5_40118500_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci5_40118500_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci5_40118500_SUPPORTS_ORDS \
	69, /* /soc/sci5@40118500/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci5_40118500_EXISTS 1
#define DT_N_INST_6_renesas_ra_sci DT_N_S_soc_S_sci5_40118500
#define DT_N_NODELABEL_sci5        DT_N_S_soc_S_sci5_40118500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci5_40118500_REG_NUM 1
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_VAL_ADDRESS 1074889984 /* 0x40118500 */
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci5_40118500_RANGES_NUM 0
#define DT_N_S_soc_S_sci5_40118500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci5_40118500_IRQ_NUM 4
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq 22
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq 23
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci5_40118500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci5_40118500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci5_40118500_P_wakeup_source 0
#define DT_N_S_soc_S_sci5_40118500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status "disabled"
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci5_40118500_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, status, 0)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, status, 0)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_status_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_status_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_reg {1074889984 /* 0x40118500 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_0 1074889984
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts {20 /* 0x14 */, 1 /* 0x1 */, 21 /* 0x15 */, 1 /* 0x1 */, 22 /* 0x16 */, 1 /* 0x1 */, 23 /* 0x17 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_4 22
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_6 23
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_stop_bit 26
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci5@40118500/uart
 *
 * Node identifier: DT_N_S_soc_S_sci5_40118500_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PATH "/soc/sci5@40118500/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci5@40118500) identifier: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PARENT DT_N_S_soc_S_sci5_40118500

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_ORD 69
#define DT_N_S_soc_S_sci5_40118500_S_uart_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_REQUIRES_ORDS \
	68, /* /soc/sci5@40118500 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_EXISTS 1
#define DT_N_INST_6_renesas_ra_sci_uart DT_N_S_soc_S_sci5_40118500_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci5_40118500_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_channel 5
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci6@40118600
 *
 * Node identifier: DT_N_S_soc_S_sci6_40118600
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci6_40118600_PATH "/soc/sci6@40118600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci6_40118600_FULL_NAME "sci6@40118600"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci6_40118600_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci6_40118600_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci6_40118600_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci6_40118600_FOREACH_NODELABEL(fn) fn(sci6)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci6_40118600_CHILD_NUM 1
#define DT_N_S_soc_S_sci6_40118600_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci6_40118600_ORD 70
#define DT_N_S_soc_S_sci6_40118600_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci6_40118600_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci6_40118600_SUPPORTS_ORDS \
	71, /* /soc/sci6@40118600/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci6_40118600_EXISTS 1
#define DT_N_INST_7_renesas_ra_sci DT_N_S_soc_S_sci6_40118600
#define DT_N_NODELABEL_sci6        DT_N_S_soc_S_sci6_40118600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci6_40118600_REG_NUM 1
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_VAL_ADDRESS 1074890240 /* 0x40118600 */
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci6_40118600_RANGES_NUM 0
#define DT_N_S_soc_S_sci6_40118600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci6_40118600_IRQ_NUM 4
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci6_40118600_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci6_40118600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci6_40118600_P_wakeup_source 0
#define DT_N_S_soc_S_sci6_40118600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status "disabled"
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci6_40118600_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, status, 0)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, status, 0)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_status_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_status_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_reg {1074890240 /* 0x40118600 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_0 1074890240
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts {24 /* 0x18 */, 1 /* 0x1 */, 25 /* 0x19 */, 1 /* 0x1 */, 26 /* 0x1a */, 1 /* 0x1 */, 27 /* 0x1b */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_stop_bit 25
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci6@40118600/uart
 *
 * Node identifier: DT_N_S_soc_S_sci6_40118600_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PATH "/soc/sci6@40118600/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci6@40118600) identifier: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PARENT DT_N_S_soc_S_sci6_40118600

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_ORD 71
#define DT_N_S_soc_S_sci6_40118600_S_uart_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_REQUIRES_ORDS \
	70, /* /soc/sci6@40118600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_EXISTS 1
#define DT_N_INST_7_renesas_ra_sci_uart DT_N_S_soc_S_sci6_40118600_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci6_40118600_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_channel 6
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci7@40118700
 *
 * Node identifier: DT_N_S_soc_S_sci7_40118700
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci7_40118700_PATH "/soc/sci7@40118700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci7_40118700_FULL_NAME "sci7@40118700"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci7_40118700_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci7_40118700_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci7_40118700_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci7_40118700_FOREACH_NODELABEL(fn) fn(sci7)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci7_40118700_CHILD_NUM 1
#define DT_N_S_soc_S_sci7_40118700_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci7_40118700_ORD 72
#define DT_N_S_soc_S_sci7_40118700_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci7_40118700_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci7_40118700_SUPPORTS_ORDS \
	73, /* /soc/sci7@40118700/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci7_40118700_EXISTS 1
#define DT_N_INST_8_renesas_ra_sci DT_N_S_soc_S_sci7_40118700
#define DT_N_NODELABEL_sci7        DT_N_S_soc_S_sci7_40118700

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci7_40118700_REG_NUM 1
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_VAL_ADDRESS 1074890496 /* 0x40118700 */
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci7_40118700_RANGES_NUM 0
#define DT_N_S_soc_S_sci7_40118700_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci7_40118700_IRQ_NUM 4
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci7_40118700_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci7_40118700_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci7_40118700_P_wakeup_source 0
#define DT_N_S_soc_S_sci7_40118700_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status "disabled"
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci7_40118700_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, status, 0)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, status, 0)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_status_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_status_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_reg {1074890496 /* 0x40118700 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_0 1074890496
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts {28 /* 0x1c */, 1 /* 0x1 */, 29 /* 0x1d */, 1 /* 0x1 */, 30 /* 0x1e */, 1 /* 0x1 */, 31 /* 0x1f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_stop_bit 24
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci7@40118700/uart
 *
 * Node identifier: DT_N_S_soc_S_sci7_40118700_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PATH "/soc/sci7@40118700/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci7@40118700) identifier: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PARENT DT_N_S_soc_S_sci7_40118700

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_ORD 73
#define DT_N_S_soc_S_sci7_40118700_S_uart_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_REQUIRES_ORDS \
	72, /* /soc/sci7@40118700 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_EXISTS 1
#define DT_N_INST_8_renesas_ra_sci_uart DT_N_S_soc_S_sci7_40118700_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci7_40118700_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_channel 7
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_PATH "/soc/sci8@40118800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_FULL_NAME "sci8@40118800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci8_40118800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci8_40118800_FOREACH_NODELABEL(fn) fn(sci8)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci8, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_CHILD_NUM 1
#define DT_N_S_soc_S_sci8_40118800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_ORD 74
#define DT_N_S_soc_S_sci8_40118800_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_SUPPORTS_ORDS \
	75, /* /soc/sci8@40118800/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_EXISTS 1
#define DT_N_INST_9_renesas_ra_sci DT_N_S_soc_S_sci8_40118800
#define DT_N_NODELABEL_sci8        DT_N_S_soc_S_sci8_40118800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_REG_NUM 1
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_VAL_ADDRESS 1074890752 /* 0x40118800 */
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci8_40118800_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_IRQ_NUM 4
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq 34
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq 35
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci8_40118800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status "disabled"
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci8_40118800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci8_40118800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, status, 0)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, status, 0)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_reg {1074890752 /* 0x40118800 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_0 1074890752
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts {32 /* 0x20 */, 1 /* 0x1 */, 33 /* 0x21 */, 1 /* 0x1 */, 34 /* 0x22 */, 1 /* 0x1 */, 35 /* 0x23 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_4 34
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_6 35
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_stop_bit 23
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800/uart
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PATH "/soc/sci8@40118800/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci8@40118800) identifier: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PARENT DT_N_S_soc_S_sci8_40118800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_ORD 75
#define DT_N_S_soc_S_sci8_40118800_S_uart_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_REQUIRES_ORDS \
	74, /* /soc/sci8@40118800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_EXISTS 1
#define DT_N_INST_9_renesas_ra_sci_uart DT_N_S_soc_S_sci8_40118800_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_channel 8
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40118900
 *
 * Node identifier: DT_N_S_soc_S_sci9_40118900
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE\dts\bindings\misc\renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40118900_PATH "/soc/sci9@40118900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40118900_FULL_NAME "sci9@40118900"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci9_40118900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40118900_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40118900_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40118900_FOREACH_NODELABEL(fn) fn(sci9)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40118900_CHILD_NUM 1
#define DT_N_S_soc_S_sci9_40118900_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40118900_ORD 76
#define DT_N_S_soc_S_sci9_40118900_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40118900_REQUIRES_ORDS \
	28, /* /soc */ \
	56, /* /clocks/pclkblock@40084000/pclka */ \
	57, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40118900_SUPPORTS_ORDS \
	77, /* /soc/sci9@40118900/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40118900_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci DT_N_S_soc_S_sci9_40118900
#define DT_N_NODELABEL_sci9        DT_N_S_soc_S_sci9_40118900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40118900_REG_NUM 1
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_VAL_ADDRESS 1074891008 /* 0x40118900 */
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci9_40118900_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40118900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40118900_IRQ_NUM 4
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq 37
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq 38
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq 39
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci9_40118900_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40118900_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40118900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status "disabled"
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci9_40118900_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci9_40118900_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, status, 0)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, status, 0)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_reg {1074891008 /* 0x40118900 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_0 1074891008
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts {36 /* 0x24 */, 1 /* 0x1 */, 37 /* 0x25 */, 1 /* 0x1 */, 38 /* 0x26 */, 1 /* 0x1 */, 39 /* 0x27 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_2 37
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_4 38
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_6 39
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40118900/uart
 *
 * Node identifier: DT_N_S_soc_S_sci9_40118900_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PATH "/soc/sci9@40118900/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci9@40118900) identifier: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PARENT DT_N_S_soc_S_sci9_40118900

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_ORD 77
#define DT_N_S_soc_S_sci9_40118900_S_uart_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_REQUIRES_ORDS \
	76, /* /soc/sci9@40118900 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci_uart DT_N_S_soc_S_sci9_40118900_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci9_40118900_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_channel 9
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_channel_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram              DT_N_S_soc_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_flash             DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS      1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_sci0_40118000_S_uart
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_sci0_40118000_S_uart
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_sci0_40118000_S_uart) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_sci9_40118900_S_uart) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci1_40118100) fn(DT_N_S_soc_S_sci1_40118100_S_uart) fn(DT_N_S_soc_S_sci2_40118200) fn(DT_N_S_soc_S_sci2_40118200_S_uart) fn(DT_N_S_soc_S_sci3_40118300) fn(DT_N_S_soc_S_sci3_40118300_S_uart) fn(DT_N_S_soc_S_sci4_40118400) fn(DT_N_S_soc_S_sci4_40118400_S_uart) fn(DT_N_S_soc_S_sci5_40118500) fn(DT_N_S_soc_S_sci5_40118500_S_uart) fn(DT_N_S_soc_S_sci6_40118600) fn(DT_N_S_soc_S_sci6_40118600_S_uart) fn(DT_N_S_soc_S_sci7_40118700) fn(DT_N_S_soc_S_sci7_40118700_S_uart) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_sci8_40118800_S_uart) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_sci0_40118000_S_uart) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_renesas_ra6m5 1
#define DT_COMPAT_HAS_OKAY_renesas_ra 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_system 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_gpio_ioport 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pinctrl_pfs 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci_uart 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_external_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_subclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pll 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk_block 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_busclk 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_renesas_ra6m5_NUM_OKAY 1
#define DT_N_INST_renesas_ra_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_renesas_ra_system_NUM_OKAY 1
#define DT_N_INST_renesas_ra_gpio_ioport_NUM_OKAY 1
#define DT_N_INST_renesas_ra_pinctrl_pfs_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_uart_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 3
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_external_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 3
#define DT_N_INST_renesas_ra_cgc_subclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pll_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_block_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_NUM_OKAY 7
#define DT_N_INST_renesas_ra_cgc_busclk_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_renesas_ra6m5(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra6m5(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra6m5(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra6m5(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_system(fn) fn(DT_N_S_soc_S_system_4001e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_system(fn, ...) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_system(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_system(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_gpio_ioport(fn) fn(DT_N_S_soc_S_gpio_40080000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_gpio_ioport(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pinctrl_pfs(fn) fn(DT_N_S_soc_S_pin_contrller_40080800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pinctrl_pfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci(fn) fn(DT_N_S_soc_S_sci0_40118000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci_uart(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci_uart(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_external_clock(fn) fn(DT_N_S_clocks_S_clock_xtal)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_external_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_subclk(fn) fn(DT_N_S_clocks_S_clock_subclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_subclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pll(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pll(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk_block(fn) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk_block(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_busclk(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_busclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
