On the Rokr E2  and A1200 boards there are two debug ports.  One on the front and one on the back of the Rokr E2.  The one on the front is the debug/jtag port for the applications processor (PXA270).  It is located on the opposite side from the key-lock switch. The one on the back is assumed to be the debug/jtag port for the baseband.  The connector is made by FOXCONN, QT510166-L010-7F.  The male connector that you will need to access the port is [http://www.foxconn.com/NWInG/search/Product_Details_Report.asp?P_PN=QT500166-L020-9F&P_type=Board-to-Board%20Connector&P_Family=Board%20to%20Board%20Connector&P_Series=Board%20to%20Board%20Connector%200.5mm%20Pitch%20%20&searchTypeID=4 QT500166-L020-9F] ([http://www.foxconn.com/NWInG/search/WebLog.asp?userip=62.226.216.134&searchTypeID=4&productIndustry=&productType=Board%2Dto%2DBoard+Connector&productFamily=Board+to+Board+Connector&productSeries=Board+to+Board+Connector+0%2E5mm+Pitch++&productNo=QT500166-L020-9F&fileClassID=4&account=&IsFileExist=1&filename=&fileVersion= Spec]).

Applicatons processor debug port:
                     
     ?(NC)       GND    ST_TDX      VSUPPLY
  ?(NC) \  ?(NC)  | ?(NC) |  ST_RXD /  
     \   \    \   |   |   |    /   /
      1   2   3   4   5   6   7   8       |
      |   |   |   |   |   |   |   |       |
 #######################################  |
 #    |   |   |   |   |   |   |   |    #  |
 #  #################################  #  |
 #  #################################  #  |  <-Side of
 #  #################################  #  |    the PCB
 #    |   |   |   |   |   |   |   |    #  |
 #######################################  |
      |   |   |   |   |   |   |   |       |
     16  15  14  13  12  11  10   9       |
    /   /    /   |    |   \    \   \
 nTRST /   TDO   | ?(NC)   \ nRESET \
     TDI        TMS        TCK    ?(NC)

The lines marked NC are either inputs to an unknown source or they are no connects.  

The ST_UART signals ST_TDX and ST_RDX, GPIO 47 and 46 respectively, are configured as a serial port in sumantra.c of the kernel and hw_init.c of the boot loader.  Please see the [[Serial console]] page to see how to wire to this UART.  

nTRST, TDI, TDO, TMS, TCK, nRESET are JTag signals.

The FFUART, BTUART, and the ST_UART all appear to be configured, but I do not know what the FFUART is connected to.  

==Serial port via Debug port:==
Serial port output via PL2303HX with internal level shifter.
 Consider yourself LARTed!
 blob version 2.0.5-pre2-Intel for barbados
 Copyright (C) 1999 2000 2001 Jan-Derk Bakker and Erik Mouw
 blob comes with ABSOLUTELY NO WARRANTY; read the GNU GPL for details.
 This is free software, and you are welcome to redistribute it
 under certain conditions; read the GNU GPL for details.
 ELF sections layout:
  0x5c000000 - 0x5c00950c .text
  0x5c00950c - 0x5c009534 .rodata
  0x5c00acc8 - 0x5c00cbc4 .data
  0x5c00cbc4 - 0x5c00cbc4 .got
  0x5c00cbc4 - 0x5c00cd90 .commandlist
  0x5c00cd90 - 0x5c00cdf0 .initlist
  0x5c00cdf0 - 0x5c00ce08 .exitlist
  0x5c00ce08 - 0x5c00ce38 .ptaglist
  0x5c010000 - 0x5c021dac .bss
  0x5c01fdac - 0x5c021dac .stack (in .bss)
 Current stack pointer: 0x5c021b0c
 check Option 1,2 in/out by GPDR0 is f38b0010
 Entering AP normal start up ...
 Blob memory address: 0xa0de007c.
 Booting Non-XIP RAMOS Kernel!!!Autoboot in progress, press any key to stop *** a
 rgv[0] = boot
 SDRAM is 32MB
 Starting kernel ...
 Uncompressing Linux........................................................ done
 , booting the kernel.
[[Category:Rokr E2]]
[[Category:A1200]]
[[Category:Hardware]]
[[Category:Development]]
