[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,                 8620
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                 1381
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_flow,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_alloc,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_0,                 9933
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_1,                   68
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_prefetch,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_normal,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_flow,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_prefetch,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_normal,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_flow,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_0,                 9997
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_prefetch,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_normal,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_flow,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_prefetch,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_normal,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock fire,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm fire,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel fire,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant fire,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData fire,                   56
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock fire,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm fire,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel fire,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant fire,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData fire,                   56
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel fire,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock fire,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel fire,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData fire,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel fire,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel fire,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData fire,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel fire,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_req,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_hit,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TIP,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TRUNK,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_INVALID,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_req,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_hit,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TIP,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TRUNK,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_INVALID,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_req,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_hit,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TIP,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_INVALID,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_req,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_hit,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TIP,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TRUNK,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_INVALID,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                   40
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                  157
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                  100
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                  114
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                  114
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel fire,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 2092
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 1688
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_override_0,                  515
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_1_stacks_used,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_1_stacks_used,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_1_stacks_used,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_1_stacks_used,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0.fallThruPredRAM: num_decays,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0.fallThruPredRAM: num_writes,                   72
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mq_in_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mq_in_block,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: blocked_in,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_0,                  167
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_0,                  219
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_1,                  175
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,                13958
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                  591
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,                 9475
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                  459
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                   66
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,                 9476
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,                 9475
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                  459
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                   66
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                  249
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.oldestSelection: oldest_override_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.oldestSelection: oldest_override_1,                  284
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                   84
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_0,                  232
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_1,                  314
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,               292126
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.oldestSelection: oldest_override_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.oldestSelection: oldest_override_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 1688
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 2092
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                  108
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                  502
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                  502
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                  502
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                  393
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                  393
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                  393
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_0_10,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_10_20,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_40_50,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_50_60,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_290_300,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                 1440
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_0_10,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_10_20,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_40_50,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_290_300,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                 1429
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingABCmshr,                 4288
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictA,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictByPrefetch,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_0_10,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_10_20,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_40_50,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_50_60,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_0_10,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_40_50,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingABCmshr,                 1512
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_0_10,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_10_20,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_40_50,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_50_60,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_0_10,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_40_50,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingABCmshr,                 1392
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictA,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictByPrefetch,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_0_10,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_10_20,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_40_50,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_50_60,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_290_300,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                 1424
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_0_10,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_10_20,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_40_50,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_50_60,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingABCmshr,                 2921
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                   82
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                   82
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,                  479
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,                  478
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_9,                  609
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_9,                  609
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_10,                  493
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_10,                  493
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,                 6963
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,                  946
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,                  812
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,                  737
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                  413
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                  111
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,                 6969
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,                  937
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,                  876
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,                  689
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                  395
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                   97
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_7_8,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                   75
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                   60
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                  279
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,                 1174
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,                 1170
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,                 1066
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,                 1195
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,                  477
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,                  476
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,                  477
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,                  476
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                 1771
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                  591
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,                  285
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                  517
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,                  363
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,                  402
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,                  241
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                  399
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                  258
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                  254
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                  680
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                   99
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                 3670
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,                  258
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,                  498
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5: out_fire,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5: out_valid,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4: out_fire,                   82
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4: out_valid,                   82
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,                 7660
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,                 6838
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,                 7012
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,                 6838
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,                 4381
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_0_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allcoate_fire_0,                  543
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_valid_0,                  543
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: srcState_ready_0,                17005
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_fire_0,                  478
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_valid_0,                  479
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_0,                  505
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_0,                  467
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_1,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_9_1,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_10_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_11_1,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                  294
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                  241
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                   74
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                   74
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                  104
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,                  149
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                   71
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,                  122
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                   71
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,                 9715
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                  294
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                   61
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,                  286
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,                  151
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                  149
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                  122
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,                 9715
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                   92
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,                  286
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                   99
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,                  334
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,                  126
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                  238
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                  124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,                  305
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,                  228
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,                  572
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,                  250
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                   88
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allcoate_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allcoate_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allcoate_fire_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allcoate_fire_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                  365
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,                 1491
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,                  736
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                   77
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: fast_blocked_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: fast_blocked_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_0_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_1_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_2_0,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_3_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_0_1,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_1_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_2_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_3_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_0,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_0,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_0,                17005
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_1,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_1,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_1,                17145
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_2,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_2,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_2,                16954
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_3,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_3,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_3,                17105
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_fire_0,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_valid_0,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_fire_1,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_valid_1,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_0,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_0,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_0,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_1,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_1,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_1,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_0,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_1,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_2,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_2,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_3,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_3,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_4,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_4,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_5,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_5,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_1,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_0,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_9_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_10_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_11_0,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_11_1,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_13_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_14_0,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_18_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_18_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_20_1,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_21_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_22_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_24,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_24,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_24_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_24_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_25_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_25_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_26,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_26,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_26_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_26_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_27,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_27,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_27_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_27_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_28,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_28,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_28_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_28_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_29,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_29,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_29_0,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_29_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_30,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_30,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_30_0,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_30_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_31,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_31,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_31_0,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_31_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_0_1,                 9876
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_1_2,                  124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_num_0_1,                 9892
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_num_1_2,                  108
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,                 4381
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,                 2607
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,                 2448
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,                 3477
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,                 3477
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit0_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit1_0,                   47
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit2_0,                  359
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit10_0,                   56
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access1,                   47
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access2,                  359
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access10,                   56
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                  350
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit10_0,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                  350
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access10,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                  299
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                  382
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,                 9505
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                   74
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,                 9904
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                  103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                  600
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit10_0,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                  103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                  600
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access10,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access,                  738
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit0_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit1_0,                   67
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit2_0,                  625
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit10_0,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit11_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access1,                   67
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access2,                  625
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access10,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access11,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count_source0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count_source1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_busy,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_idle,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: resp_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,                 2474
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,                 2326
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,                  133
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access,                  738
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: fast_blocked_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: fast_blocked_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_0_0,                  211
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_1_0,                  154
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_2_0,                  297
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_3_0,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_4_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_5_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_6_0,                  121
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_7_0,                  119
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_0_1,                   78
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_1_1,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_2_1,                  244
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_3_1,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_4_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_5_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_6_1,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: source_bypass_7_1,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allcoate_fire_0,                 1822
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allocate_valid_0,                 1833
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: srcState_ready_0,                16954
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allcoate_fire_1,                 1324
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allocate_valid_1,                 1403
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: srcState_ready_1,                17105
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: deq_fire_0,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: deq_valid_0,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: deq_fire_1,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: deq_valid_1,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_0,                  689
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_0,                  667
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_0_0,                  303
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_0_1,                   71
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_1,                  343
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_1,                  329
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_1_0,                  204
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_1_1,                  108
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_2,                  217
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_2,                  210
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_2_0,                  101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_2_1,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_3,                  109
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_3,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_3_0,                   60
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_3_1,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_4,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_4,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_4_0,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_4_1,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_5,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_5,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_5_0,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_5_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_6,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_6,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_6_0,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_6_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_7,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_7,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_7_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_7_1,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_8,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_8,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_8_0,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_8_1,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_9,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_9,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_9_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_9_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_10,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_10,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_10_0,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_10_1,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_11,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_11,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_11_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_11_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_12,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_12,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_12_0,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_12_1,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_13,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_13,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_13_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_13_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_14,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_14,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_14_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_14_1,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_15,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_15,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_15_0,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_15_1,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_16,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_16,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_16_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_16_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_17,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_17,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_17_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_17_1,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_18,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_18,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_18_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_18_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_19,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_19,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_19_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_19_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_20,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_20,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_20_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_20_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_21,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_21,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_21_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_21_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_22,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_22,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_22_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_22_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_23,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_23,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_23_0,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_23_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_24,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_24,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_24_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_24_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_25,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_25,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_25_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_25_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_26,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_26,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_26_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_26_1,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_27,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_27,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_27_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_27_1,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_28,                   76
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_28,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_28_0,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_28_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_29,                  165
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_29,                  158
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_29_0,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_29_1,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_30,                  287
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_30,                  278
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_30_0,                  153
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_30_1,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: select_31,                  506
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_31,                  484
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_31_0,                  282
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: num_wakeup_31_1,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allocate_num_0_1,                 8007
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: allocate_num_1_2,                 1993
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_num_0_1,                 8101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1: issue_num_1_2,                 1899
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_0,                  311
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_0,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_0,                  227
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_0,                  154
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_0,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_5_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_6_0,                  190
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_7_0,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_1,                  190
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_1,                   47
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_1,                   64
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_1,                   66
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_5_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_6_1,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_7_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allcoate_fire_0,                 1721
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_0,                 1739
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_0,                17005
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allcoate_fire_1,                 1304
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_1,                 1370
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_1,                17145
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_0,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_0,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_1,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_1,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_0,                  630
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_0,                  610
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_0,                  282
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_1,                   80
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_1,                  355
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_1,                  343
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_0,                  225
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_1,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_2,                  211
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_2,                  205
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_0,                  111
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_1,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_3,                   87
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_3,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_0,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_1,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_4,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_4,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_0,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_5,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_5,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_0,                   40
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_6,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_6,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_0,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_7,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_7,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_1,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_8,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_8,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_0,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_1,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_9,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_9,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_10,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_10,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_1,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_11,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_11,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_1,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_12,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_12,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_13,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_13,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_1,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_14,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_14,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_15,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_15,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_16,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_16,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_16_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_16_1,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_17,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_17,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_17_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_17_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_18,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_18,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_18_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_18_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_19,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_19,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_19_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_19_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_20,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_20,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_20_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_20_1,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_21,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_21,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_21_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_21_1,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_22,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_22,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_22_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_22_1,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_23,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_23,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_23_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_23_1,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_24,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_24,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_24_0,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_24_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_25,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_25,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_25_0,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_25_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_26,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_26,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_26_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_26_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_27,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_27,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_27_0,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_27_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_28,                   65
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_28,                   63
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_28_0,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_28_1,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_29,                  141
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_29,                  134
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_29_0,                   71
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_29_1,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_30,                  248
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_30,                  242
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_30_0,                  124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_30_1,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_31,                  525
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_31,                  506
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_31_0,                  254
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_31_1,                  118
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num_0_1,                 8070
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num_1_2,                 1930
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_0_1,                 8164
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_1_2,                 1836
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                  115
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,                  736
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,                  720
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                  119
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                  115
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,                  720
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,                  606
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                  130
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                  606
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                  710
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,                  725
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,                  725
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,                  712
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                  712
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                  712
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,              1600160
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                 2231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                  191
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                  168
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,                  157
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,                  216
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,                 2907
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,                 3823
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,                  257
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,                  805
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,                  781
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                  708
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                   73
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                   63
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                   62
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,                 9926
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                   75
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,                 1491
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,                45523
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6: from_int_fire,                  478
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6: from_int_valid,                  479
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6: out_fire,                  478
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6: out_valid,                  479
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,                 1493
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,                 1811
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,                 3304
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,                14242
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,                 1193
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,                  203
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,                 9313
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,                 7031
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,                  655
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,                  683
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                  688
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                  342
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                  207
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                  144
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                  133
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                   65
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_12_13,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                  213
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,                 7031
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,                 7124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,                 6838
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,                 7660
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                  191
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,                 2714
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,                 8434
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,                  727
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,                  708
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                   62
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,                 8434
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,                 2571
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,                 2448
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,                 2607
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_0,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_1,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_1,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_1,                  144
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_1,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_2,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_2,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_2,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_2,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_3,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_3,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_3,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_3,                  144
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_4,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_4,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_4,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_4,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_4,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: fused_instr,                  798
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allcoate_fire_0,                  865
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_0,                  865
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_0,                 9525
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allcoate_fire_1,                  164
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_1,                  164
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_1,                 9910
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_0,                  393
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_0,                  393
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_1,                  502
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_1,                  502
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_0,                  347
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_0,                  343
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_0_0,                  169
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_1,                  191
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_1,                  185
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_1_0,                  136
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_2,                  135
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_2,                  134
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_2_0,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_3,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_3,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_3_0,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_4,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_4,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_4_0,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_5,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_5,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_5_0,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_6,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_6,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_6_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_7,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_7,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_7_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_8,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_8,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_8_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_9,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_9,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_9_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_10,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_10,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_10_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_11,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_11,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_11_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_12,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_12,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_12_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_13,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_13,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_13_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_14,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_14,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_14_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_15,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_15,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_15_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_16_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_23_0,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_24,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_24,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_24_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_25,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_25,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_25_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_26,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_26,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_26_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_27,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_27,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_27_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_28,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_28,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_28_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_29,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_29,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_29_0,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_30,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_30,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_30_0,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_31,                   70
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_31,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_31_0,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num_0_1,                 9136
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num_1_2,                  864
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_0_1,                 9222
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_1_2,                  778
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,              1503344
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,               396727
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,                15894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,                 3592
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,                  588
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_81,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_82,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_83,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_84,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_85,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_86,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_87,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_88,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_89,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_90,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_91,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_92,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_94,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_95,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_96,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_97,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_98,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_99,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_100,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_101,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_102,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_103,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_104,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_105,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_106,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_107,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_108,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_109,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_110,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_112,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_113,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_114,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_115,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_116,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_117,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_118,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_119,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_120,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_121,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_122,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_123,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_124,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_125,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_126,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_127,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_128,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_129,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_130,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_131,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_132,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_133,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_134,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_135,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_136,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_137,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_138,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_139,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_140,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_141,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_142,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_143,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_144,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_145,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_146,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_147,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_148,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_149,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_150,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_151,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_152,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_153,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_154,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_155,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_156,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_157,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_158,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_159,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_160,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_161,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_162,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_163,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_164,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_165,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_166,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_167,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_168,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_169,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_170,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_171,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_172,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_173,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_174,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_175,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_176,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_177,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_178,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_179,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_180,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_181,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_182,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_183,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_184,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_185,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_186,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_187,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_188,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_189,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_191,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_192,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_193,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_194,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_195,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_196,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_197,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_198,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_199,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_201,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_202,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_203,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_204,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_205,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_206,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_207,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_208,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_209,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_211,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_212,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_213,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_214,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_215,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_216,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_217,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_218,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_219,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_221,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_222,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_223,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_224,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_225,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_226,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_227,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_228,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_229,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_231,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_232,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_233,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_234,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_235,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_236,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_237,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_238,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_239,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_241,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_242,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_243,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_244,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_245,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_246,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_247,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_248,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_249,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_251,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_252,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_253,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_254,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_255,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_64,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_65,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_66,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_67,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_68,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_69,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_70,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_71,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_72,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_73,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_74,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_75,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_76,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_77,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_78,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_79,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_80,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_81,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_82,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_83,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_84,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_85,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_86,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_87,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_88,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_89,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_90,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_91,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_92,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_93,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_94,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_95,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_96,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_97,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_98,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_99,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_100,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_101,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_102,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_103,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_104,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_105,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_106,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_107,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_108,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_109,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_110,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_111,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_112,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_113,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_114,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_115,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_116,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_117,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_118,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_119,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_120,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_121,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_122,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_123,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_124,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_125,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_126,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_127,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_128,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_129,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_130,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_131,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_132,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_133,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_134,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_135,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_136,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_137,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_138,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_139,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_140,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_141,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_142,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_143,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_144,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_145,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_146,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_147,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_148,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_149,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_150,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_151,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_152,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_153,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_154,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_155,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_156,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_157,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_158,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_159,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_160,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_161,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_162,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_163,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_164,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_165,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_166,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_167,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_168,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_169,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_170,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_171,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_172,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_173,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_174,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_175,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_176,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_177,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_178,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_179,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_180,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_181,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_182,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_183,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_184,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_185,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_186,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_187,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_188,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_189,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_190,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_191,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allcoate_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allcoate_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_partial2_issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_partial2_issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: source_bypass_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_cond11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_cond12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_selected_cond2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_cond11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_issue_cond12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: fma_final_selected_cond2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allcoate_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allocate_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: srcState_ready_0,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allcoate_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allocate_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: srcState_ready_1,                30003
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: deq_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: deq_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: deq_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: deq_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_12_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_13_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_14_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_15_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_16_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_16_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_17_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_17_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_18_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_18_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_19_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_19_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_20_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_20_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_21_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_21_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_22_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_22_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_23_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_23_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_24_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_24_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_25_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_25_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_26_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_26_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_26_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_27_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_27_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_27_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_28_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_28_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_28_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_29_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_29_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_29_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_30_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_30_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_30_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: select_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_31_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_31_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: num_wakeup_31_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allocate_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: allocate_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_num_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1: issue_num_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,                11220
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,                 7206
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,                12344
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,                 1151
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                  200
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  387
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  505
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,                17785
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,                 5851
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,                 1160
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,                  742
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,                  673
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                  309
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                  299
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                  190
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                   82
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                   97
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                   68
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,                  110
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,                   88
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,                  121
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,                 5852
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,                17785
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,                 1637
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,                16148
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,                11653
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,                12893
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,                 1251
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,                  212
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                 1528
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,                 1832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,                  813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                 1894
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                  871
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_4,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_5,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_6,                  478
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,                 7237
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,                  923
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,                  833
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                  652
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_4_5,                  327
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_5_6,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,                10489
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,                10315
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,                 9303
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,                 9300
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,                15347
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,                 6529
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,                  789
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,                  474
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,                  463
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,                  397
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,                  288
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,                  284
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                  161
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                  134
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                  115
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                  126
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                   98
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                   64
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_16_17,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_17_18,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_32_33,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_33_34,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_34_35,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_35_36,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_36_37,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_37_38,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_38_39,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_39_40,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_40_41,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_41_42,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_42_43,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_43_44,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_44_45,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_45_46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_46_47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_47_48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_48_49,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_49_50,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_50_51,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_51_52,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_52_53,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_53_54,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_54_55,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_55_56,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_56_57,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_57_58,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_58_59,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_59_60,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_60_61,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_61_62,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_62_63,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_63_64,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_64_65,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_65_66,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_66_67,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_67_68,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_68_69,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_69_70,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_70_71,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_71_72,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_72_73,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_73_74,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_74_75,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_75_76,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_76_77,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_77_78,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_78_79,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_79_80,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,                 6530
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                  294
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                  449
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                  449
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                  437
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                  437
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                  437
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,                  738
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,                  736
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,                  605
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,                  724
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,                  591
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,                  655
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,                  749
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,                  649
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,                  699
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,                  699
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,                  567
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,                  726
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,                  726
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,                  626
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,                  556
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,                  556
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,                  443
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                  102
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                   65
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,                  677
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,                  677
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,                  580
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                  197
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: first_access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: first_miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: ptw_resp_pf_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: first_access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: access0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: first_miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: miss0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: ptw_resp_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: ptw_resp_pf_count,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_2_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_3_0,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_1,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_1,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_2_1,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_3_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allcoate_fire_0,                  865
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_0,                  865
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_0,                 9618
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allcoate_fire_1,                  164
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_1,                  164
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_1,                 9943
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_0,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_0,                  450
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_1,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_1,                  466
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_0,                  437
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_0,                  424
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_0_0,                  221
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_1,                  227
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_1,                  217
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_1_0,                  103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_2,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_2,                  103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_2_0,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_3,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_3,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_3_0,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_4,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_4,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_4_0,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_5,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_5,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_5_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_6,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_6,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_6_0,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_16_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_18_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_19_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_25_0,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_26,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_26,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_26_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_27,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_27,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_27_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_28,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_28,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_28_0,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_29,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_29,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_29_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_30,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_30,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_30_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_31,                   94
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_31,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_31_0,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num_0_1,                 9136
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num_1_2,                  864
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_0_1,                 9261
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_1_2,                  739
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: wrong_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_4_0,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_5_0,                  114
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_4_1,                  135
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_5_1,                   71
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allcoate_fire_0,                 1099
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_0,                 1099
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_0,                 9469
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allcoate_fire_1,                  320
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_1,                  320
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_1,                 9844
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_0,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_0,                  755
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_0,                  100
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_1,                  736
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_1,                  738
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_1,                  133
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_0,                  374
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_0,                  360
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_0_0,                   87
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_1,                  261
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_1,                  252
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_1_0,                  128
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_2,                  179
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_2,                  167
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_2_0,                  121
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_3,                  147
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_3,                  143
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_3_0,                   60
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_4,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_4,                   80
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_4_0,                   70
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_5,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_5,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_5_0,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_6,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_6,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_6_0,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_7,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_7,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_7_0,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_8,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_8,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_8_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_9,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_9,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_9_0,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_10,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_10,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_10_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_11,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_11,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_11_0,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_13_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_15_0,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_16_0,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_17_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_18_0,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_19_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_20_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_21_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_22_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_23_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_24_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_25_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_26,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_26,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_26_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_27,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_27,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_27_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_28,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_28,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_28_0,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_29,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_29,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_29_0,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_30,                  160
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_30,                  155
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_30_0,                   79
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_31,                  223
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_31,                  211
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_31_0,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: redirect_num,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num_0_1,                 8902
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num_1_2,                 1098
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_0_1,                 8872
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_1_2,                 1128
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,                33512
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,                 6990
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                  410
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                   78
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                  130
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                  413
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                  245
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                  140
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                  132
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                   67
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                  199
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                  154
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                   81
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                   58
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,                   22
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                   62
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,                  247
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                  477
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,                 6990
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,                 2663
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,                10001
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,               173933
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                 4796
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                  152
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                  139
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                  127
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                  221
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                  191
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                  128
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                   88
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                  163
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                  162
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                  106
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                  105
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                  114
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                  153
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                  156
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                  119
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                   74
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                   98
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                   88
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                   94
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                   95
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                   88
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                   56
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_32_33,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_33_34,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_34_35,                   63
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_35_36,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_36_37,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_37_38,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_38_39,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_39_40,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_40_41,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_41_42,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_42_43,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_43_44,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_44_45,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_45_46,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_46_47,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_47_48,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_48_49,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_49_50,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_50_51,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_51_52,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_52_53,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_53_54,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_54_55,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_55_56,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_56_57,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_57_58,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_58_59,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_59_60,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_60_61,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_61_62,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_62_63,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_63_64,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_64_65,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_65_66,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_66_67,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_67_68,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_68_69,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_69_70,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_70_71,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_71_72,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_72_73,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_73_74,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_74_75,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_75_76,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_76_77,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_77_78,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_78_79,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_79_80,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_80_81,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_81_82,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_82_83,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_83_84,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_84_85,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_85_86,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_86_87,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_87_88,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_88_89,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_89_90,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_90_91,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_91_92,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_92_93,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_93_94,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_94_95,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_95_96,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_96_97,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_97_98,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_98_99,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_99_100,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_100_101,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_101_102,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_102_103,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_103_104,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_104_105,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_105_106,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_106_107,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_107_108,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_108_109,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_109_110,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_110_111,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_111_112,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_112_113,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_113_114,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_114_115,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_115_116,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_116_117,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_117_118,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_118_119,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_119_120,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_120_121,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_121_122,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_122_123,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_123_124,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_124_125,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_125_126,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_126_127,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_127_128,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_128_129,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_129_130,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_130_131,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_131_132,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_132_133,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_133_134,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_134_135,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_135_136,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_136_137,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_137_138,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_138_139,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_139_140,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_140_141,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_141_142,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_142_143,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_143_144,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_144_145,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_145_146,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_146_147,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_147_148,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_148_149,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_149_150,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_150_151,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_151_152,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_152_153,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_153_154,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_154_155,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_155_156,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_156_157,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_157_158,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_158_159,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_159_160,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_160_161,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_161_162,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_162_163,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_163_164,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_164_165,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_165_166,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_166_167,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_167_168,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_168_169,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_169_170,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_170_171,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_171_172,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_172_173,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_173_174,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_174_175,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_175_176,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_176_177,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_177_178,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_178_179,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_179_180,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_180_181,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_181_182,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_182_183,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_183_184,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_184_185,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_185_186,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_186_187,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_187_188,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_188_189,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_189_190,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_190_191,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_191_192,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_192_193,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_193_194,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_194_195,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_195_196,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_196_197,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_197_198,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_198_199,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_199_200,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_200_201,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_201_202,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_202_203,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_203_204,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_204_205,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_205_206,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_206_207,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_207_208,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_208_209,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_209_210,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_210_211,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_211_212,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_212_213,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_213_214,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_214_215,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_215_216,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_216_217,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_217_218,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_218_219,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_219_220,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_220_221,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_221_222,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_222_223,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_223_224,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_224_225,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_225_226,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_226_227,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_227_228,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_228_229,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_229_230,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_230_231,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_231_232,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_232_233,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_233_234,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_234_235,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_235_236,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_236_237,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_237_238,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_238_239,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_239_240,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_240_241,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_241_242,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_242_243,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_243_244,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_244_245,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_245_246,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_246_247,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_247_248,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_248_249,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_249_250,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_250_251,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_251_252,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_252_253,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_253_254,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_254_255,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_255_256,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,                  301
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                 4796
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,                 7600
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,                 8211
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                  864
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                  864
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                  611
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,                  982
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,                 1742
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                  781
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,                87925
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                 3610
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                  730
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                  293
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                  428
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,                  833
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                  201
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,     1813052405381552
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                  362
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                   369
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                   763
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                   455
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                   363
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                   724
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                  1542
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,                  2719
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                     4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                     3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                    10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                     3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                    24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                    37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                     3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,                 5375
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,                  6028
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,                  5909
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,                 35100
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                  4511
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                  4511
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,                 44122
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,                 60148
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                  781
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                   992
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                   923
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                  1407
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                   781
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                  3124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,                  5312
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                  9116
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                    32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                     2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                     2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                     2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                     4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                     8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                     2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,                  982
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                   984
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,                  1010
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,                  3138
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                   984
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,                  3294
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,                  7416
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,                  5103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                   95
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                   112
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                   120
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                  2336
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                    95
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                   285
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                  2716
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                   442
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                     0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                 1103
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                  772
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                  832
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                  205
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                  872
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                  169
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                   83
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                 1124
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                   43
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                 1166
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                  396
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,                 2473
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,                 4858
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,                  977
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                  101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,                 1078
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,                  916
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                  162
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_on_mispred,                  204
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_on_redirected_by_s2,                  454
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_eliminated,                  522
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_resp_invalid_by_update,                  264
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_resp_invalid_by_ftpred,                 4056
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_ft_mispred,                   72
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_ft_pred_correct,                 1006
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                   94
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,                 5428
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                   99
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                  112
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,                 1142
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_pipe_stall,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_0_busy,                 3931
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_1_busy,                 3931
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  170
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 1052
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,                 2645
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,                  219
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  149
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                   52
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,                 2206
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,                 2206
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,                  949
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,                  950
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,                  938
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  170
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,                 1241
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,                  937
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,               232152
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,                 1885
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                  231
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  165
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,                 1142
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,                 3937
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                 1079
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,                 1750
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30,                   47
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_7,                  309
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                  442
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11,                  267
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17,                  148
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                  119
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                   61
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11,                   60
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33,                   46
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,                 1723
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12,                  202
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                  102
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10,                  118
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                  527
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                  145
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9,                  328
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                  214
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_3,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16,                  527
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                  580
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14,                  189
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                  223
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_16,                  552
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                  107
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12,                  221
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_1,                  137
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16,                  143
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                  385
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,                  916
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_9,                   65
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                  332
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_12,                  205
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                  112
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_6,                   98
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                   62
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9,                  156
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,                 1191
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15,                  168
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29,                   51
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24,                   75
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                  189
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                  136
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                  368
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,                  977
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                  459
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                   84
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                  129
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,                 1519
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,                  688
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21,                  104
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32,                   49
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_14,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                   66
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_13,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36,                   35
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19,                  125
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                  204
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                  433
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_5,                  143
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                  114
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                  515
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_11,                   63
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                  100
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                  129
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23,                   66
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_8,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64,                 1895
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10,                  293
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  514
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                  292
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20,                  139
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                  482
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,                 1380
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                   91
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18,                  141
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_15,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,                  895
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                  133
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                  392
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37,                   39
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11,                  133
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_10,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                   97
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15,                   92
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_4,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13,                  193
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_0_1,                 9392
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_1_2,                  605
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_2_3,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_0,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_0,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_8_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_8_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_10_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_10_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_0_1,                 9482
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_1_2,                  518
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,                 9370
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                   72
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                   84
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                   89
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                   78
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                  127
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                   57
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                 2215
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                   33
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,                 9890
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                  108
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_0_1,                 6937
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                  760
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                  649
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                  470
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                  312
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                  132
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                   92
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                   16
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                   63
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                   80
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_0,                 8813
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_0,                  294
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                  293
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_0,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                   79
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_0,                  166
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                  155
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_0,                  109
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                  101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_0,                   77
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_0,                  292
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                  188
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_0,                   91
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_0,                  331
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_0,                   97
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_10_0,                  232
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_11_0,                  162
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_12_0,                  290
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_13_0,                   93
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_13_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_14_0,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_14_0,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_15_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_15_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_1,                 3734
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_1,                  242
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                  211
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_1,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_1,                  173
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                  144
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_1,                  104
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                   87
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_1,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_1,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_1,                  246
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_1,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_10_1,                  171
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_11_1,                  123
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_12_1,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_13_1,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,                 8110
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                 1050
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                  591
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                  188
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                   42
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: not_selected_entries,                  339
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_0_1,                 7000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_1_2,                  637
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_2_3,                  625
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_3_4,                  431
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_4_5,                  331
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_5_6,                  198
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_6_7,                  108
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_7_8,                   62
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_8_9,                   45
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_9_10,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_10_11,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_11_12,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_12_13,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_13_14,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_14_15,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_15_16,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_16_17,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_17_18,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_18_19,                    9
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_19_20,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_20_21,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_21_22,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_22_23,                   20
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_23_24,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_24_25,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_25_26,                   27
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_26_27,                   18
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_27_28,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_28_29,                   23
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_29_30,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_30_31,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: valid_entries_31_32,                   96
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wait_for_src_0,                 9241
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_0_0,                  172
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_0_0,                  162
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_1_0,                  110
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_1_0,                  104
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_2_0,                  324
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_2_0,                  313
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_3_0,                   90
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_3_0,                   86
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_4_0,                   75
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_4_0,                   36
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_5_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_5_0,                   14
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_6_0,                  204
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_6_0,                  130
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_7_0,                  196
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_7_0,                  128
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_8_0,                  217
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_9_0,                  156
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_10_0,                  374
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_11_0,                  100
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_12_0,                  205
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_13_0,                  197
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_13_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_14_0,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_14_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_15_0,                   17
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wait_for_src_1,                 3773
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_0_1,                  166
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_0_1,                  134
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_1_1,                   98
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_1_1,                   76
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_2_1,                  236
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_2_1,                  216
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_3_1,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_3_1,                   38
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_6_1,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_6_1,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_7_1,                   29
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_7_1,                   15
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_8_1,                  166
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_9_1,                  115
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_10_1,                  239
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_11_1,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_12_1,                   30
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_13_1,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_13_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_14_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: critical_wakeup_15_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_0_1,                 8050
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_1_2,                 1037
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_2_3,                  634
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_3_4,                  235
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_4_5,                   40
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_5_6,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: not_selected_entries,                  327
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_1.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wait_for_src_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wait_for_src_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_0_1,                10000
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: not_selected_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_1.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_0_1,                 7998
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_1_2,                 1043
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_2_3,                  682
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_3_4,                  105
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_4_5,                   91
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_5_6,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_6_7,                   25
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_7_8,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_8_9,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_10_11,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_0_0,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_1_0,                   34
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_2_0,                   37
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_3_0,                   19
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_4_0,                   48
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_5_0,                   41
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_6_0,                   50
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_7_0,                   26
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_8_0,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_9_0,                  101
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_10_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_0_1,                 9234
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_1_2,                  580
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_2_3,                  167
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_3_4,                    2
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_4_5,                   13
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_6_7,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: scheduled_entries,                 1803
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: not_selected_entries,                   44
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_0_1,                 7405
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_1_2,                  665
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_2_3,                  458
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_3_4,                  439
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_4_5,                  344
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_5_6,                  310
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_6_7,                  181
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_7_8,                   85
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_8_9,                   55
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_9_10,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_10_11,                    5
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_11_12,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_12_13,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_13_14,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_0_0,                    7
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_1_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_2_0,                    3
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_3_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_4_0,                  180
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_5_0,                  141
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_6_0,                    6
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_7_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_8_0,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_9_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_10_0,                  229
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_11_0,                  221
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_12_0,                    8
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_0_1,                 8834
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_1_2,                  781
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_2_3,                  327
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_3_4,                   53
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_4_5,                    4
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_5_6,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: blocked_entries,                  318
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: scheduled_entries,                 5332
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: not_selected_entries,                   64
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: replayed_entries,                  247
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_0_1,                 7567
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_1_2,                  807
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_2_3,                  758
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_3_4,                  244
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_4_5,                   83
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_5_6,                   32
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_6_7,                   61
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_7_8,                   21
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_8_9,                   69
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_9_10,                   31
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_10_11,                   59
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_11_12,                   28
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_12_13,                   54
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_13_14,                   24
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_14_15,                  112
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_15_16,                   40
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_16_17,                   10
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_0_0,                  135
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_1_0,                   83
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_2_0,                  136
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_3_0,                  104
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_4_0,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_5_0,                   12
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_6_0,                    1
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_0_1,                 9206
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_1_2,                  672
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_2_3,                  111
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_3_4,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: not_selected_entries,                   11
[PERF ][time=               10000] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: replayed_entries,                    0
done