<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3479" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3479{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3479{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3479{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3479{left:129px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.62px;}
#t5_3479{left:503px;bottom:1027px;letter-spacing:0.24px;word-spacing:0.62px;}
#t6_3479{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3479{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t8_3479{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3479{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3479{left:69px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_3479{left:187px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_3479{left:303px;bottom:911px;}
#td_3479{left:315px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3479{left:628px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tf_3479{left:753px;bottom:904px;}
#tg_3479{left:69px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3479{left:69px;bottom:871px;letter-spacing:-0.13px;}
#ti_3479{left:101px;bottom:878px;}
#tj_3479{left:116px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tk_3479{left:69px;bottom:854px;letter-spacing:-0.22px;}
#tl_3479{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3479{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tn_3479{left:69px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#to_3479{left:69px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_3479{left:212px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3479{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tr_3479{left:69px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3479{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tt_3479{left:69px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3479{left:69px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3479{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tw_3479{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tx_3479{left:222px;bottom:661px;}
#ty_3479{left:237px;bottom:654px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tz_3479{left:69px;bottom:637px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_3479{left:69px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3479{left:69px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3479{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3479{left:69px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t14_3479{left:69px;bottom:538px;letter-spacing:-0.18px;word-spacing:-0.93px;}
#t15_3479{left:218px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1px;}
#t16_3479{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3479{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#t18_3479{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_3479{left:69px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1a_3479{left:199px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t1b_3479{left:69px;bottom:446px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1c_3479{left:69px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3479{left:69px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_3479{left:69px;bottom:388px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_3479{left:69px;bottom:371px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_3479{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3479{left:69px;bottom:286px;letter-spacing:0.16px;}
#t1i_3479{left:150px;bottom:286px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t1j_3479{left:69px;bottom:261px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#t1k_3479{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_3479{left:69px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t1m_3479{left:145px;bottom:234px;}
#t1n_3479{left:160px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1o_3479{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1p_3479{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1q_3479{left:69px;bottom:177px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_3479{left:69px;bottom:116px;letter-spacing:-0.1px;}
#t1s_3479{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_3479{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3479{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3479{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3479{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3479{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3479{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3479{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3479" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3479Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3479" style="-webkit-user-select: none;"><object width="935" height="1210" data="3479/3479.svg" type="image/svg+xml" id="pdf3479" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3479" class="t s1_3479">Vol. 3A </span><span id="t2_3479" class="t s1_3479">14-1 </span>
<span id="t3_3479" class="t s2_3479">CHAPTER 14 </span>
<span id="t4_3479" class="t s2_3479">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND </span>
<span id="t5_3479" class="t s2_3479">PROCESSOR EXTENDED STATES </span>
<span id="t6_3479" class="t s3_3479">This chapter describes system programming features for instruction set extensions operating on the processor </span>
<span id="t7_3479" class="t s3_3479">state extension known as the SSE state (XMM registers, MXCSR) and for other processor extended states. Instruc- </span>
<span id="t8_3479" class="t s3_3479">tion set extensions operating on the SSE state include the streaming SIMD extensions (SSE), streaming SIMD </span>
<span id="t9_3479" class="t s3_3479">extensions 2 (SSE2), streaming SIMD extensions 3 (SSE3), Supplemental SSE3 (SSSE3), and SSE4. Collectively, </span>
<span id="ta_3479" class="t s3_3479">these are called </span><span id="tb_3479" class="t s4_3479">SSE extensions </span>
<span id="tc_3479" class="t s5_3479">1 </span>
<span id="td_3479" class="t s3_3479">and the corresponding instructions are called </span><span id="te_3479" class="t s4_3479">SSE instructions</span><span id="tf_3479" class="t s3_3479">. </span>
<span id="tg_3479" class="t s3_3479">FXSAVE/FXRSTOR instructions can be used save/restore SSE state along with FP state. See Section 10.5 in the </span>
<span id="th_3479" class="t s3_3479">Intel </span>
<span id="ti_3479" class="t s5_3479">® </span>
<span id="tj_3479" class="t s3_3479">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for information about FXSAVE and </span>
<span id="tk_3479" class="t s3_3479">FXRSTOR. </span>
<span id="tl_3479" class="t s3_3479">Sections 14.1 through 14.4 cover system programming requirements to enable the SSE extensions, providing </span>
<span id="tm_3479" class="t s3_3479">operating system or executive support for the SSE extensions, SIMD floating-point exceptions, exception handling, </span>
<span id="tn_3479" class="t s3_3479">and task (context) switching. These sections primarily discuss use of FXSAVE/FXRSTOR to save/restore SSE state. </span>
<span id="to_3479" class="t s4_3479">XSAVE feature set </span><span id="tp_3479" class="t s3_3479">refers to extensions to the Intel architecture that will allow system executives to implement </span>
<span id="tq_3479" class="t s3_3479">support for multiple processor extended states along with FP/SSE states that may be introduced over time without </span>
<span id="tr_3479" class="t s3_3479">requiring the system executive to be modified each time a new processor state extension is introduced. XSAVE </span>
<span id="ts_3479" class="t s3_3479">feature set provide mechanisms to enumerate the supported extended states, enable some or all of them for soft- </span>
<span id="tt_3479" class="t s3_3479">ware use, instructions to save/restore the states and enumerate the layout of the states when saved to memory. </span>
<span id="tu_3479" class="t s3_3479">XSAVE/XRSTOR instructions are part of the XSAVE feature set. These instructions are introduced after the intro- </span>
<span id="tv_3479" class="t s3_3479">duction of FP/SSE states but can be used to manage legacy FP/SSE state along with processor extended states. See </span>
<span id="tw_3479" class="t s3_3479">Chapter 13 in the Intel </span>
<span id="tx_3479" class="t s5_3479">® </span>
<span id="ty_3479" class="t s3_3479">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for information about </span>
<span id="tz_3479" class="t s3_3479">XSAVE feature set. </span>
<span id="t10_3479" class="t s3_3479">System programming for managing processor extended states is described in sections 14.5 through 14.6. XSAVE </span>
<span id="t11_3479" class="t s3_3479">feature set is designed to be compatible with FXSAVE/FXRSTOR and hence much of the material through sections </span>
<span id="t12_3479" class="t s3_3479">14.1 to 14.4 related to SSE state also applies to XSAVE feature set with the exception of enumeration and </span>
<span id="t13_3479" class="t s3_3479">saving/restoring state. </span>
<span id="t14_3479" class="t s4_3479">XSAVE Compaction </span><span id="t15_3479" class="t s3_3479">is an XSAVE feature that allows operating systems to allocate space for only the states saved </span>
<span id="t16_3479" class="t s3_3479">to conserve memory usage. A new instruction called XSAVEC is introduced to save extended states in compacted </span>
<span id="t17_3479" class="t s3_3479">format and XRSTOR instruction is enhanced to comprehend compacted format. System programming for managing </span>
<span id="t18_3479" class="t s3_3479">processor extended states in compacted format is also described in section 14.5. </span>
<span id="t19_3479" class="t s4_3479">Supervisor state </span><span id="t1a_3479" class="t s3_3479">is an extended state that can only be accessed in ring 0. XSAVE feature set has been enhanced </span>
<span id="t1b_3479" class="t s3_3479">to manage supervisor states. Two new ring 0 instructions, XSAVES/XRSTORS, are introduced to save/restore </span>
<span id="t1c_3479" class="t s3_3479">supervisor states along with other XSAVE managed states. They are privileged instruction and only operate in </span>
<span id="t1d_3479" class="t s3_3479">compacted format. System programming for managing supervisor states in described in section 14.7. </span>
<span id="t1e_3479" class="t s3_3479">Each XSAVE managed features may have additional feature specific system programming requirements such as </span>
<span id="t1f_3479" class="t s3_3479">exception handlers etc. Feature specific system programming requirements for XSAVE managed features are </span>
<span id="t1g_3479" class="t s3_3479">described in Section 14.8. </span>
<span id="t1h_3479" class="t s6_3479">14.1 </span><span id="t1i_3479" class="t s6_3479">PROVIDING OPERATING SYSTEM SUPPORT FOR SSE EXTENSIONS </span>
<span id="t1j_3479" class="t s3_3479">To use SSE extensions, the operating system or executive must provide support for initializing the processor to use </span>
<span id="t1k_3479" class="t s3_3479">these extensions, for handling SIMD floating-point exceptions, and for using FXSAVE and FXRSTOR (Section 10.5 </span>
<span id="t1l_3479" class="t s3_3479">of the Intel </span>
<span id="t1m_3479" class="t s5_3479">® </span>
<span id="t1n_3479" class="t s3_3479">64 and IA-32 Architectures Software Developer’s Manual, Volume 1) to manage context. XSAVE </span>
<span id="t1o_3479" class="t s3_3479">feature set can also be used to manage SSE state along with other processor extended states as described in 14.5. </span>
<span id="t1p_3479" class="t s3_3479">This section primarily focuses on using FXSAVE/FXRSTOR to manage SSE state. Because SSE extensions share the </span>
<span id="t1q_3479" class="t s3_3479">same state, experience the same sets of non-numerical and numerical exception behavior, these guidelines that </span>
<span id="t1r_3479" class="t s7_3479">1. </span><span id="t1s_3479" class="t s7_3479">The collection also includes PCLMULQDQ and AES instructions operating on XMM state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
