// Only the ports this example uses are declared (CLOCK_500Hz is the
// simulator's own slow clock): every port is optional for the simulator.
module blinkTest (
    input  wire        CLOCK_500Hz,
    output wire [15:0] led
);
    // 500 Hz clock -> 500 cycles per second
    // For 2 Hz blink (LED toggles every 250 ms):
    // Toggle period = 1 / (2 * 2 Hz) = 250 ms
    // Cycles per toggle = 0.25 s * 500 = 125
    localparam TOGGLE_COUNT = 125;
    // Wide enough for any TOGGLE_COUNT: a fixed [6:0] would stop at 127 and never
    // reach a larger count, so the LEDs would not blink (the VHDL integer range
    // sizes itself; a Verilog reg does not).
    localparam COUNTER_WIDTH = $clog2(TOGGLE_COUNT + 1);

    reg [COUNTER_WIDTH-1:0] counter = 0;   // counts 0 .. TOGGLE_COUNT-1
    reg       led_state = 1'b0;

    always @(posedge CLOCK_500Hz) begin
        if (counter == TOGGLE_COUNT - 1) begin
            counter   <= 0;
            led_state <= ~led_state;
        end else begin
            counter <= counter + 1'b1;
        end
    end

    // Drive all 16 LEDs with the same blinking signal
    assign led = {16{led_state}};
endmodule
