
---------- Begin Simulation Statistics ----------
final_tick                                  484921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58047                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865524                       # Number of bytes of host memory used
host_op_rate                                    62287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.31                       # Real time elapsed on the host
host_tick_rate                              112586064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250002                       # Number of instructions simulated
sim_ops                                        268274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000485                       # Number of seconds simulated
sim_ticks                                   484921000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.633289                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   39088                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                49085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12880                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69175                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                587                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1664                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1077                       # Number of indirect misses.
system.cpu.branchPred.lookups                   79909                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3195                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          218                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     96129                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   104640                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12333                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      32713                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5565                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          180250                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250219                       # Number of instructions committed
system.cpu.commit.committedOps                 268491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       869861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.308660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.096644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       780549     89.73%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26383      3.03%     92.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11908      1.37%     94.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17408      2.00%     96.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22375      2.57%     98.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2893      0.33%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1877      0.22%     99.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          903      0.10%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5565      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       869861                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    244137                       # Number of committed integer instructions.
system.cpu.commit.loads                         14623                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123115     45.85%     45.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.06%     45.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.01%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            542      0.20%     46.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           539      0.20%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.01%     46.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.01%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.01%     46.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.02%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14623      5.45%     51.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         129351     48.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            268491                       # Class of committed instruction
system.cpu.commit.refs                         143974                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6542                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250002                       # Number of Instructions Simulated
system.cpu.committedOps                        268274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.879345                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.879345                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                667527                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   562                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                33268                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 598764                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   116745                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     90734                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12653                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1943                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9767                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       79909                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     96569                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        735798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4378                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         673120                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   26400                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.082394                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             148388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              42870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.694050                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             897426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.811689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.199568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   766662     85.43%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14662      1.63%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4454      0.50%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    23599      2.63%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3798      0.42%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6801      0.76%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10812      1.20%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13109      1.46%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    53529      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               897426                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15758                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    43221                       # Number of branches executed
system.cpu.iew.exec_nop                           386                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.394096                       # Inst execution rate
system.cpu.iew.exec_refs                       182111                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     162241                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15540                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21550                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8356                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               179687                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              446393                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19870                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36803                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                382212                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                367442                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12653                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                366507                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          9036                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              451                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6927                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50332                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3616                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    239002                       # num instructions consuming a value
system.cpu.iew.wb_count                        374629                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.470352                       # average fanout of values written-back
system.cpu.iew.wb_producers                    112415                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.386278                       # insts written-back per cycle
system.cpu.iew.wb_sent                         379921                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   672362                       # number of integer regfile reads
system.cpu.int_regfile_writes                  178764                       # number of integer regfile writes
system.cpu.ipc                               0.257775                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.257775                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                224744     53.64%     53.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  188      0.04%     53.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.01%     53.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     53.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1735      0.41%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                604      0.14%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 25      0.01%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.01%     54.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     54.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     54.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  67      0.02%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20757      4.95%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              170808     40.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 419015                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16665                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039772                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     556      3.34%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.07%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    365      2.19%      5.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15729     94.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 421749                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1728861                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       362393                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            599838                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     445762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    419015                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 245                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          177726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4518                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       107571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        897426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.466908                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.375026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              769160     85.71%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35459      3.95%     89.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               20138      2.24%     91.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20355      2.27%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10552      1.18%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23926      2.67%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9686      1.08%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2939      0.33%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5211      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          897426                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.432044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  13927                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              27778                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        12236                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             23916                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                65                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              227                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21550                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              179687                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  372466                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1489                       # number of misc regfile writes
system.cpu.numCycles                           969844                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  382144                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                184543                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    103                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   127218                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1146918                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 530049                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              417911                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     88864                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 266733                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12653                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                267380                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   233358                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           892535                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19167                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                756                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     75612                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            251                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            34160                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1309033                       # The number of ROB reads
system.cpu.rob.rob_writes                      925107                       # The number of ROB writes
system.cpu.timesIdled                            1614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    12014                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1770                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                992                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           992                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       979328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  979328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15408                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15408    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15408                       # Request fanout histogram
system.membus.reqLayer0.occupancy            19831000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           79199000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 50308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       320128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1785984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2106112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17196                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17188     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17196                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32374000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21745997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3943500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   36                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1788                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1752                       # number of overall hits
system.l2.overall_hits::.cpu.data                  36                       # number of overall hits
system.l2.overall_hits::total                    1788                       # number of overall hits
system.l2.demand_misses::.cpu.inst                877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14425                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               877                       # number of overall misses
system.l2.overall_misses::.cpu.data             14425                       # number of overall misses
system.l2.overall_misses::total                 15302                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1146627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1214765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68138500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1146627000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1214765500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17090                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17090                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.333587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.333587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77694.982896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79488.873484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79386.060646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77694.982896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79488.873484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79386.060646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59368500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1002377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1061745500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59368500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1002377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1061745500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.333587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.333587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67694.982896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69488.873484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69386.060646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67694.982896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69488.873484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69386.060646                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2365                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2365                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2365                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1136630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1136630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79429.070580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79429.070580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    993530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    993530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69429.070580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69429.070580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.333587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.333587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77694.982896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77694.982896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59368500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59368500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.333587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.333587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67694.982896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67694.982896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.804196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.804196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86930.434783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86930.434783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.804196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.804196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76930.434783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76930.434783                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2016000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2016000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19018.867925                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19018.867925                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6849.092160                       # Cycle average of tags in use
system.l2.tags.total_refs                       32998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.141615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      81.677213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       814.338175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5953.076772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.181673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.209018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.470215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    280240                       # Number of tag accesses
system.l2.tags.data_accesses                   280240                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         923200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             979328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15302                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         115746689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1903815261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2019561949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    115746689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115746689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        115746689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1903815261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2019561949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    139531250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   76510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               426443750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9118.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27868.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.048094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   368.350592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.966974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332     19.47%     19.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          214     12.55%     32.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          143      8.39%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      6.57%     46.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           77      4.52%     51.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      4.52%     56.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      2.76%     58.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      2.58%     61.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          659     38.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1705                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 979328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  979328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2019.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2019.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     484834000                       # Total gap between requests
system.mem_ctrls.avgGap                      31684.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       923200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 115746688.635880902410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1903815260.630082130432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23263500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    403180250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26526.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27950.10                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6583080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3495195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            52307640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        209589570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          9713280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          319796445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        659.481534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     23436250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    445364750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5626320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2975280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            56948640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        198577170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         18986880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          321221970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        662.421240                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     47339000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    421462000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        93586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            93586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        93586                       # number of overall hits
system.cpu.icache.overall_hits::total           93586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2983                       # number of overall misses
system.cpu.icache.overall_misses::total          2983                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108209499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108209499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108209499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108209499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        96569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        96569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        96569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        96569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.030890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.030890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36275.393564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36275.393564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36275.393564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36275.393564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          721                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2373                       # number of writebacks
system.cpu.icache.writebacks::total              2373                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2629                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90755000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90755000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027224                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34520.730316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34520.730316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34520.730316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34520.730316                       # average overall mshr miss latency
system.cpu.icache.replacements                   2373                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        93586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           93586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2983                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108209499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108209499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        96569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        96569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.030890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36275.393564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36275.393564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34520.730316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34520.730316                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.106050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               96215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.597566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.106050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            195767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           195767                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115784                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115848                       # number of overall hits
system.cpu.dcache.overall_hits::total          115848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31897                       # number of overall misses
system.cpu.dcache.overall_misses::total         31897                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1647947177                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1647947177                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1647947177                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1647947177                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       147676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       147676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       147745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       147745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.215959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.215959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.215892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.215892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51672.744795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51672.744795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51664.644857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51664.644857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       504835                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.288030                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13445                       # number of writebacks
system.cpu.dcache.writebacks::total             13445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17331                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14566                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1184987284                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1184987284                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1185408284                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1185408284                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.098601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.098601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.098589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.098589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81380.899938                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81380.899938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81381.867637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81381.867637                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        18053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           18053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64749.315068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64749.315068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73149.635036                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73149.635036                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        31426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1621101724                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1621101724                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       129137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       129137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.243354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.243354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51584.729969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51584.729969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1171854831                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1171854831                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.110913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.110913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81816.297633                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81816.297633                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       421000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       421000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        84200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        84200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3211953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3211953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31801.514851                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31801.514851                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3110953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3110953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30801.514851                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30801.514851                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006897                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006897                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006897                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006897                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           861.740025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.969520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   861.740025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.841543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.841543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            310547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           310547                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    484921000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    484921000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
