// Seed: 3882939198
module module_0 (
    output supply0 id_0
    , id_8,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6
);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    output wire id_3,
    input  tri0 id_4,
    input  wand id_5,
    input  wand id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_1,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8
);
  wire id_10;
endmodule
module module_3 (
    input supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    input wand id_4
);
  always @(~(1 == -1), posedge 1)
    if ("") id_2 = id_3 - id_0;
    else begin : LABEL_0
      if (-1) id_2 = -1;
    end
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3
  );
  assign modCall_1.id_6 = 0;
  wire id_6;
endmodule
