Classic Timing Analyzer report for Ozy_Janus
Thu Apr 19 20:56:18 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'SPI_SCK'
  8. Clock Setup: 'FX2_CLK'
  9. Clock Hold: 'IFCLK'
 10. Clock Hold: 'CLK_12MHZ'
 11. Clock Hold: 'SPI_SCK'
 12. Clock Hold: 'FX2_CLK'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.249 ns                         ; GPIO[23]                                                                                                                      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                               ; --         ; SPI_SCK   ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 15.267 ns                        ; DFS0~reg0                                                                                                                     ; DFS0                                                                                                                                                  ; CLK_12MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.256 ns                        ; CLK_12MHZ                                                                                                                     ; CLK_MCLK                                                                                                                                              ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.298 ns                        ; CDOUT                                                                                                                         ; Tx_q[0]                                                                                                                                               ; --         ; CLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 10.854 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Rx_register[4]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0 ; IFCLK      ; IFCLK     ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.714 ns ; 48.00 MHz ( period = 20.833 ns ) ; 140.47 MHz ( period = 7.119 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]                                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                               ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.482 ns ; 48.00 MHz ( period = 20.833 ns ) ; 229.83 MHz ( period = 4.351 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                                                ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 31.352 ns ; 12.29 MHz ( period = 81.380 ns ) ; 53.54 MHz ( period = 18.676 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3] ; state_PWM.00000                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                      ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; CCcount[0]                                                                                                                    ; CCcount[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                    ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.904 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                               ;                                                                                                                                                       ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_jic1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 10.854 ns                               ; None                                                ; Rx_register[4]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.272 ns                 ; 3.418 ns                ;
; 10.883 ns                               ; None                                                ; Rx_register[1]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.274 ns                 ; 3.391 ns                ;
; 11.238 ns                               ; None                                                ; Rx_register[8]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.263 ns                 ; 3.025 ns                ;
; 11.244 ns                               ; None                                                ; Rx_register[3]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.271 ns                 ; 3.027 ns                ;
; 11.256 ns                               ; None                                                ; Rx_register[2]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.258 ns                 ; 3.002 ns                ;
; 11.280 ns                               ; None                                                ; Rx_register[11]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.268 ns                 ; 2.988 ns                ;
; 11.309 ns                               ; None                                                ; Rx_register[15]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.273 ns                 ; 2.964 ns                ;
; 11.600 ns                               ; None                                                ; Rx_register[6]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.223 ns                 ; 2.623 ns                ;
; 11.672 ns                               ; None                                                ; Rx_register[10]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.250 ns                 ; 2.578 ns                ;
; 11.675 ns                               ; None                                                ; Rx_register[5]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.242 ns                 ; 2.567 ns                ;
; 11.688 ns                               ; None                                                ; Rx_register[7]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.260 ns                 ; 2.572 ns                ;
; 11.700 ns                               ; None                                                ; Rx_register[14]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.270 ns                 ; 2.570 ns                ;
; 11.703 ns                               ; None                                                ; Rx_register[13]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.265 ns                 ; 2.562 ns                ;
; 11.730 ns                               ; None                                                ; Rx_register[9]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.244 ns                 ; 2.514 ns                ;
; 12.083 ns                               ; None                                                ; Rx_register[0]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.225 ns                 ; 2.142 ns                ;
; 12.118 ns                               ; None                                                ; Rx_register[12]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.252 ns                 ; 2.134 ns                ;
; 13.384 ns                               ; 134.25 MHz ( period = 7.449 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 7.185 ns                ;
; 13.658 ns                               ; 139.37 MHz ( period = 7.175 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.552 ns                 ; 6.894 ns                ;
; 13.674 ns                               ; 139.68 MHz ( period = 7.159 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.541 ns                 ; 6.867 ns                ;
; 13.831 ns                               ; 142.82 MHz ( period = 7.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.552 ns                 ; 6.721 ns                ;
; 14.148 ns                               ; 149.59 MHz ( period = 6.685 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 6.449 ns                ;
; 14.422 ns                               ; 155.98 MHz ( period = 6.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.580 ns                 ; 6.158 ns                ;
; 14.438 ns                               ; 156.37 MHz ( period = 6.395 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.131 ns                ;
; 14.595 ns                               ; 160.31 MHz ( period = 6.238 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.580 ns                 ; 5.985 ns                ;
; 14.621 ns                               ; 160.98 MHz ( period = 6.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.586 ns                 ; 5.965 ns                ;
; 14.895 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.674 ns                ;
; 14.911 ns                               ; 168.86 MHz ( period = 5.922 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.558 ns                 ; 5.647 ns                ;
; 14.922 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 5.629 ns                ;
; 15.068 ns                               ; 173.46 MHz ( period = 5.765 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.501 ns                ;
; 15.137 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 5.414 ns                ;
; 15.182 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 5.369 ns                ;
; 15.286 ns                               ; 180.28 MHz ( period = 5.547 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.586 ns                 ; 5.300 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 5.008 ns                ;
; 15.560 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.009 ns                ;
; 15.576 ns                               ; 190.22 MHz ( period = 5.257 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.558 ns                 ; 4.982 ns                ;
; 15.605 ns                               ; 191.28 MHz ( period = 5.228 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.982 ns                ;
; 15.679 ns                               ; 194.02 MHz ( period = 5.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.872 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.893 ns                ;
; 15.715 ns                               ; 195.39 MHz ( period = 5.118 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.836 ns                ;
; 15.733 ns                               ; 196.08 MHz ( period = 5.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.836 ns                ;
; 15.796 ns                               ; 198.53 MHz ( period = 5.037 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.755 ns                ;
; 15.897 ns                               ; 202.59 MHz ( period = 4.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.690 ns                ;
; 15.901 ns                               ; 202.76 MHz ( period = 4.932 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.678 ns                ;
; 15.946 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.633 ns                ;
; 15.983 ns                               ; 206.19 MHz ( period = 4.850 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 16.022 ns                               ; 207.86 MHz ( period = 4.811 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.565 ns                ;
; 16.038 ns                               ; 208.55 MHz ( period = 4.795 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.513 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.518 ns                ;
; 16.079 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.508 ns                ;
; 16.128 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.445 ns                ;
; 16.129 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.444 ns                ;
; 16.133 ns                               ; 212.77 MHz ( period = 4.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.440 ns                ;
; 16.155 ns                               ; 213.77 MHz ( period = 4.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.432 ns                ;
; 16.159 ns                               ; 213.95 MHz ( period = 4.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 4.409 ns                ;
; 16.166 ns                               ; 214.27 MHz ( period = 4.667 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.407 ns                ;
; 16.167 ns                               ; 214.32 MHz ( period = 4.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.406 ns                ;
; 16.171 ns                               ; 214.50 MHz ( period = 4.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.402 ns                ;
; 16.171 ns                               ; 214.50 MHz ( period = 4.662 ns )                    ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.398 ns                ;
; 16.171 ns                               ; 214.50 MHz ( period = 4.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.399 ns                ;
; 16.187 ns                               ; 215.24 MHz ( period = 4.646 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.559 ns                 ; 4.372 ns                ;
; 16.241 ns                               ; 217.77 MHz ( period = 4.592 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.346 ns                ;
; 16.246 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.341 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.312 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.273 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.559 ns                 ; 4.286 ns                ;
; 16.307 ns                               ; 220.95 MHz ( period = 4.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.272 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 4.337 ns                ;
; 16.319 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.676 ns                 ; 4.357 ns                ;
; 16.327 ns                               ; 221.93 MHz ( period = 4.506 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.260 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.653 ns                 ; 4.321 ns                ;
; 16.332 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 4.341 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.648 ns                 ; 4.311 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.668 ns                 ; 4.331 ns                ;
; 16.341 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.246 ns                ;
; 16.343 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.227 ns                ;
; 16.344 ns                               ; 222.77 MHz ( period = 4.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.226 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.643 ns                 ; 4.296 ns                ;
; 16.347 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.655 ns                 ; 4.296 ns                ;
; 16.359 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 4.316 ns                ;
; 16.359 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.559 ns                 ; 4.200 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.657 ns                 ; 4.291 ns                ;
; 16.366 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.677 ns                 ; 4.311 ns                ;
; 16.374 ns                               ; 224.27 MHz ( period = 4.459 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 4.194 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.654 ns                 ; 4.277 ns                ;
; 16.377 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 4.297 ns                ;
; 16.419 ns                               ; 226.55 MHz ( period = 4.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 4.149 ns                ;
; 16.421 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.152 ns                ;
; 16.422 ns                               ; 226.71 MHz ( period = 4.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.151 ns                ;
; 16.426 ns                               ; 226.91 MHz ( period = 4.407 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.147 ns                ;
; 16.429 ns                               ; 227.07 MHz ( period = 4.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.141 ns                ;
; 16.430 ns                               ; 227.12 MHz ( period = 4.403 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.140 ns                ;
; 16.440 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.129 ns                ;
; 16.443 ns                               ; 227.79 MHz ( period = 4.390 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.136 ns                ;
; 16.445 ns                               ; 227.89 MHz ( period = 4.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.559 ns                 ; 4.114 ns                ;
; 16.447 ns                               ; 228.00 MHz ( period = 4.386 ns )                    ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.122 ns                ;
; 16.454 ns                               ; 228.36 MHz ( period = 4.379 ns )                    ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.115 ns                ;
; 16.461 ns                               ; 228.73 MHz ( period = 4.372 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.126 ns                ;
; 16.472 ns                               ; 229.31 MHz ( period = 4.361 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.079 ns                ;
; 16.477 ns                               ; 229.57 MHz ( period = 4.356 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.074 ns                ;
; 16.479 ns                               ; 229.67 MHz ( period = 4.354 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.100 ns                ;
; 16.515 ns                               ; 231.59 MHz ( period = 4.318 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.055 ns                ;
; 16.516 ns                               ; 231.64 MHz ( period = 4.317 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM172                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 4.054 ns                ;
; 16.517 ns                               ; 231.70 MHz ( period = 4.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.070 ns                ;
; 16.524 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM156                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.551 ns                 ; 4.027 ns                ;
; 16.526 ns                               ; 232.18 MHz ( period = 4.307 ns )                    ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.043 ns                ;
; 16.531 ns                               ; 232.45 MHz ( period = 4.302 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.559 ns                 ; 4.028 ns                ;
; 16.533 ns                               ; 232.56 MHz ( period = 4.300 ns )                    ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.036 ns                ;
; 16.540 ns                               ; 232.94 MHz ( period = 4.293 ns )                    ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.029 ns                ;
; 16.560 ns                               ; 234.03 MHz ( period = 4.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM150                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.019 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; 16.593 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM152                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 4.066 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                             ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 31.352 ns                               ; 53.54 MHz ( period = 18.676 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 8.058 ns                ;
; 31.600 ns                               ; 55.01 MHz ( period = 18.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 7.807 ns                ;
; 31.958 ns                               ; 57.26 MHz ( period = 17.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 7.451 ns                ;
; 32.127 ns                               ; 58.39 MHz ( period = 17.126 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.439 ns                 ; 7.312 ns                ;
; 32.238 ns                               ; 59.16 MHz ( period = 16.904 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.475 ns                 ; 7.237 ns                ;
; 32.332 ns                               ; 59.82 MHz ( period = 16.716 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 7.079 ns                ;
; 32.366 ns                               ; 60.07 MHz ( period = 16.648 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 7.057 ns                ;
; 32.497 ns                               ; 61.03 MHz ( period = 16.386 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.914 ns                ;
; 32.508 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 6.902 ns                ;
; 32.508 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 6.902 ns                ;
; 32.508 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 6.902 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.510 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.899 ns                ;
; 32.537 ns                               ; 61.33 MHz ( period = 16.306 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.871 ns                ;
; 32.696 ns                               ; 62.55 MHz ( period = 15.988 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.720 ns                ;
; 32.713 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.694 ns                ;
; 32.713 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.694 ns                ;
; 32.713 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.694 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.691 ns                ;
; 32.739 ns                               ; 62.89 MHz ( period = 15.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 6.690 ns                ;
; 32.745 ns                               ; 62.93 MHz ( period = 15.890 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.663 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.655 ns                ;
; 32.860 ns                               ; 63.86 MHz ( period = 15.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.418 ns                 ; 6.558 ns                ;
; 32.872 ns                               ; 63.95 MHz ( period = 15.636 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.415 ns                 ; 6.543 ns                ;
; 32.872 ns                               ; 63.95 MHz ( period = 15.636 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.415 ns                 ; 6.543 ns                ;
; 32.872 ns                               ; 63.95 MHz ( period = 15.636 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.415 ns                 ; 6.543 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.874 ns                               ; 63.97 MHz ( period = 15.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.414 ns                 ; 6.540 ns                ;
; 32.884 ns                               ; 64.05 MHz ( period = 15.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.527 ns                ;
; 32.915 ns                               ; 64.31 MHz ( period = 15.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.428 ns                 ; 6.513 ns                ;
; 32.915 ns                               ; 64.31 MHz ( period = 15.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.428 ns                 ; 6.513 ns                ;
; 32.915 ns                               ; 64.31 MHz ( period = 15.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.428 ns                 ; 6.513 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.427 ns                 ; 6.510 ns                ;
; 32.992 ns                               ; 64.95 MHz ( period = 15.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.456 ns                 ; 6.464 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.001 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.405 ns                 ; 6.404 ns                ;
; 33.036 ns                               ; 65.33 MHz ( period = 15.308 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.417 ns                 ; 6.381 ns                ;
; 33.036 ns                               ; 65.33 MHz ( period = 15.308 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.417 ns                 ; 6.381 ns                ;
; 33.036 ns                               ; 65.33 MHz ( period = 15.308 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.417 ns                 ; 6.381 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.038 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.378 ns                ;
; 33.044 ns                               ; 65.39 MHz ( period = 15.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 6.393 ns                ;
; 33.089 ns                               ; 65.78 MHz ( period = 15.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 6.319 ns                ;
; 33.093 ns                               ; 65.82 MHz ( period = 15.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.316 ns                ;
; 33.093 ns                               ; 65.82 MHz ( period = 15.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.316 ns                ;
; 33.093 ns                               ; 65.82 MHz ( period = 15.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 6.316 ns                ;
; 33.103 ns                               ; 65.90 MHz ( period = 15.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 6.307 ns                ;
; 33.182 ns                               ; 66.60 MHz ( period = 15.016 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 6.239 ns                ;
; 33.215 ns                               ; 66.89 MHz ( period = 14.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 6.198 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.436 ns                 ; 6.216 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.436 ns                 ; 6.216 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.436 ns                 ; 6.216 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.222 ns                               ; 66.95 MHz ( period = 14.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.435 ns                 ; 6.213 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 6.168 ns                ;
; 33.272 ns                               ; 67.40 MHz ( period = 14.836 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.440 ns                 ; 6.168 ns                ;
; 33.291 ns                               ; 67.58 MHz ( period = 14.798 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 6.138 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.304 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 6.103 ns                ;
; 33.341 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.065 ns                ;
; 33.341 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.065 ns                ;
; 33.341 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.406 ns                 ; 6.065 ns                ;
; 33.391 ns                               ; 68.50 MHz ( period = 14.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.412 ns                 ; 6.021 ns                ;
; 33.391 ns                               ; 68.50 MHz ( period = 14.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.412 ns                 ; 6.021 ns                ;
; 33.391 ns                               ; 68.50 MHz ( period = 14.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.412 ns                 ; 6.021 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.411 ns                 ; 6.018 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.542 ns                 ; 6.149 ns                ;
; 33.411 ns                               ; 68.69 MHz ( period = 14.558 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.538 ns                 ; 6.127 ns                ;
; 33.412 ns                               ; 68.70 MHz ( period = 14.556 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.418 ns                 ; 6.006 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.473 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.964 ns                ;
; 33.477 ns                               ; 69.32 MHz ( period = 14.426 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.412 ns                 ; 5.935 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.458 ns                 ; 5.958 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[0]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[4]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[7]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[6]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[5]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[3]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[2]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[1]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.416 ns                 ; 5.915 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.424 ns                 ; 5.913 ns                ;
; 33.569 ns                               ; 70.21 MHz ( period = 14.242 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.541 ns                 ; 5.972 ns                ;
; 33.596 ns                               ; 70.48 MHz ( period = 14.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.437 ns                 ; 5.841 ns                ;
; 33.644 ns                               ; 70.96 MHz ( period = 14.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 5.764 ns                ;
; 33.644 ns                               ; 70.96 MHz ( period = 14.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 5.764 ns                ;
; 33.644 ns                               ; 70.96 MHz ( period = 14.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.408 ns                 ; 5.764 ns                ;
; 33.666 ns                               ; 71.18 MHz ( period = 14.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM.00100                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.410 ns                 ; 5.744 ns                ;
; 33.682 ns                               ; 71.35 MHz ( period = 14.016 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 5.727 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[0]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[4]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[7]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[6]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[5]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[3]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[2]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[1]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.707 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; have_sync                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.413 ns                 ; 5.646 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.767 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.654 ns                ;
; 33.813 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.438 ns                 ; 5.625 ns                ;
; 33.813 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.438 ns                 ; 5.625 ns                ;
; 33.813 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.438 ns                 ; 5.625 ns                ;
; 33.820 ns                               ; 72.78 MHz ( period = 13.740 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.541 ns                 ; 5.721 ns                ;
; 33.841 ns                               ; 73.00 MHz ( period = 13.698 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.417 ns                 ; 5.576 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[0]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[4]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[7]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[6]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[5]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[3]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[2]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.865 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[1]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.421 ns                 ; 5.556 ns                ;
; 33.883 ns                               ; 73.45 MHz ( period = 13.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM.00000                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.431 ns                 ; 5.548 ns                ;
; 33.884 ns                               ; 73.46 MHz ( period = 13.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.430 ns                 ; 5.546 ns                ;
; 33.904 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.542 ns                 ; 5.638 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[0]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[4]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[7]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[6]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[5]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[3]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[2]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.908 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[1]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.434 ns                 ; 5.526 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00100                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.407 ns                 ; 5.493 ns                ;
; 33.966 ns                               ; 74.36 MHz ( period = 13.448 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 6.472 ns                ;
; 33.983 ns                               ; 74.55 MHz ( period = 13.414 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 6.455 ns                ;
; 34.005 ns                               ; 74.79 MHz ( period = 13.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00001                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.419 ns                 ; 5.414 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[0]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[4]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[7]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[6]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[5]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[3]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[2]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[1]                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.423 ns                 ; 5.394 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.430 ns                 ; 5.371 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.430 ns                 ; 5.371 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.430 ns                 ; 5.371 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.429 ns                 ; 5.368 ns                ;
; 34.098 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM.00100                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.409 ns                 ; 5.311 ns                ;
; 34.104 ns                               ; 75.92 MHz ( period = 13.172 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 6.334 ns                ;
; 34.107 ns                               ; 75.95 MHz ( period = 13.166 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[1]                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.422 ns                 ; 5.315 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.714 ns                               ; 140.47 MHz ( period = 7.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.139 ns                ;
; 13.759 ns                               ; 141.36 MHz ( period = 7.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.094 ns                ;
; 13.772 ns                               ; 141.62 MHz ( period = 7.061 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.081 ns                ;
; 13.794 ns                               ; 142.07 MHz ( period = 7.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.059 ns                ;
; 13.817 ns                               ; 142.53 MHz ( period = 7.016 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.036 ns                ;
; 13.839 ns                               ; 142.98 MHz ( period = 6.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 7.014 ns                ;
; 13.900 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.953 ns                ;
; 13.949 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.904 ns                ;
; 13.958 ns                               ; 145.45 MHz ( period = 6.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.895 ns                ;
; 13.980 ns                               ; 145.92 MHz ( period = 6.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.873 ns                ;
; 13.994 ns                               ; 146.22 MHz ( period = 6.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.859 ns                ;
; 14.022 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.831 ns                ;
; 14.060 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.793 ns                ;
; 14.080 ns                               ; 148.08 MHz ( period = 6.753 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.773 ns                ;
; 14.096 ns                               ; 148.43 MHz ( period = 6.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.757 ns                ;
; 14.102 ns                               ; 148.57 MHz ( period = 6.731 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.751 ns                ;
; 14.118 ns                               ; 148.92 MHz ( period = 6.715 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.735 ns                ;
; 14.135 ns                               ; 149.30 MHz ( period = 6.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.718 ns                ;
; 14.140 ns                               ; 149.41 MHz ( period = 6.693 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.713 ns                ;
; 14.144 ns                               ; 149.50 MHz ( period = 6.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.709 ns                ;
; 14.154 ns                               ; 149.72 MHz ( period = 6.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.699 ns                ;
; 14.176 ns                               ; 150.22 MHz ( period = 6.657 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.677 ns                ;
; 14.190 ns                               ; 150.53 MHz ( period = 6.643 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.663 ns                ;
; 14.202 ns                               ; 150.81 MHz ( period = 6.631 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.651 ns                ;
; 14.224 ns                               ; 151.31 MHz ( period = 6.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.629 ns                ;
; 14.235 ns                               ; 151.56 MHz ( period = 6.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.618 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.616 ns                ;
; 14.257 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.596 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.571 ns                ;
; 14.295 ns                               ; 152.95 MHz ( period = 6.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.558 ns                ;
; 14.331 ns                               ; 153.80 MHz ( period = 6.502 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.522 ns                ;
; 14.345 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.508 ns                ;
; 14.376 ns                               ; 154.87 MHz ( period = 6.457 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.477 ns                ;
; 14.379 ns                               ; 154.94 MHz ( period = 6.454 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.474 ns                ;
; 14.390 ns                               ; 155.21 MHz ( period = 6.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.463 ns                ;
; 14.407 ns                               ; 155.62 MHz ( period = 6.426 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.786 ns                ;
; 14.423 ns                               ; 156.01 MHz ( period = 6.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.430 ns                ;
; 14.465 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.728 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.706 ns                ;
; 14.498 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.355 ns                ;
; 14.531 ns                               ; 158.68 MHz ( period = 6.302 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.322 ns                ;
; 14.536 ns                               ; 158.81 MHz ( period = 6.297 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.317 ns                ;
; 14.545 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.308 ns                ;
; 14.572 ns                               ; 159.72 MHz ( period = 6.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.281 ns                ;
; 14.583 ns                               ; 160.00 MHz ( period = 6.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.270 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.234 ns                ;
; 14.620 ns                               ; 160.95 MHz ( period = 6.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.233 ns                ;
; 14.642 ns                               ; 161.52 MHz ( period = 6.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.551 ns                ;
; 14.653 ns                               ; 161.81 MHz ( period = 6.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.200 ns                ;
; 14.667 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.186 ns                ;
; 14.691 ns                               ; 162.81 MHz ( period = 6.142 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.162 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.126 ns                ;
; 14.733 ns                               ; 163.93 MHz ( period = 6.100 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.458 ns                ;
; 14.765 ns                               ; 164.80 MHz ( period = 6.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.426 ns                ;
; 14.775 ns                               ; 165.07 MHz ( period = 6.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 6.078 ns                ;
; 14.791 ns                               ; 165.51 MHz ( period = 6.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.400 ns                ;
; 14.823 ns                               ; 166.39 MHz ( period = 6.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.368 ns                ;
; 14.883 ns                               ; 168.07 MHz ( period = 5.950 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.310 ns                ;
; 14.924 ns                               ; 169.23 MHz ( period = 5.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.267 ns                ;
; 14.930 ns                               ; 169.41 MHz ( period = 5.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.263 ns                ;
; 14.968 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.223 ns                ;
; 14.968 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.223 ns                ;
; 14.982 ns                               ; 170.91 MHz ( period = 5.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.209 ns                ;
; 15.000 ns                               ; 171.44 MHz ( period = 5.833 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.191 ns                ;
; 15.000 ns                               ; 171.44 MHz ( period = 5.833 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.191 ns                ;
; 15.038 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.193 ns                 ; 6.155 ns                ;
; 15.104 ns                               ; 174.55 MHz ( period = 5.729 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.087 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.748 ns                ;
; 15.159 ns                               ; 176.24 MHz ( period = 5.674 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.032 ns                ;
; 15.159 ns                               ; 176.24 MHz ( period = 5.674 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.032 ns                ;
; 15.162 ns                               ; 176.34 MHz ( period = 5.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 6.029 ns                ;
; 15.163 ns                               ; 176.37 MHz ( period = 5.670 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.690 ns                ;
; 15.185 ns                               ; 177.05 MHz ( period = 5.648 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.668 ns                ;
; 15.209 ns                               ; 177.81 MHz ( period = 5.624 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.982 ns                ;
; 15.241 ns                               ; 178.83 MHz ( period = 5.592 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.950 ns                ;
; 15.339 ns                               ; 182.02 MHz ( period = 5.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.852 ns                ;
; 15.339 ns                               ; 182.02 MHz ( period = 5.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.852 ns                ;
; 15.340 ns                               ; 182.05 MHz ( period = 5.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.513 ns                ;
; 15.400 ns                               ; 184.06 MHz ( period = 5.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.791 ns                ;
; 15.409 ns                               ; 184.37 MHz ( period = 5.424 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.782 ns                ;
; 15.441 ns                               ; 185.46 MHz ( period = 5.392 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.750 ns                ;
; 15.516 ns                               ; 188.08 MHz ( period = 5.317 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.675 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.643 ns                ;
; 15.580 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.611 ns                ;
; 15.581 ns                               ; 190.40 MHz ( period = 5.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.272 ns                ;
; 15.600 ns                               ; 191.09 MHz ( period = 5.233 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.591 ns                ;
; 15.601 ns                               ; 191.13 MHz ( period = 5.232 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 5.251 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.225 ns                ;
; 15.707 ns                               ; 195.08 MHz ( period = 5.126 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.484 ns                ;
; 15.736 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.853 ns                 ; 5.117 ns                ;
; 15.780 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.411 ns                ;
; 15.887 ns                               ; 202.18 MHz ( period = 4.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.304 ns                ;
; 15.894 ns                               ; 202.47 MHz ( period = 4.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.673 ns                ;
; 16.004 ns                               ; 207.08 MHz ( period = 4.829 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.228 ns                 ; 4.224 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.808 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 5.042 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.703 ns                ;
; 16.152 ns                               ; 213.63 MHz ( period = 4.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.700 ns                ;
; 16.207 ns                               ; 216.17 MHz ( period = 4.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.984 ns                ;
; 16.208 ns                               ; 216.22 MHz ( period = 4.625 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.644 ns                ;
; 16.384 ns                               ; 224.77 MHz ( period = 4.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.807 ns                ;
; 16.384 ns                               ; 224.77 MHz ( period = 4.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.807 ns                ;
; 16.384 ns                               ; 224.77 MHz ( period = 4.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.468 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.510 ns                               ; 231.32 MHz ( period = 4.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.721 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.548 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.683 ns                ;
; 16.625 ns                               ; 237.64 MHz ( period = 4.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.566 ns                ;
; 16.625 ns                               ; 237.64 MHz ( period = 4.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.852 ns                 ; 4.227 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.599 ns                ;
; 16.802 ns                               ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.767 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.366 ns                ;
; 16.880 ns                               ; 252.97 MHz ( period = 3.953 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.349 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.885 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.346 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.895 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.676 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.304 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.301 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.191 ns                 ; 4.259 ns                ;
; 16.999 ns                               ; 260.82 MHz ( period = 3.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.570 ns                ;
; 17.012 ns                               ; 261.71 MHz ( period = 3.821 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.217 ns                ;
; 17.057 ns                               ; 264.83 MHz ( period = 3.776 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.172 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.163 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 3.160 ns                ;
; 17.191 ns                               ; 274.57 MHz ( period = 3.642 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.378 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.945 ns                 ; 2.750 ns                ;
; 17.198 ns                               ; 275.10 MHz ( period = 3.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 3.031 ns                ;
; 17.226 ns                               ; 277.24 MHz ( period = 3.607 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.343 ns                ;
; 17.250 ns                               ; 279.10 MHz ( period = 3.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.319 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.967 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.964 ns                ;
; 17.320 ns                               ; 284.66 MHz ( period = 3.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.909 ns                ;
; 17.358 ns                               ; 287.77 MHz ( period = 3.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.871 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.361 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.231 ns                 ; 2.870 ns                ;
; 17.368 ns                               ; 288.60 MHz ( period = 3.465 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.202 ns                ;
; 17.376 ns                               ; 289.27 MHz ( period = 3.457 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.193 ns                ;
; 17.394 ns                               ; 290.78 MHz ( period = 3.439 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.835 ns                ;
; 17.406 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.164 ns                ;
; 17.442 ns                               ; 294.90 MHz ( period = 3.391 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.787 ns                ;
; 17.470 ns                               ; 297.35 MHz ( period = 3.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.099 ns                ;
; 17.490 ns                               ; 299.13 MHz ( period = 3.343 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.080 ns                ;
; 17.515 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.054 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.913 ns                ;
; 17.705 ns                               ; 319.69 MHz ( period = 3.128 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.864 ns                ;
; 17.743 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.827 ns                ;
; 17.753 ns                               ; 324.68 MHz ( period = 3.080 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.157 ns                ;
; 17.788 ns                               ; 328.41 MHz ( period = 3.045 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.782 ns                ;
; 17.792 ns                               ; 328.84 MHz ( period = 3.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.437 ns                ;
; 17.852 ns                               ; 335.46 MHz ( period = 2.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.717 ns                ;
; 17.894 ns                               ; 340.25 MHz ( period = 2.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.675 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.641 ns                ;
; 17.985 ns                               ; 351.12 MHz ( period = 2.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.584 ns                ;
; 18.066 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.229 ns                 ; 2.163 ns                ;
; 18.123 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.446 ns                ;
; 18.125 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.445 ns                ;
; 18.151 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.416 ns                ;
; 18.183 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.384 ns                ;
; 18.219 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.350 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.482 ns ; 229.83 MHz ( period = 4.351 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.087 ns                ;
; 16.482 ns ; 229.83 MHz ( period = 4.351 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.087 ns                ;
; 16.482 ns ; 229.83 MHz ( period = 4.351 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.087 ns                ;
; 16.482 ns ; 229.83 MHz ( period = 4.351 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.087 ns                ;
; 16.482 ns ; 229.83 MHz ( period = 4.351 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.087 ns                ;
; 16.534 ns ; 232.61 MHz ( period = 4.299 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.035 ns                ;
; 16.534 ns ; 232.61 MHz ( period = 4.299 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.035 ns                ;
; 16.534 ns ; 232.61 MHz ( period = 4.299 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.035 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 16.893 ns ; 253.81 MHz ( period = 3.940 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.676 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.475 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.475 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.475 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.475 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.475 ns                ;
; 17.146 ns ; 271.22 MHz ( period = 3.687 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.423 ns                ;
; 17.146 ns ; 271.22 MHz ( period = 3.687 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.423 ns                ;
; 17.146 ns ; 271.22 MHz ( period = 3.687 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.423 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 17.505 ns ; 300.48 MHz ( period = 3.328 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.064 ns                ;
; 19.663 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.906 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; debounce:de_dash|pb_history[3]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.739 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.748 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.751 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.757 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.763 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.786 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.796 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 0.796 ns                                ; state_FX[2]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 0.891 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.905 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.907 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.907 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.908 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.915 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.926 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 1.037 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.096 ns                 ;
; 1.048 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.107 ns                 ;
; 1.048 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.107 ns                 ;
; 1.060 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.060 ns                 ;
; 1.077 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.077 ns                 ;
; 1.088 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.088 ns                 ;
; 1.140 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[5]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.140 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.175 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_dot|pb_history[3]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.208 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.221 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.224 ns                                ; state_FX[0]                                                                                                                     ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.226 ns                 ;
; 1.228 ns                                ; RX_wait[1]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.232 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.232 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.237 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; state_FX[3]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.250 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.254 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.297 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.299 ns                 ;
; 1.329 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.331 ns                 ;
; 1.370 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.477 ns                 ;
; 1.370 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.477 ns                 ;
; 1.379 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.486 ns                 ;
; 1.379 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.486 ns                 ;
; 1.391 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.498 ns                 ;
; 1.391 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.498 ns                 ;
; 1.393 ns                                ; state_FX[0]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.395 ns                 ;
; 1.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.510 ns                 ;
; 1.407 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.514 ns                 ;
; 1.409 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.068 ns                   ; 1.477 ns                 ;
; 1.409 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.107 ns                   ; 1.516 ns                 ;
; 1.416 ns                                ; state_FX[0]                                                                                                                     ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.437 ns                 ;
; 1.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.415 ns                 ;
; 1.426 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.485 ns                 ;
; 1.430 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.432 ns                 ;
; 1.430 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.489 ns                 ;
; 1.433 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.492 ns                 ;
; 1.434 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.440 ns                 ;
; 1.434 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.493 ns                 ;
; 1.437 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.443 ns                 ;
; 1.437 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.443 ns                 ;
; 1.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.444 ns                 ;
; 1.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.442 ns                 ;
; 1.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.500 ns                 ;
; 1.443 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.502 ns                 ;
; 1.443 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.068 ns                   ; 1.511 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.068 ns                   ; 1.512 ns                 ;
; 1.452 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.075 ns                   ; 1.527 ns                 ;
; 1.454 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.513 ns                 ;
; 1.462 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.081 ns                   ; 1.543 ns                 ;
; 1.463 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.068 ns                   ; 1.531 ns                 ;
; 1.464 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.068 ns                   ; 1.532 ns                 ;
; 1.464 ns                                ; state_FX[2]                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.485 ns                 ;
; 1.465 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[12]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.007 ns                   ; 1.472 ns                 ;
; 1.465 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.081 ns                   ; 1.546 ns                 ;
; 1.470 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.018 ns                   ; 1.488 ns                 ;
; 1.470 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.075 ns                   ; 1.545 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[0]                                                                                                                     ; CCcount[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.754 ns                                ; Rx_control_3[7]                                                                                                                ; frequency[15]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.547 ns                   ; 6.301 ns                 ;
; 0.809 ns                                ; Rx_control_1[2]                                                                                                                ; frequency[26]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.545 ns                   ; 6.354 ns                 ;
; 0.845 ns                                ; Rx_control_2[2]                                                                                                                ; frequency[18]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.558 ns                   ; 6.403 ns                 ;
; 0.850 ns                                ; Rx_control_2[3]                                                                                                                ; frequency[19]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.558 ns                   ; 6.408 ns                 ;
; 0.851 ns                                ; Rx_control_1[6]                                                                                                                ; frequency[30]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.572 ns                   ; 6.423 ns                 ;
; 0.869 ns                                ; Rx_control_2[0]                                                                                                                ; frequency[16]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.557 ns                   ; 6.426 ns                 ;
; 0.876 ns                                ; Rx_control_4[1]                                                                                                                ; frequency[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.584 ns                   ; 6.460 ns                 ;
; 0.886 ns                                ; Rx_control_2[5]                                                                                                                ; frequency[21]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.547 ns                   ; 6.433 ns                 ;
; 0.902 ns                                ; Rx_control_2[7]                                                                                                                ; frequency[23]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.549 ns                   ; 6.451 ns                 ;
; 0.908 ns                                ; Tx_q[9]                                                                                                                        ; Tx_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.910 ns                                ; Tx_q[12]                                                                                                                       ; Tx_data[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.911 ns                                ; Rx_control_4[6]                                                                                                                ; frequency[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.541 ns                   ; 6.452 ns                 ;
; 0.912 ns                                ; Rx_control_3[4]                                                                                                                ; frequency[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.551 ns                   ; 6.463 ns                 ;
; 0.912 ns                                ; Tx_q[15]                                                                                                                       ; Tx_data[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.915 ns                                ; Tx_q[10]                                                                                                                       ; Tx_data[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.916 ns                                ; Tx_q[8]                                                                                                                        ; Tx_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.924 ns                                ; Rx_control_4[7]                                                                                                                ; frequency[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.551 ns                   ; 6.475 ns                 ;
; 0.931 ns                                ; Rx_control_1[0]                                                                                                                ; frequency[24]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.545 ns                   ; 6.476 ns                 ;
; 0.947 ns                                ; Rx_control_2[6]                                                                                                                ; frequency[22]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.548 ns                   ; 6.495 ns                 ;
; 0.963 ns                                ; Rx_control_1[1]                                                                                                                ; frequency[25]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.544 ns                   ; 6.507 ns                 ;
; 0.964 ns                                ; Rx_control_3[6]                                                                                                                ; frequency[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.547 ns                   ; 6.511 ns                 ;
; 0.969 ns                                ; Rx_control_1[3]                                                                                                                ; frequency[27]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.545 ns                   ; 6.514 ns                 ;
; 0.978 ns                                ; Rx_control_4[0]                                                                                                                ; frequency[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.584 ns                   ; 6.562 ns                 ;
; 1.005 ns                                ; Rx_control_2[4]                                                                                                                ; frequency[20]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.549 ns                   ; 6.554 ns                 ;
; 1.007 ns                                ; Rx_control_3[2]                                                                                                                ; frequency[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.549 ns                   ; 6.556 ns                 ;
; 1.010 ns                                ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                        ; I2SAudioOut:I2SAO|data[5]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.011 ns                 ;
; 1.019 ns                                ; Rx_control_4[5]                                                                                                                ; frequency[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.541 ns                   ; 6.560 ns                 ;
; 1.020 ns                                ; Rx_control_1[5]                                                                                                                ; frequency[29]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.572 ns                   ; 6.592 ns                 ;
; 1.038 ns                                ; Rx_control_4[3]                                                                                                                ; frequency[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.566 ns                   ; 6.604 ns                 ;
; 1.040 ns                                ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                       ; I2SAudioOut:I2SAO|data[11]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.042 ns                 ;
; 1.045 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[6]                                                                                       ; I2SAudioOut:I2SIQO|data[6]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.051 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[7]                                                                                       ; I2SAudioOut:I2SIQO|data[7]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.052 ns                 ;
; 1.051 ns                                ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                       ; I2SAudioOut:I2SAO|data[10]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.052 ns                 ;
; 1.053 ns                                ; I2SAudioOut:I2SAO|local_right_sample[2]                                                                                        ; I2SAudioOut:I2SAO|data[2]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.054 ns                 ;
; 1.053 ns                                ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                       ; I2SAudioOut:I2SAO|data[12]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.054 ns                                ; Rx_control_3[0]                                                                                                                ; frequency[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.547 ns                   ; 6.601 ns                 ;
; 1.060 ns                                ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                        ; I2SAudioOut:I2SAO|data[6]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.061 ns                 ;
; 1.081 ns                                ; Rx_control_3[5]                                                                                                                ; frequency[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.511 ns                   ; 6.592 ns                 ;
; 1.124 ns                                ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.616 ns                   ; 4.740 ns                 ;
; 1.128 ns                                ; Rx_control_4[4]                                                                                                                ; frequency[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.542 ns                   ; 6.670 ns                 ;
; 1.132 ns                                ; Rx_control_1[7]                                                                                                                ; frequency[31]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.570 ns                   ; 6.702 ns                 ;
; 1.139 ns                                ; Rx_control_1[4]                                                                                                                ; frequency[28]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.571 ns                   ; 6.710 ns                 ;
; 1.140 ns                                ; TX_state[3]                                                                                                                    ; TX_state[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.142 ns                 ;
; 1.141 ns                                ; Rx_control_3[1]                                                                                                                ; frequency[9]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.547 ns                   ; 6.688 ns                 ;
; 1.142 ns                                ; I2SAudioOut:I2SAO|local_right_sample[13]                                                                                       ; I2SAudioOut:I2SAO|data[13]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.143 ns                 ;
; 1.158 ns                                ; ad_count[13]                                                                                                                   ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.164 ns                                ; ad_count[4]                                                                                                                    ; ad_count[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[6]                                                                                                                    ; ad_count[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[8]                                                                                                                    ; ad_count[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; ad_count[1]                                                                                                                    ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; ad_count[14]                                                                                                                   ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Rx_control_3[3]                                                                                                                ; frequency[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.552 ns                   ; 6.720 ns                 ;
; 1.168 ns                                ; Tx_q[6]                                                                                                                        ; Tx_data[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[15]                                                                                                                   ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[22]                                                                                                                   ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; ad_count[10]                                                                                                                   ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[11]                                                                                                                   ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[12]                                                                                                                   ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[17]                                                                                                                   ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[20]                                                                                                                   ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[24]                                                                                                                   ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_q[6]                                                                                                                        ; Tx_q[7]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Tx_q[1]                                                                                                                        ; Tx_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Tx_q[1]                                                                                                                        ; Tx_q[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.181 ns                                ; Tx_data[4]                                                                                                                     ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.556 ns                   ; 1.737 ns                 ;
; 1.186 ns                                ; Tx_q[10]                                                                                                                       ; Tx_q[11]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_q[8]                                                                                                                        ; Tx_q[9]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.194 ns                                ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.616 ns                   ; 4.810 ns                 ;
; 1.201 ns                                ; CCcount[5]                                                                                                                     ; CCcount[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.210 ns                                ; CCstate.10                                                                                                                     ; CCcount[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.213 ns                                ; Rx_control_2[1]                                                                                                                ; frequency[17]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.555 ns                   ; 6.768 ns                 ;
; 1.213 ns                                ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                        ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; Tx_q[14]                                                                                                                       ; Tx_q[15]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_q[11]                                                                                                                       ; Tx_q[12]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_q[14]                                                                                                                       ; Tx_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_q[11]                                                                                                                       ; Tx_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[11]                                                                                      ; I2SAudioOut:I2SIQO|data[11]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; I2SAudioOut:I2SAO|local_right_sample[9]                                                                                        ; I2SAudioOut:I2SAO|data[9]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; ad_count[5]                                                                                                                    ; ad_count[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[7]                                                                                                                    ; ad_count[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[16]                                                                                                                   ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; ad_count[2]                                                                                                                    ; ad_count[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[3]                                                                                                                    ; ad_count[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[9]                                                                                                                    ; ad_count[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[18]                                                                                                                   ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[19]                                                                                                                   ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.221 ns                                ; ad_count[0]                                                                                                                    ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Tx_q[5]                                                                                                                        ; Tx_q[6]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Tx_q[5]                                                                                                                        ; Tx_data[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; ad_count[21]                                                                                                                   ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; Tx_q[2]                                                                                                                        ; Tx_q[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.222 ns                                ; ad_count[23]                                                                                                                   ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.224 ns                                ; Tx_q[2]                                                                                                                        ; Tx_data[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.226 ns                                ; TX_state[0]                                                                                                                    ; TX_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.231 ns                                ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.991 ns                   ; 2.222 ns                 ;
; 1.234 ns                                ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; Tx_q[9]                                                                                                                        ; Tx_q[10]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; CCcount[4]                                                                                                                     ; CCcount[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; register[5]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.995 ns                   ; 2.237 ns                 ;
; 1.249 ns                                ; q[3]                                                                                                                           ; q[4]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.952 ns                   ; 2.201 ns                 ;
; 1.251 ns                                ; CCstate.10                                                                                                                     ; CCcount[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; CCstate.10                                                                                                                     ; CCcount[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.258 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.259 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.018 ns                   ; 2.277 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                                                                   ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.265 ns                                ; TX_state[3]                                                                                                                    ; TX_state[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.268 ns                                ; CCstate.10                                                                                                                     ; CCcount[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.268 ns                 ;
; 1.268 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.044 ns                   ; 2.312 ns                 ;
; 1.269 ns                                ; CCstate.10                                                                                                                     ; CCcount[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.269 ns                 ;
; 1.307 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.015 ns                   ; 2.322 ns                 ;
; 1.309 ns                                ; loop_counter[2]                                                                                                                ; loop_counter[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.243 ns                 ;
; 1.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.998 ns                   ; 2.313 ns                 ;
; 1.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.995 ns                   ; 2.310 ns                 ;
; 1.323 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[2]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.928 ns                   ; 2.251 ns                 ;
; 1.324 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.916 ns                   ; 2.240 ns                 ;
; 1.326 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.070 ns                   ; 4.396 ns                 ;
; 1.328 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.070 ns                   ; 4.398 ns                 ;
; 1.330 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.994 ns                   ; 2.324 ns                 ;
; 1.334 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.336 ns                 ;
; 1.335 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.269 ns                 ;
; 1.335 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.998 ns                   ; 2.333 ns                 ;
; 1.336 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.338 ns                 ;
; 1.336 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[2]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.919 ns                   ; 2.255 ns                 ;
; 1.340 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.996 ns                   ; 2.336 ns                 ;
; 1.342 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.995 ns                   ; 2.337 ns                 ;
; 1.346 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.919 ns                   ; 2.265 ns                 ;
; 1.347 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.037 ns                   ; 2.384 ns                 ;
; 1.348 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.044 ns                   ; 2.392 ns                 ;
; 1.351 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.986 ns                   ; 2.337 ns                 ;
; 1.352 ns                                ; loop_counter[3]                                                                                                                ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.286 ns                 ;
; 1.355 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.061 ns                   ; 4.416 ns                 ;
; 1.356 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.018 ns                   ; 2.374 ns                 ;
; 1.360 ns                                ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.027 ns                   ; 2.387 ns                 ;
; 1.360 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.997 ns                   ; 2.357 ns                 ;
; 1.366 ns                                ; ad_count[12]                                                                                                                   ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.393 ns                   ; 1.759 ns                 ;
; 1.366 ns                                ; q[8]                                                                                                                           ; q[9]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.300 ns                 ;
; 1.367 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.916 ns                   ; 2.283 ns                 ;
; 1.369 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.915 ns                   ; 2.284 ns                 ;
; 1.371 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.916 ns                   ; 2.287 ns                 ;
; 1.373 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.017 ns                   ; 2.390 ns                 ;
; 1.373 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.915 ns                   ; 2.288 ns                 ;
; 1.376 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.988 ns                   ; 2.364 ns                 ;
; 1.377 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[13]                                                                                      ; I2SAudioOut:I2SIQO|data[13]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.381 ns                 ;
; 1.377 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[7]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.914 ns                   ; 2.291 ns                 ;
; 1.377 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.311 ns                 ;
; 1.380 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.998 ns                   ; 2.378 ns                 ;
; 1.380 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.967 ns                   ; 2.347 ns                 ;
; 1.380 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.907 ns                   ; 2.287 ns                 ;
; 1.381 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                               ; sync_Rx_used[11]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.315 ns                 ;
; 1.381 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.999 ns                   ; 2.380 ns                 ;
; 1.382 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.026 ns                   ; 2.408 ns                 ;
; 1.382 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.967 ns                   ; 2.349 ns                 ;
; 1.383 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.070 ns                   ; 4.453 ns                 ;
; 1.383 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.026 ns                   ; 2.409 ns                 ;
; 1.384 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.965 ns                   ; 2.349 ns                 ;
; 1.384 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.981 ns                   ; 2.365 ns                 ;
; 1.385 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.037 ns                   ; 2.422 ns                 ;
; 1.387 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.912 ns                   ; 2.299 ns                 ;
; 1.388 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[10]                                                                                      ; I2SAudioOut:I2SIQO|data[10]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.389 ns                 ;
; 1.388 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.322 ns                 ;
; 1.395 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.033 ns                   ; 2.428 ns                 ;
; 1.396 ns                                ; register[2]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.052 ns                   ; 2.448 ns                 ;
; 1.397 ns                                ; TX_state[4]                                                                                                                    ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.399 ns                 ;
; 1.397 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.028 ns                   ; 2.425 ns                 ;
; 1.398 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.934 ns                   ; 2.332 ns                 ;
; 1.399 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.948 ns                   ; 2.347 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 0.755 ns                 ;
; 0.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.975 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.977 ns                 ;
; 1.183 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.252 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.262 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.264 ns                 ;
; 1.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.337 ns                  ; 1.056 ns                 ;
; 1.662 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.664 ns                 ;
; 1.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.669 ns                 ;
; 1.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.727 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.729 ns                 ;
; 1.728 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.773 ns                 ;
; 1.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.777 ns                 ;
; 1.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.815 ns                 ;
; 1.814 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.837 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.839 ns                 ;
; 1.839 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 1.521 ns                 ;
; 1.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.913 ns                 ;
; 1.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.915 ns                 ;
; 1.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.947 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.949 ns                 ;
; 1.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.609 ns                 ;
; 1.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.609 ns                 ;
; 1.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.609 ns                 ;
; 1.988 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.612 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.613 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.613 ns                 ;
; 2.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.002 ns                 ;
; 2.004 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.006 ns                 ;
; 2.012 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.015 ns                 ;
; 2.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.035 ns                 ;
; 2.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.045 ns                 ;
; 2.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.087 ns                 ;
; 2.119 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.121 ns                 ;
; 2.164 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 1.826 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.178 ns                 ;
; 2.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.187 ns                 ;
; 2.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.225 ns                 ;
; 2.257 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.259 ns                 ;
; 2.262 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.264 ns                 ;
; 2.314 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.938 ns                 ;
; 2.329 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.953 ns                 ;
; 2.329 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.953 ns                 ;
; 2.329 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.953 ns                 ;
; 2.332 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.956 ns                 ;
; 2.333 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.957 ns                 ;
; 2.333 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 2.957 ns                 ;
; 2.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.002 ns                 ;
; 2.348 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.350 ns                 ;
; 2.348 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.351 ns                 ;
; 2.384 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.384 ns                 ;
; 2.416 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.416 ns                 ;
; 2.442 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.445 ns                 ;
; 2.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.150 ns                 ;
; 2.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.163 ns                 ;
; 2.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.133 ns                 ;
; 2.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.133 ns                 ;
; 2.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.133 ns                 ;
; 2.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.136 ns                 ;
; 2.513 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.137 ns                 ;
; 2.513 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.137 ns                 ;
; 2.583 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.868 ns                 ;
; 2.583 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.868 ns                 ;
; 2.583 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.868 ns                 ;
; 2.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.871 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.872 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 2.872 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.641 ns                 ;
; 2.658 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.282 ns                 ;
; 2.668 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.292 ns                 ;
; 2.668 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.292 ns                 ;
; 2.668 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.292 ns                 ;
; 2.671 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.295 ns                 ;
; 2.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.296 ns                 ;
; 2.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.296 ns                 ;
; 2.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.324 ns                 ;
; 2.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.324 ns                 ;
; 2.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.324 ns                 ;
; 2.703 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.327 ns                 ;
; 2.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.328 ns                 ;
; 2.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.328 ns                 ;
; 2.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.717 ns                 ;
; 2.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.437 ns                 ;
; 2.779 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.782 ns                 ;
; 2.814 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.157 ns                 ;
; 2.824 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.827 ns                 ;
; 2.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.462 ns                 ;
; 2.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.534 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.913 ns                 ;
; 2.912 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.285 ns                   ; 3.197 ns                 ;
; 2.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.652 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.621 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.306 ns                 ;
; 3.029 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.624 ns                   ; 3.653 ns                 ;
; 3.097 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.099 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.164 ns                 ;
; 3.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.848 ns                 ;
; 3.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.193 ns                 ;
; 3.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.202 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.870 ns                 ;
; 3.209 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.871 ns                 ;
; 3.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.909 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 2.964 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.967 ns                 ;
; 3.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.319 ns                 ;
; 3.327 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 2.989 ns                 ;
; 3.341 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.343 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.642 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 3.034 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.622 ns                  ; 2.750 ns                 ;
; 3.376 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.378 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.736 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.160 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 3.163 ns                 ;
; 3.568 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.570 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.301 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 3.304 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 3.932 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.676 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.336 ns                  ; 3.346 ns                 ;
; 3.687 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.338 ns                  ; 3.349 ns                 ;
; 3.765 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.767 ns                 ;
; 3.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 4.073 ns                 ;
; 3.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 4.073 ns                 ;
; 3.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.286 ns                   ; 4.073 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.062 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.064 ns                 ;
; 3.421 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.423 ns                 ;
; 3.421 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.423 ns                 ;
; 3.421 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.423 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.475 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.475 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.475 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.475 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.475 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 3.674 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.676 ns                 ;
; 4.033 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.035 ns                 ;
; 4.033 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.035 ns                 ;
; 4.033 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.035 ns                 ;
; 4.085 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.087 ns                 ;
; 4.085 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.087 ns                 ;
; 4.085 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.087 ns                 ;
; 4.085 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.087 ns                 ;
; 4.085 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.087 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; N/A   ; None         ; 9.249 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 7.652 ns   ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 7.550 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 7.528 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A   ; None         ; 7.246 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A   ; None         ; 7.043 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A   ; None         ; 6.973 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 6.898 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A   ; None         ; 6.888 ns   ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 6.845 ns   ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 6.808 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A   ; None         ; 6.786 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 6.623 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 6.518 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 6.511 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A   ; None         ; 6.498 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A   ; None         ; 6.404 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A   ; None         ; 6.356 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A   ; None         ; 6.345 ns   ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 6.344 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 5.909 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A   ; None         ; 5.865 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A   ; None         ; 5.856 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A   ; None         ; 5.823 ns   ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A   ; None         ; 5.665 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A   ; None         ; 5.579 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A   ; None         ; 5.525 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A   ; None         ; 5.508 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A   ; None         ; 5.447 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A   ; None         ; 5.434 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 5.427 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A   ; None         ; 5.426 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A   ; None         ; 5.391 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 5.386 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A   ; None         ; 5.347 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A   ; None         ; 5.321 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A   ; None         ; 5.309 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A   ; None         ; 5.301 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A   ; None         ; 5.277 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A   ; None         ; 5.247 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A   ; None         ; 4.479 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A   ; None         ; 4.100 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A   ; None         ; 2.630 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ ;
; N/A   ; None         ; 1.564 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 15.267 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.929 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.264 ns  ; have_sync                                                                                                                      ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.044 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; CLK_12MHZ  ;
; N/A   ; None         ; 13.648 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 13.203 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 12.980 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.949 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.713 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 12.567 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.545 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.542 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.528 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.267 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.255 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.247 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.239 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.239 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.229 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.227 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.220 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 12.214 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 12.203 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.191 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.051 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 11.880 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 10.700 ns  ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.700 ns  ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.700 ns  ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.680 ns  ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.411 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 10.050 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 10.012 ns  ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.002 ns  ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.992 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 9.988 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 9.983 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.982 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 9.606 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.588 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.538 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 9.291 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 9.282 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.268 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 9.243 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.225 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 9.212 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 9.199 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.183 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.980 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.938 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.933 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.930 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.930 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.923 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.749 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 8.546 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.535 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.360 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.887 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.158 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.043 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 10.256 ns       ; CLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.870 ns        ; IFCLK     ; CLK_48MHZ ;
+-------+-------------------+-----------------+-----------+-----------+


+----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                         ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock  ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; N/A           ; None        ; -1.298 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
; N/A           ; None        ; -1.432 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ ;
; N/A           ; None        ; -3.834 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A           ; None        ; -4.213 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A           ; None        ; -4.981 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A           ; None        ; -5.011 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A           ; None        ; -5.035 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A           ; None        ; -5.043 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A           ; None        ; -5.055 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A           ; None        ; -5.081 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A           ; None        ; -5.120 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A           ; None        ; -5.125 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -5.160 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A           ; None        ; -5.161 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A           ; None        ; -5.168 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -5.181 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A           ; None        ; -5.242 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A           ; None        ; -5.259 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A           ; None        ; -5.313 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A           ; None        ; -5.399 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A           ; None        ; -5.557 ns ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A           ; None        ; -5.590 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A           ; None        ; -5.599 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A           ; None        ; -5.643 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A           ; None        ; -6.078 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -6.079 ns ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -6.090 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A           ; None        ; -6.138 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A           ; None        ; -6.232 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A           ; None        ; -6.245 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A           ; None        ; -6.252 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -6.357 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -6.520 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -6.542 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -6.579 ns ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -6.622 ns ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -6.632 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A           ; None        ; -6.707 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -6.777 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A           ; None        ; -6.980 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A           ; None        ; -7.262 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A           ; None        ; -7.284 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -7.386 ns ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -8.983 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_6bf1 ; Node named previous_wrfull removed during synthesis  ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_jic1 ; Node named delayed_wrptr_g removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Apr 19 20:56:15 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "frequency[27]" is a latch
    Warning: Node "frequency[26]" is a latch
    Warning: Node "frequency[24]" is a latch
    Warning: Node "frequency[25]" is a latch
    Warning: Node "frequency[31]" is a latch
    Warning: Node "frequency[29]" is a latch
    Warning: Node "frequency[23]" is a latch
    Warning: Node "frequency[22]" is a latch
    Warning: Node "frequency[1]" is a latch
    Warning: Node "frequency[0]" is a latch
    Warning: Node "frequency[18]" is a latch
    Warning: Node "frequency[14]" is a latch
    Warning: Node "frequency[15]" is a latch
    Warning: Node "frequency[19]" is a latch
    Warning: Node "frequency[28]" is a latch
    Warning: Node "frequency[30]" is a latch
    Warning: Node "frequency[20]" is a latch
    Warning: Node "frequency[21]" is a latch
    Warning: Node "frequency[3]" is a latch
    Warning: Node "frequency[2]" is a latch
    Warning: Node "frequency[10]" is a latch
    Warning: Node "frequency[6]" is a latch
    Warning: Node "frequency[9]" is a latch
    Warning: Node "frequency[17]" is a latch
    Warning: Node "frequency[16]" is a latch
    Warning: Node "frequency[8]" is a latch
    Warning: Node "frequency[11]" is a latch
    Warning: Node "frequency[7]" is a latch
    Warning: Node "frequency[5]" is a latch
    Warning: Node "frequency[13]" is a latch
    Warning: Node "frequency[4]" is a latch
    Warning: Node "frequency[12]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Equal1~53" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "Rx_control_0[4]" as buffer
    Info: Detected ripple clock "Rx_control_0[5]" as buffer
    Info: Detected ripple clock "Rx_control_0[7]" as buffer
    Info: Detected ripple clock "Rx_control_0[6]" as buffer
    Info: Detected ripple clock "Rx_control_0[3]" as buffer
    Info: Detected ripple clock "Rx_control_0[2]" as buffer
    Info: Detected gated clock "Equal1~51" as buffer
    Info: Detected ripple clock "Rx_control_0[1]" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "BCLK~101" as buffer
    Info: Detected gated clock "BCLK~102" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.854 ns for clock "IFCLK" between source register "Rx_register[4]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0"
    Info: + Largest register to memory requirement is 14.272 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 4.205 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 7.044 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.970 ns) = 3.143 ns; Loc. = LCFF_X14_Y8_N1; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(2.192 ns) + CELL(0.000 ns) = 5.335 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.851 ns) + CELL(0.858 ns) = 7.044 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 41.99 % )
                Info: Total interconnect delay = 4.086 ns ( 58.01 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.839 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X15_Y8_N25; Fanout = 1; REG Node = 'Rx_register[4]'
                Info: Total cell delay = 1.796 ns ( 63.26 % )
                Info: Total interconnect delay = 1.043 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N25; Fanout = 1; REG Node = 'Rx_register[4]'
        Info: 2: + IC(3.288 ns) + CELL(0.130 ns) = 3.418 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.80 % )
        Info: Total interconnect delay = 3.288 ns ( 96.20 % )
Info: Slack time is 31.352 ns for clock "CLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]" and destination register "state_PWM.00000"
    Info: Fmax is 53.54 MHz (period= 18.676 ns)
    Info: + Largest memory to register requirement is 39.410 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.060 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 5.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.422 ns) + CELL(0.624 ns) = 3.031 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'BCLK~102'
                Info: 3: + IC(1.128 ns) + CELL(0.000 ns) = 4.159 ns; Loc. = CLKCTRL_G4; Fanout = 711; COMB Node = 'BCLK~102clkctrl'
                Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 5.696 ns; Loc. = LCFF_X25_Y10_N23; Fanout = 8; REG Node = 'state_PWM.00000'
                Info: Total cell delay = 2.275 ns ( 39.94 % )
                Info: Total interconnect delay = 3.421 ns ( 60.06 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source memory is 6.756 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.371 ns) + CELL(0.970 ns) = 3.326 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'BCLK~102'
                Info: 4: + IC(1.128 ns) + CELL(0.000 ns) = 5.091 ns; Loc. = CLKCTRL_G4; Fanout = 711; COMB Node = 'BCLK~102clkctrl'
                Info: 5: + IC(0.850 ns) + CELL(0.815 ns) = 6.756 ns; Loc. = M4K_X27_Y16; Fanout = 8; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]'
                Info: Total cell delay = 2.976 ns ( 44.05 % )
                Info: Total interconnect delay = 3.780 ns ( 55.95 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y16; Fanout = 8; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]'
        Info: 2: + IC(2.616 ns) + CELL(0.624 ns) = 3.349 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'Equal4~98'
        Info: 3: + IC(1.065 ns) + CELL(0.624 ns) = 5.038 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; COMB Node = 'Equal4~100'
        Info: 4: + IC(0.674 ns) + CELL(0.624 ns) = 6.336 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'Selector54~140'
        Info: 5: + IC(0.681 ns) + CELL(0.370 ns) = 7.387 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 1; COMB Node = 'Selector54~141'
        Info: 6: + IC(0.357 ns) + CELL(0.206 ns) = 7.950 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 1; COMB Node = 'state_PWM.00000~feeder'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 8.058 ns; Loc. = LCFF_X25_Y10_N23; Fanout = 8; REG Node = 'state_PWM.00000'
        Info: Total cell delay = 2.665 ns ( 33.07 % )
        Info: Total interconnect delay = 5.393 ns ( 66.93 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 13.714 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 140.47 MHz (period= 7.119 ns)
    Info: + Largest register to register requirement is 20.853 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.284 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.224 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.563 ns) + CELL(0.666 ns) = 3.224 ns; Loc. = LCFF_X1_Y8_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 51.52 % )
                Info: Total interconnect delay = 1.563 ns ( 48.48 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.940 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.279 ns) + CELL(0.666 ns) = 2.940 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
                Info: Total cell delay = 1.661 ns ( 56.50 % )
                Info: Total interconnect delay = 1.279 ns ( 43.50 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
        Info: 2: + IC(0.498 ns) + CELL(0.534 ns) = 1.032 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(0.400 ns) + CELL(0.624 ns) = 2.056 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|always2~54'
        Info: 4: + IC(0.366 ns) + CELL(0.623 ns) = 3.045 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 11; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]~1753'
        Info: 5: + IC(1.477 ns) + CELL(0.589 ns) = 5.111 ns; Loc. = LCCOMB_X2_Y8_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1755'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 5.677 ns; Loc. = LCCOMB_X2_Y8_N6; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1756'
        Info: 7: + IC(0.703 ns) + CELL(0.651 ns) = 7.031 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1758'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.139 ns; Loc. = LCFF_X1_Y8_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 3.335 ns ( 46.72 % )
        Info: Total interconnect delay = 3.804 ns ( 53.28 % )
Info: Slack time is 16.482 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 229.83 MHz (period= 4.351 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X2_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.087 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.468 ns) + CELL(0.537 ns) = 1.005 ns; Loc. = LCCOMB_X3_Y8_N6; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~29'
        Info: 3: + IC(0.997 ns) + CELL(0.206 ns) = 2.208 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~30'
        Info: 4: + IC(1.024 ns) + CELL(0.855 ns) = 4.087 ns; Loc. = LCFF_X2_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.598 ns ( 39.10 % )
        Info: Total interconnect delay = 2.489 ns ( 60.90 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N29; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y9_N28; Fanout = 1; COMB Node = 'FIFO_ADR[1]~168'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y9_N29; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X15_Y9_N29; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.67 % )
                Info: Total interconnect delay = 1.025 ns ( 36.33 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X15_Y9_N29; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.67 % )
                Info: Total interconnect delay = 1.025 ns ( 36.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCcount[0]" and destination register "CCcount[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 11; REG Node = 'CCcount[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'CCcount[0]_OTERM168'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 11; REG Node = 'CCcount[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.088 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.371 ns) + CELL(0.970 ns) = 3.326 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.211 ns) + CELL(0.000 ns) = 4.537 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.885 ns) + CELL(0.666 ns) = 6.088 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 11; REG Node = 'CCcount[0]'
                Info: Total cell delay = 2.621 ns ( 43.05 % )
                Info: Total interconnect delay = 3.467 ns ( 56.95 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.088 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.371 ns) + CELL(0.970 ns) = 3.326 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.211 ns) + CELL(0.000 ns) = 4.537 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.885 ns) + CELL(0.666 ns) = 6.088 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 11; REG Node = 'CCcount[0]'
                Info: Total cell delay = 2.621 ns ( 43.05 % )
                Info: Total interconnect delay = 3.467 ns ( 56.95 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.600 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.939 ns) + CELL(0.666 ns) = 2.600 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.88 % )
                Info: Total interconnect delay = 0.939 ns ( 36.12 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.600 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.939 ns) + CELL(0.666 ns) = 2.600 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.88 % )
                Info: Total interconnect delay = 0.939 ns ( 36.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 904 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.446 ns) + CELL(0.460 ns) = 0.906 ns; Loc. = LCFF_X3_Y8_N7; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.77 % )
        Info: Total interconnect delay = 0.446 ns ( 49.23 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N7; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 9.249 ns
    Info: + Longest pin to register delay is 11.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(7.280 ns) + CELL(0.651 ns) = 8.905 ns; Loc. = LCCOMB_X2_Y8_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~170'
        Info: 4: + IC(0.672 ns) + CELL(0.206 ns) = 9.783 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~171'
        Info: 5: + IC(1.348 ns) + CELL(0.650 ns) = 11.781 ns; Loc. = LCCOMB_X1_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1752'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.889 ns; Loc. = LCFF_X1_Y14_N15; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.589 ns ( 21.78 % )
        Info: Total interconnect delay = 9.300 ns ( 78.22 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(0.939 ns) + CELL(0.666 ns) = 2.600 ns; Loc. = LCFF_X1_Y14_N15; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 63.88 % )
        Info: Total interconnect delay = 0.939 ns ( 36.12 % )
Info: tco from clock "CLK_12MHZ" to destination pin "DFS0" through register "DFS0~reg0" is 15.267 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to source register is 6.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.371 ns) + CELL(0.970 ns) = 3.326 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'BCLK~102'
        Info: 4: + IC(1.128 ns) + CELL(0.000 ns) = 5.091 ns; Loc. = CLKCTRL_G4; Fanout = 711; COMB Node = 'BCLK~102clkctrl'
        Info: 5: + IC(0.879 ns) + CELL(0.666 ns) = 6.636 ns; Loc. = LCFF_X30_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
        Info: Total cell delay = 2.827 ns ( 42.60 % )
        Info: Total interconnect delay = 3.809 ns ( 57.40 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
        Info: 2: + IC(5.061 ns) + CELL(3.266 ns) = 8.327 ns; Loc. = PIN_169; Fanout = 0; PIN Node = 'DFS0'
        Info: Total cell delay = 3.266 ns ( 39.22 % )
        Info: Total interconnect delay = 5.061 ns ( 60.78 % )
Info: Longest tpd from source pin "CLK_12MHZ" to destination pin "CLK_MCLK" is 10.256 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
    Info: 2: + IC(6.015 ns) + CELL(3.256 ns) = 10.256 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.241 ns ( 41.35 % )
    Info: Total interconnect delay = 6.015 ns ( 58.65 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_12MHZ") is -1.298 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.084 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.371 ns) + CELL(0.970 ns) = 3.326 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 3: + IC(1.211 ns) + CELL(0.000 ns) = 4.537 ns; Loc. = CLKCTRL_G5; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 4: + IC(0.881 ns) + CELL(0.666 ns) = 6.084 ns; Loc. = LCFF_X30_Y9_N1; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.621 ns ( 43.08 % )
        Info: Total interconnect delay = 3.463 ns ( 56.92 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.244 ns) + CELL(0.460 ns) = 7.688 ns; Loc. = LCFF_X30_Y9_N1; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.444 ns ( 18.78 % )
        Info: Total interconnect delay = 6.244 ns ( 81.22 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Allocated 108 megabytes of memory during processing
    Info: Processing ended: Thu Apr 19 20:56:18 2007
    Info: Elapsed time: 00:00:03


