{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698871307895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698871307899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 02:11:47 2023 " "Processing started: Thu Nov 02 02:11:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698871307899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871307899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871307899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698871308166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698871308166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 3 3 " "Found 3 design units, including 3 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispinput " "Found entity 1: dispinput" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698871316720 ""} { "Info" "ISGN_ENTITY_NAME" "2 dispoutput " "Found entity 2: dispoutput" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698871316720 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab5 " "Found entity 3: Lab5" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698871316720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698871316757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispinput dispinput:firstip " "Elaborating entity \"dispinput\" for hierarchy \"dispinput:firstip\"" {  } { { "Lab5.v" "firstip" { Text "D:/HDL/Lab5/Lab5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698871316786 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Lab5.v(19) " "Verilog HDL Case Statement warning at Lab5.v(19): case item expression covers a value already covered by a previous case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1698871316787 "|Lab5|dispinput:firstip"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab5.v(7) " "Verilog HDL Case Statement warning at Lab5.v(7): incomplete case statement has no default case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698871316787 "|Lab5|dispinput:firstip"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o Lab5.v(5) " "Verilog HDL Always Construct warning at Lab5.v(5): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698871316787 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Lab5.v(5) " "Inferred latch for \"o\[0\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Lab5.v(5) " "Inferred latch for \"o\[1\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Lab5.v(5) " "Inferred latch for \"o\[2\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Lab5.v(5) " "Inferred latch for \"o\[3\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Lab5.v(5) " "Inferred latch for \"o\[4\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Lab5.v(5) " "Inferred latch for \"o\[5\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Lab5.v(5) " "Inferred latch for \"o\[6\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Lab5.v(5) " "Inferred latch for \"o\[7\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] Lab5.v(5) " "Inferred latch for \"o\[8\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] Lab5.v(5) " "Inferred latch for \"o\[9\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] Lab5.v(5) " "Inferred latch for \"o\[10\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] Lab5.v(5) " "Inferred latch for \"o\[11\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] Lab5.v(5) " "Inferred latch for \"o\[12\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] Lab5.v(5) " "Inferred latch for \"o\[13\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316788 "|Lab5|dispinput:firstip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispoutput dispoutput:sumop " "Elaborating entity \"dispoutput\" for hierarchy \"dispoutput:sumop\"" {  } { { "Lab5.v" "sumop" { Text "D:/HDL/Lab5/Lab5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Lab5.v(48) " "Verilog HDL Case Statement warning at Lab5.v(48): case item expression covers a value already covered by a previous case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab5.v(36) " "Verilog HDL Case Statement warning at Lab5.v(36): incomplete case statement has no default case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h Lab5.v(34) " "Verilog HDL Always Construct warning at Lab5.v(34): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[0\] Lab5.v(34) " "Inferred latch for \"h\[0\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[1\] Lab5.v(34) " "Inferred latch for \"h\[1\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] Lab5.v(34) " "Inferred latch for \"h\[2\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316794 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] Lab5.v(34) " "Inferred latch for \"h\[3\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[4\] Lab5.v(34) " "Inferred latch for \"h\[4\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[5\] Lab5.v(34) " "Inferred latch for \"h\[5\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[6\] Lab5.v(34) " "Inferred latch for \"h\[6\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[7\] Lab5.v(34) " "Inferred latch for \"h\[7\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[8\] Lab5.v(34) " "Inferred latch for \"h\[8\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[9\] Lab5.v(34) " "Inferred latch for \"h\[9\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[10\] Lab5.v(34) " "Inferred latch for \"h\[10\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[11\] Lab5.v(34) " "Inferred latch for \"h\[11\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[12\] Lab5.v(34) " "Inferred latch for \"h\[12\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[13\] Lab5.v(34) " "Inferred latch for \"h\[13\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871316795 "|Lab5|dispoutput:sumop"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispinput:firstip\|o\[12\] dispinput:firstip\|o\[11\] " "Duplicate LATCH primitive \"dispinput:firstip\|o\[12\]\" merged with LATCH primitive \"dispinput:firstip\|o\[11\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698871317185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispinput:secondip\|o\[12\] dispinput:secondip\|o\[11\] " "Duplicate LATCH primitive \"dispinput:secondip\|o\[12\]\" merged with LATCH primitive \"dispinput:secondip\|o\[11\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698871317185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispoutput:sumop\|h\[13\] dispoutput:sumop\|h\[7\] " "Duplicate LATCH primitive \"dispoutput:sumop\|h\[13\]\" merged with LATCH primitive \"dispoutput:sumop\|h\[7\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698871317185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispoutput:sumop\|h\[10\] dispoutput:sumop\|h\[7\] " "Duplicate LATCH primitive \"dispoutput:sumop\|h\[10\]\" merged with LATCH primitive \"dispoutput:sumop\|h\[7\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698871317185 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698871317185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[0\] " "Latch dispinput:firstip\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317185 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[1\] " "Latch dispinput:firstip\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317185 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[2\] " "Latch dispinput:firstip\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317185 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[3\] " "Latch dispinput:firstip\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317185 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[4\] " "Latch dispinput:firstip\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[5\] " "Latch dispinput:firstip\|o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[6\] " "Latch dispinput:firstip\|o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[11\] " "Latch dispinput:firstip\|o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[3\] " "Ports D and ENA on the latch are fed by the same signal x\[3\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[0\] " "Latch dispinput:secondip\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[1\] " "Latch dispinput:secondip\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[2\] " "Latch dispinput:secondip\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[3\] " "Latch dispinput:secondip\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[4\] " "Latch dispinput:secondip\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[5\] " "Latch dispinput:secondip\|o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[6\] " "Latch dispinput:secondip\|o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[11\] " "Latch dispinput:secondip\|o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[3\] " "Ports D and ENA on the latch are fed by the same signal y\[3\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[0\] " "Latch dispoutput:sumop\|h\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[1\] " "Latch dispoutput:sumop\|h\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[2\] " "Latch dispoutput:sumop\|h\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[3\] " "Latch dispoutput:sumop\|h\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[4\] " "Latch dispoutput:sumop\|h\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[5\] " "Latch dispoutput:sumop\|h\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[6\] " "Latch dispoutput:sumop\|h\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317186 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[7\] " "Latch dispoutput:sumop\|h\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317187 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[9\] " "Latch dispoutput:sumop\|h\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317187 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[11\] " "Latch dispoutput:sumop\|h\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317187 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[12\] " "Latch dispoutput:sumop\|h\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698871317187 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698871317187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d\[7\] VCC " "Pin \"d\[7\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[8\] VCC " "Pin \"d\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|d[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[9\] VCC " "Pin \"d\[9\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[10\] VCC " "Pin \"d\[10\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[13\] VCC " "Pin \"d\[13\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[7\] VCC " "Pin \"e\[7\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[8\] VCC " "Pin \"e\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|e[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[9\] VCC " "Pin \"e\[9\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|e[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[10\] VCC " "Pin \"e\[10\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|e[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[13\] VCC " "Pin \"e\[13\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|e[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[8\] VCC " "Pin \"f\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698871317197 "|Lab5|f[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698871317197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698871317261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698871318747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698871318747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698871318799 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698871318799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698871318799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698871318799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698871318808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 02:11:58 2023 " "Processing ended: Thu Nov 02 02:11:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698871318808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698871318808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698871318808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698871318808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698871319929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698871319934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 02:11:59 2023 " "Processing started: Thu Nov 02 02:11:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698871319934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698871319934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698871319934 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698871320050 ""}
{ "Info" "0" "" "Project  = Lab5" {  } {  } 0 0 "Project  = Lab5" 0 0 "Fitter" 0 0 1698871320051 ""}
{ "Info" "0" "" "Revision = Lab5" {  } {  } 0 0 "Revision = Lab5" 0 0 "Fitter" 0 0 1698871320051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698871320108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698871320108 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"Lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698871320114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698871320156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698871320156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698871320330 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698871320336 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698871320448 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698871320448 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/hdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/hdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698871320465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698871320465 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698871320466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698871320466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698871320466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698871320466 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698871320471 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698871320713 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698871321154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698871321155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698871321156 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871321157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871321157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871321157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871321157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871321157 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698871321157 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698871321158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698871321158 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698871321161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dispoutput:sumop\|Mux11~1  " "Automatically promoted node dispoutput:sumop\|Mux11~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698871321170 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698871321170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dispinput:firstip\|Mux8~0  " "Automatically promoted node dispinput:firstip\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698871321170 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698871321170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dispinput:secondip\|Mux8~0  " "Automatically promoted node dispinput:secondip\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698871321170 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/HDL/Lab5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698871321170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698871321506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698871321507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698871321507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698871321507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698871321508 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698871321508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698871321508 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698871321508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698871321508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698871321508 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698871321508 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 2.5V 9 47 0 " "Number of I/O pins in group: 56 (unused VREF, 2.5V VCCIO, 9 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698871321513 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698871321513 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698871321513 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698871321513 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698871321513 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698871321513 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698871321590 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698871321603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698871322858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698871322927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698871322953 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698871327370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698871327370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698871327821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "D:/HDL/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698871329034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698871329034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698871329730 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698871329730 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698871329730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698871329734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698871329908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698871329917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698871330198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698871330198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698871330462 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698871331185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/Lab5/output_files/Lab5.fit.smsg " "Generated suppressed messages file D:/HDL/Lab5/output_files/Lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698871331440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698871331688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 02:12:11 2023 " "Processing ended: Thu Nov 02 02:12:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698871331688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698871331688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698871331688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698871331688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698871332721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698871332725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 02:12:12 2023 " "Processing started: Thu Nov 02 02:12:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698871332725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698871332725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698871332725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698871332937 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698871334483 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698871334602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698871335351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 02:12:15 2023 " "Processing ended: Thu Nov 02 02:12:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698871335351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698871335351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698871335351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698871335351 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698871335945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698871336437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698871336441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 02:12:16 2023 " "Processing started: Thu Nov 02 02:12:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698871336441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698871336441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5 -c Lab5 " "Command: quartus_sta Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698871336441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1698871336527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698871336652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698871336652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698871336908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698871336917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336918 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name x\[0\] x\[0\] " "create_clock -period 1.000 -name x\[0\] x\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698871336918 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y\[0\] y\[0\] " "create_clock -period 1.000 -name y\[0\] y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698871336918 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698871336918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871336919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871336919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871336919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871336919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871336919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698871336919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698871336919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698871336919 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698871336920 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698871336925 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1698871336928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698871336930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.122 " "Worst-case setup slack is -6.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.122             -76.449 y\[0\]  " "   -6.122             -76.449 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.077             -79.781 x\[0\]  " "   -6.077             -79.781 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.475 " "Worst-case hold slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 y\[0\]  " "    0.475               0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 x\[0\]  " "    1.393               0.000 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871336934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871336935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.524 x\[0\]  " "   -3.000             -43.524 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.524 y\[0\]  " "   -3.000             -43.524 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871336936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871336936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698871336944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698871336961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698871337278 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698871337305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698871337306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698871337310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.764 " "Worst-case setup slack is -5.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.764             -70.983 y\[0\]  " "   -5.764             -70.983 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717             -73.902 x\[0\]  " "   -5.717             -73.902 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 y\[0\]  " "    0.453               0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 x\[0\]  " "    1.270               0.000 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871337315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871337316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.303 y\[0\]  " "   -3.000             -38.303 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.278 x\[0\]  " "   -3.000             -38.278 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337317 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698871337325 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698871337418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698871337418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698871337419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698871337421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.023 " "Worst-case setup slack is -3.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023             -38.165 y\[0\]  " "   -3.023             -38.165 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984             -40.244 x\[0\]  " "   -2.984             -40.244 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 y\[0\]  " "    0.263               0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 x\[0\]  " "    0.628               0.000 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871337426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698871337427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.323 y\[0\]  " "   -3.000             -10.323 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.881 x\[0\]  " "   -3.000              -9.881 x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698871337428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698871337428 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698871338177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698871338177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698871338205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 02:12:18 2023 " "Processing ended: Thu Nov 02 02:12:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698871338205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698871338205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698871338205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698871338205 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698871338850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698871360612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698871360616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 02:12:40 2023 " "Processing started: Thu Nov 02 02:12:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698871360616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698871360616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab5 -c Lab5 --netlist_type=sgate " "Command: quartus_npp Lab5 -c Lab5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698871360616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1698871360736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698871360744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 02:12:40 2023 " "Processing ended: Thu Nov 02 02:12:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698871360744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698871360744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698871360744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698871360744 ""}
