Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 12:16:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: down_counter_inst/clk_100ms_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: up_counter_inst/clk_100ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.142        0.000                      0                   86        0.276        0.000                      0                   86        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.142        0.000                      0                   86        0.276        0.000                      0                   86        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.168ns (44.620%)  route 2.691ns (55.380%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.003 r  up_counter_inst/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.003    up_counter_inst/clk_cnt_reg[20]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.503    14.844    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[21]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    up_counter_inst/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.062ns (43.385%)  route 2.691ns (56.615%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.897 r  up_counter_inst/clk_cnt_reg[20]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.897    up_counter_inst/clk_cnt_reg[20]_i_1_n_1
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.503    14.844    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.046    15.129    up_counter_inst/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.057ns (43.325%)  route 2.691ns (56.675%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.892 r  up_counter_inst/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.892    up_counter_inst/clk_cnt_reg[20]_i_1_n_7
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.503    14.844    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[20]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    up_counter_inst/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 2.054ns (43.289%)  route 2.691ns (56.711%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.889    up_counter_inst/clk_cnt_reg[16]_i_1_n_6
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    up_counter_inst/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.033ns (43.037%)  route 2.691ns (56.963%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.868 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.868    up_counter_inst/clk_cnt_reg[16]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    up_counter_inst/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.959ns (42.131%)  route 2.691ns (57.869%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.794    up_counter_inst/clk_cnt_reg[16]_i_1_n_5
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    up_counter_inst/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.943ns (41.931%)  route 2.691ns (58.069%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.778 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.778    up_counter_inst/clk_cnt_reg[16]_i_1_n_7
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  up_counter_inst/clk_cnt_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    up_counter_inst/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.940ns (41.893%)  route 2.691ns (58.107%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.775 r  up_counter_inst/clk_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.775    up_counter_inst/clk_cnt_reg[12]_i_1_n_6
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506    14.847    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[13]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.062    15.171    up_counter_inst/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.919ns (41.629%)  route 2.691ns (58.371%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.623     5.144    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  up_counter_inst/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           1.001     6.602    up_counter_inst/clk_cnt_reg[12]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.726 f  up_counter_inst/clk_100ms_i_8/O
                         net (fo=1, routed)           0.787     7.513    up_counter_inst/clk_100ms_i_8_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.637 f  up_counter_inst/clk_100ms_i_4/O
                         net (fo=21, routed)          0.903     8.539    up_counter_inst/clk_100ms_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  up_counter_inst/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.663    up_counter_inst/clk_cnt[0]_i_5_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.213 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.213    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.754 r  up_counter_inst/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.754    up_counter_inst/clk_cnt_reg[12]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506    14.847    up_counter_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  up_counter_inst/clk_cnt_reg[15]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.062    15.171    up_counter_inst/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.107ns (45.630%)  route 2.511ns (54.370%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  down_counter_inst/clk_cnt_reg[21]/Q
                         net (fo=3, routed)           0.847     6.504    down_counter_inst/clk_cnt_reg[21]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.628 f  down_counter_inst/clk_100ms_i_2__0/O
                         net (fo=24, routed)          1.466     8.094    down_counter_inst/clk_100ms_i_2__0_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.218 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     8.407    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.957 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.074 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.074    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.191 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.308    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.434    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.757 r  down_counter_inst/clk_cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.757    down_counter_inst/clk_cnt_reg[20]_i_1__0_n_6
    SLICE_X64Y25         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.502    14.843    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.109    15.213    down_counter_inst/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 down_counter_inst/fnd_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/fnd_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  down_counter_inst/fnd_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  down_counter_inst/fnd_cnt_reg[3]/Q
                         net (fo=1, routed)           0.137     1.768    down_counter_inst/fnd_cnt_reg_n_0_[3]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  down_counter_inst/fnd_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.813    down_counter_inst/fnd_cnt[0]_i_2__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  down_counter_inst/fnd_cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    down_counter_inst/fnd_cnt_reg[0]_i_1__0_n_4
    SLICE_X60Y22         FDCE                                         r  down_counter_inst/fnd_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  down_counter_inst/fnd_cnt_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.134     1.601    down_counter_inst/fnd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 up_counter_inst/fnd_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/fnd_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  up_counter_inst/fnd_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  up_counter_inst/fnd_cnt_reg[3]/Q
                         net (fo=1, routed)           0.137     1.742    up_counter_inst/fnd_cnt_reg_n_0_[3]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  up_counter_inst/fnd_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.787    up_counter_inst/fnd_cnt[0]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.851 r  up_counter_inst/fnd_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    up_counter_inst/fnd_cnt_reg[0]_i_1_n_4
    SLICE_X56Y21         FDCE                                         r  up_counter_inst/fnd_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  up_counter_inst/fnd_cnt_reg[3]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.134     1.575    up_counter_inst/fnd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/fnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/fnd_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.581     1.464    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  down_counter_inst/fnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  down_counter_inst/fnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     1.776    down_counter_inst/fnd_cnt_reg[15]
    SLICE_X60Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  down_counter_inst/fnd_cnt[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.821    down_counter_inst/fnd_cnt[12]_i_2__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  down_counter_inst/fnd_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    down_counter_inst/fnd_cnt_reg[12]_i_1__0_n_4
    SLICE_X60Y25         FDCE                                         r  down_counter_inst/fnd_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.848     1.975    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  down_counter_inst/fnd_cnt_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.134     1.598    down_counter_inst/fnd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  down_counter_inst/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  down_counter_inst/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.148     1.780    down_counter_inst/clk_cnt_reg[11]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  down_counter_inst/clk_cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    down_counter_inst/clk_cnt[8]_i_2__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_4
    SLICE_X64Y22         FDCE                                         r  down_counter_inst/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  down_counter_inst/clk_cnt_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.134     1.602    down_counter_inst/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  down_counter_inst/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  down_counter_inst/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     1.778    down_counter_inst/clk_cnt_reg[15]
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  down_counter_inst/clk_cnt[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.823    down_counter_inst/clk_cnt[12]_i_2__0_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.887 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_4
    SLICE_X64Y23         FDCE                                         r  down_counter_inst/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  down_counter_inst/clk_cnt_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    down_counter_inst/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  down_counter_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  down_counter_inst/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.780    down_counter_inst/clk_cnt_reg[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  down_counter_inst/clk_cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    down_counter_inst/clk_cnt[4]_i_2__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_4
    SLICE_X64Y21         FDCE                                         r  down_counter_inst/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     1.981    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  down_counter_inst/clk_cnt_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    down_counter_inst/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 up_counter_inst/fnd_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/fnd_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.555     1.438    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  up_counter_inst/fnd_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  up_counter_inst/fnd_cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     1.750    up_counter_inst/fnd_cnt_reg[15]
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  up_counter_inst/fnd_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.795    up_counter_inst/fnd_cnt[12]_i_2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.859 r  up_counter_inst/fnd_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    up_counter_inst/fnd_cnt_reg[12]_i_1_n_4
    SLICE_X56Y24         FDCE                                         r  up_counter_inst/fnd_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.821     1.948    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  up_counter_inst/fnd_cnt_reg[15]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.134     1.572    up_counter_inst/fnd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 up_counter_inst/fnd_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/fnd_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  up_counter_inst/fnd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  up_counter_inst/fnd_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.753    up_counter_inst/fnd_cnt_reg[7]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  up_counter_inst/fnd_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.798    up_counter_inst/fnd_cnt[4]_i_2_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  up_counter_inst/fnd_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    up_counter_inst/fnd_cnt_reg[4]_i_1_n_4
    SLICE_X56Y22         FDCE                                         r  up_counter_inst/fnd_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.824     1.951    up_counter_inst/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  up_counter_inst/fnd_cnt_reg[7]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.134     1.575    up_counter_inst/fnd_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/fnd_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/fnd_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.465    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  down_counter_inst/fnd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  down_counter_inst/fnd_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.777    down_counter_inst/fnd_cnt_reg[7]
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  down_counter_inst/fnd_cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.822    down_counter_inst/fnd_cnt[4]_i_2__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  down_counter_inst/fnd_cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    down_counter_inst/fnd_cnt_reg[4]_i_1__0_n_4
    SLICE_X60Y23         FDCE                                         r  down_counter_inst/fnd_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     1.976    down_counter_inst/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  down_counter_inst/fnd_cnt_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.134     1.599    down_counter_inst/fnd_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 down_counter_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.469    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  down_counter_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  down_counter_inst/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     1.781    down_counter_inst/clk_cnt_reg[3]
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  down_counter_inst/clk_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.826    down_counter_inst/clk_cnt[0]_i_3__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_4
    SLICE_X64Y20         FDCE                                         r  down_counter_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     1.982    down_counter_inst/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  down_counter_inst/clk_cnt_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134     1.603    down_counter_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   down_counter_inst/clk_100ms_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   down_counter_inst/clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   down_counter_inst/clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   down_counter_inst/clk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   down_counter_inst/clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   up_counter_inst/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   up_counter_inst/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   up_counter_inst/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   up_counter_inst/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   up_counter_inst/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   up_counter_inst/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   up_counter_inst/clk_100ms_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   up_counter_inst/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   up_counter_inst/clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   down_counter_inst/clk_100ms_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   down_counter_inst/clk_100ms_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   down_counter_inst/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   down_counter_inst/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   down_counter_inst/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   down_counter_inst/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   down_counter_inst/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   down_counter_inst/clk_cnt_reg[18]/C



