library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity shifter_tb is
end shifter_tb;
 
architecture Behavioral of shifter_tb is

    constant delay : time := 5ns;
  
    component shifter
        port (
            b : in std_logic_vector(31 downto 0);
            s : in std_logic_vector(1 downto 0);
            il, ir : in std_logic;
            h : out std_logic_vector(31 downto 0)
        );
    end component;
    
    signal b : std_logic_vector(31 downto 0) := x"12345678";
    signal s : std_logic_vector(1 downto 0) := "UU";
    signal il : std_logic := '0';
    signal ir : std_logic := '0';
    signal h : std_logic_vector(31 downto 0);
 
begin

    uut: shifter port map (
            b => b,
            s => s,
            il => il,
            ir => ir,
            h => h
        );

   sim: process

    begin
        
        wait for delay;
        s <= "00";
        
        wait for delay;
        s <= "01";
        
        wait for delay;
        s <= "10";

        wait;

   end process;

end;