<stg><name>dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %zext_ln608_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln608

]]></Node>
<StgValue><ssdm name="zext_ln608_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %add_ln619_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln619

]]></Node>
<StgValue><ssdm name="add_ln619_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %j_3_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_3_reload

]]></Node>
<StgValue><ssdm name="j_3_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="6">
<![CDATA[
newFuncRoot:4 %zext_ln608_cast = zext i6 %zext_ln608_read

]]></Node>
<StgValue><ssdm name="zext_ln608_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.lr.ph28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph28:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph28:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph28:2 %icmp_ln624 = icmp_ult  i4 %j_1, i4 %j_3_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph28:3 %j_2 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph28:4 %br_ln624 = br i1 %icmp_ln624, void %.critedge.loopexit.exitStub, void %.split10

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="4">
<![CDATA[
.split10:1 %zext_ln627 = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln627"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:2 %add_ln627 = add i10 %add_ln619_read, i10 %zext_ln627

]]></Node>
<StgValue><ssdm name="add_ln627"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
.split10:3 %zext_ln627_1 = zext i10 %add_ln627

]]></Node>
<StgValue><ssdm name="zext_ln627_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:4 %dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln627_1

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="10">
<![CDATA[
.split10:5 %dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln624"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="10">
<![CDATA[
.split10:5 %dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split10:6 %icmp_ln626 = icmp_eq  i8 %zext_ln608_cast, i8 %dependency_predecessor_values_load

]]></Node>
<StgValue><ssdm name="icmp_ln626"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:7 %br_ln626 = br i1 %icmp_ln626, void, void %.critedge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
<literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln624 = store i4 %j_2, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
<literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge.loopexit.exitStub:0 %merge = phi i1 1, void %.lr.ph28, i1 0, void %.split10

]]></Node>
<StgValue><ssdm name="merge"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1">
<![CDATA[
.critedge.loopexit.exitStub:1 %ret_ln0 = ret i1 %merge

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="j_3_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="j_3_reload"/></StgValue>
</port>
<port id="41" name="add_ln619" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln619"/></StgValue>
</port>
<port id="42" name="zext_ln608" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln608"/></StgValue>
</port>
<port id="43" name="dependency_predecessor_values" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="j" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln608_read" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="zext_ln608" to="zext_ln608_read" fromId="42" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i10" to="add_ln619_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="add_ln619" to="add_ln619_read" fromId="41" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i4" to="j_3_reload_read" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="j_3_reload" to="j_3_reload_read" fromId="40" toId="8">
</dataflow>
<dataflow id="55" from="zext_ln608_read" to="zext_ln608_cast" fromId="6" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="j" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="59" from="j" to="j_1" fromId="5" toId="12">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="60" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="69" from="p_str" to="specpipeline_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="j_1" to="icmp_ln624" fromId="12" toId="14">
</dataflow>
<dataflow id="71" from="j_3_reload_read" to="icmp_ln624" fromId="8" toId="14">
</dataflow>
<dataflow id="72" from="j_1" to="j_2" fromId="12" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="j_2" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="icmp_ln624" to="br_ln624" fromId="14" toId="16">
</dataflow>
<dataflow id="76" from="j_1" to="zext_ln627" fromId="12" toId="17">
</dataflow>
<dataflow id="77" from="add_ln619_read" to="add_ln627" fromId="7" toId="18">
</dataflow>
<dataflow id="78" from="zext_ln627" to="add_ln627" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="add_ln627" to="zext_ln627_1" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="dependency_predecessor_values" to="dependency_predecessor_values_addr" fromId="43" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_81" to="dependency_predecessor_values_addr" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="zext_ln627_1" to="dependency_predecessor_values_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="dependency_predecessor_values_addr" to="dependency_predecessor_values_load" fromId="20" toId="21">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopName" to="specloopname_ln624" fromId="85" toId="22">
</dataflow>
<dataflow id="88" from="empty_41" to="specloopname_ln624" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="dependency_predecessor_values_addr" to="dependency_predecessor_values_load" fromId="20" toId="23">
</dataflow>
<dataflow id="90" from="zext_ln608_cast" to="icmp_ln626" fromId="9" toId="24">
</dataflow>
<dataflow id="91" from="dependency_predecessor_values_load" to="icmp_ln626" fromId="23" toId="24">
</dataflow>
<dataflow id="92" from="icmp_ln626" to="br_ln626" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="j_2" to="store_ln624" fromId="15" toId="26">
</dataflow>
<dataflow id="94" from="j" to="store_ln624" fromId="5" toId="26">
</dataflow>
<dataflow id="96" from="StgValue_95" to="merge" fromId="95" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln624" to="merge" fromId="16" toId="28">
</dataflow>
<dataflow id="99" from="StgValue_98" to="merge" fromId="98" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
<literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln626" to="merge" fromId="25" toId="28">
</dataflow>
<dataflow id="101" from="merge" to="ret_ln0" fromId="28" toId="29">
</dataflow>
<dataflow id="102" from="icmp_ln624" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="103" from="icmp_ln624" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="104" from="icmp_ln626" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
