ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_UART_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_UART_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 40
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 8AB0     		sub	sp, sp, #40
 102              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 88 3 is_stmt 1 view .LVU16
 104              		.loc 1 88 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0593     		str	r3, [sp, #20]
 107 0008 0693     		str	r3, [sp, #24]
 108 000a 0793     		str	r3, [sp, #28]
 109 000c 0893     		str	r3, [sp, #32]
 110 000e 0993     		str	r3, [sp, #36]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 111              		.loc 1 89 3 is_stmt 1 view .LVU18
 112              		.loc 1 89 11 is_stmt 0 view .LVU19
 113 0010 0368     		ldr	r3, [r0]
 114              		.loc 1 89 5 view .LVU20
 115 0012 2F4A     		ldr	r2, .L11
 116 0014 9342     		cmp	r3, r2
 117 0016 04D0     		beq	.L9
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 5


 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 118              		.loc 1 116 8 is_stmt 1 view .LVU21
 119              		.loc 1 116 10 is_stmt 0 view .LVU22
 120 0018 2E4A     		ldr	r2, .L11+4
 121 001a 9342     		cmp	r3, r2
 122 001c 2DD0     		beq	.L10
 123              	.LVL1:
 124              	.L5:
 117:Core/Src/stm32f4xx_hal_msp.c ****   {
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 121:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 122:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 126:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 127:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 128:Core/Src/stm32f4xx_hal_msp.c ****     */
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c ****   }
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 144 1 view .LVU23
 126 001e 0AB0     		add	sp, sp, #40
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 8
 129              		@ sp needed
 130 0020 10BD     		pop	{r4, pc}
 131              	.LVL2:
 132              	.L9:
 133              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 134              		.loc 1 95 5 is_stmt 1 view .LVU24
 135              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU25
 137 0022 0024     		movs	r4, #0
 138 0024 0194     		str	r4, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 95 5 view .LVU26
 140 0026 2C4B     		ldr	r3, .L11+8
 141 0028 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 6


 142 002a 42F01002 		orr	r2, r2, #16
 143 002e 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU27
 145 0030 5A6C     		ldr	r2, [r3, #68]
 146 0032 02F01002 		and	r2, r2, #16
 147 0036 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 95 5 view .LVU28
 149 0038 019A     		ldr	r2, [sp, #4]
 150              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 152              		.loc 1 97 5 view .LVU30
 153              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 154              		.loc 1 97 5 view .LVU31
 155 003a 0294     		str	r4, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 156              		.loc 1 97 5 view .LVU32
 157 003c 1A6B     		ldr	r2, [r3, #48]
 158 003e 42F00102 		orr	r2, r2, #1
 159 0042 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU33
 161 0044 1B6B     		ldr	r3, [r3, #48]
 162 0046 03F00103 		and	r3, r3, #1
 163 004a 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 164              		.loc 1 97 5 view .LVU34
 165 004c 029B     		ldr	r3, [sp, #8]
 166              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 167              		.loc 1 97 5 view .LVU35
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 102 25 is_stmt 0 view .LVU37
 170 004e 4FF4C063 		mov	r3, #1536
 171 0052 0593     		str	r3, [sp, #20]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 103 26 is_stmt 0 view .LVU39
 174 0054 0223     		movs	r3, #2
 175 0056 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176              		.loc 1 104 5 is_stmt 1 view .LVU40
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 177              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 178              		.loc 1 105 27 is_stmt 0 view .LVU42
 179 0058 0323     		movs	r3, #3
 180 005a 0893     		str	r3, [sp, #32]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 106 5 is_stmt 1 view .LVU43
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 7


 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 106 31 is_stmt 0 view .LVU44
 183 005c 0723     		movs	r3, #7
 184 005e 0993     		str	r3, [sp, #36]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 107 5 is_stmt 1 view .LVU45
 186 0060 05A9     		add	r1, sp, #20
 187 0062 1E48     		ldr	r0, .L11+12
 188              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 107 5 is_stmt 0 view .LVU46
 190 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 192              		.loc 1 110 5 is_stmt 1 view .LVU47
 193 0068 2246     		mov	r2, r4
 194 006a 2146     		mov	r1, r4
 195 006c 2520     		movs	r0, #37
 196 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 197              	.LVL5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 198              		.loc 1 111 5 view .LVU48
 199 0072 2520     		movs	r0, #37
 200 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 201              	.LVL6:
 202 0078 D1E7     		b	.L5
 203              	.LVL7:
 204              	.L10:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 122 5 view .LVU49
 206              	.LBB6:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 207              		.loc 1 122 5 view .LVU50
 208 007a 0024     		movs	r4, #0
 209 007c 0394     		str	r4, [sp, #12]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 210              		.loc 1 122 5 view .LVU51
 211 007e 164B     		ldr	r3, .L11+8
 212 0080 1A6C     		ldr	r2, [r3, #64]
 213 0082 42F40032 		orr	r2, r2, #131072
 214 0086 1A64     		str	r2, [r3, #64]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 215              		.loc 1 122 5 view .LVU52
 216 0088 1A6C     		ldr	r2, [r3, #64]
 217 008a 02F40032 		and	r2, r2, #131072
 218 008e 0392     		str	r2, [sp, #12]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 219              		.loc 1 122 5 view .LVU53
 220 0090 039A     		ldr	r2, [sp, #12]
 221              	.LBE6:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 122 5 view .LVU54
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 223              		.loc 1 124 5 view .LVU55
 224              	.LBB7:
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 225              		.loc 1 124 5 view .LVU56
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 8


 226 0092 0494     		str	r4, [sp, #16]
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 227              		.loc 1 124 5 view .LVU57
 228 0094 1A6B     		ldr	r2, [r3, #48]
 229 0096 42F00102 		orr	r2, r2, #1
 230 009a 1A63     		str	r2, [r3, #48]
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 231              		.loc 1 124 5 view .LVU58
 232 009c 1B6B     		ldr	r3, [r3, #48]
 233 009e 03F00103 		and	r3, r3, #1
 234 00a2 0493     		str	r3, [sp, #16]
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 235              		.loc 1 124 5 view .LVU59
 236 00a4 049B     		ldr	r3, [sp, #16]
 237              	.LBE7:
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 238              		.loc 1 124 5 view .LVU60
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239              		.loc 1 129 5 view .LVU61
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240              		.loc 1 129 25 is_stmt 0 view .LVU62
 241 00a6 0C23     		movs	r3, #12
 242 00a8 0593     		str	r3, [sp, #20]
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 130 26 is_stmt 0 view .LVU64
 245 00aa 0223     		movs	r3, #2
 246 00ac 0693     		str	r3, [sp, #24]
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 247              		.loc 1 131 5 is_stmt 1 view .LVU65
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 248              		.loc 1 132 5 view .LVU66
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 249              		.loc 1 132 27 is_stmt 0 view .LVU67
 250 00ae 0323     		movs	r3, #3
 251 00b0 0893     		str	r3, [sp, #32]
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 252              		.loc 1 133 5 is_stmt 1 view .LVU68
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 253              		.loc 1 133 31 is_stmt 0 view .LVU69
 254 00b2 0723     		movs	r3, #7
 255 00b4 0993     		str	r3, [sp, #36]
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 256              		.loc 1 134 5 is_stmt 1 view .LVU70
 257 00b6 05A9     		add	r1, sp, #20
 258 00b8 0848     		ldr	r0, .L11+12
 259              	.LVL8:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 260              		.loc 1 134 5 is_stmt 0 view .LVU71
 261 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL9:
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 263              		.loc 1 137 5 is_stmt 1 view .LVU72
 264 00be 2246     		mov	r2, r4
 265 00c0 2146     		mov	r1, r4
 266 00c2 2620     		movs	r0, #38
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 9


 267 00c4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 268              	.LVL10:
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 269              		.loc 1 138 5 view .LVU73
 270 00c8 2620     		movs	r0, #38
 271 00ca FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 272              	.LVL11:
 273              		.loc 1 144 1 is_stmt 0 view .LVU74
 274 00ce A6E7     		b	.L5
 275              	.L12:
 276              		.align	2
 277              	.L11:
 278 00d0 00100140 		.word	1073811456
 279 00d4 00440040 		.word	1073759232
 280 00d8 00380240 		.word	1073887232
 281 00dc 00000240 		.word	1073872896
 282              		.cfi_endproc
 283              	.LFE131:
 285              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_UART_MspDeInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_UART_MspDeInit:
 293              	.LVL12:
 294              	.LFB132:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** /**
 147:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 148:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 149:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 150:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f4xx_hal_msp.c **** */
 152:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 153:Core/Src/stm32f4xx_hal_msp.c **** {
 295              		.loc 1 153 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 153 1 is_stmt 0 view .LVU76
 300 0000 08B5     		push	{r3, lr}
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 3, -8
 303              		.cfi_offset 14, -4
 154:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 304              		.loc 1 154 3 is_stmt 1 view .LVU77
 305              		.loc 1 154 11 is_stmt 0 view .LVU78
 306 0002 0368     		ldr	r3, [r0]
 307              		.loc 1 154 5 view .LVU79
 308 0004 114A     		ldr	r2, .L19
 309 0006 9342     		cmp	r3, r2
 310 0008 03D0     		beq	.L17
 155:Core/Src/stm32f4xx_hal_msp.c ****   {
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 10


 159:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 163:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 164:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 165:Core/Src/stm32f4xx_hal_msp.c ****     */
 166:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c ****   }
 174:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 311              		.loc 1 174 8 is_stmt 1 view .LVU80
 312              		.loc 1 174 10 is_stmt 0 view .LVU81
 313 000a 114A     		ldr	r2, .L19+4
 314 000c 9342     		cmp	r3, r2
 315 000e 0FD0     		beq	.L18
 316              	.LVL13:
 317              	.L13:
 175:Core/Src/stm32f4xx_hal_msp.c ****   {
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 183:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 184:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** }
 318              		.loc 1 195 1 view .LVU82
 319 0010 08BD     		pop	{r3, pc}
 320              	.LVL14:
 321              	.L17:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 160 5 is_stmt 1 view .LVU83
 323 0012 02F59432 		add	r2, r2, #75776
 324 0016 536C     		ldr	r3, [r2, #68]
 325 0018 23F01003 		bic	r3, r3, #16
 326 001c 5364     		str	r3, [r2, #68]
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 327              		.loc 1 166 5 view .LVU84
 328 001e 4FF4C061 		mov	r1, #1536
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 11


 329 0022 0C48     		ldr	r0, .L19+8
 330              	.LVL15:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 331              		.loc 1 166 5 is_stmt 0 view .LVU85
 332 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 333              	.LVL16:
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 334              		.loc 1 169 5 is_stmt 1 view .LVU86
 335 0028 2520     		movs	r0, #37
 336 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 337              	.LVL17:
 338 002e EFE7     		b	.L13
 339              	.LVL18:
 340              	.L18:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 180 5 view .LVU87
 342 0030 02F5FA32 		add	r2, r2, #128000
 343 0034 136C     		ldr	r3, [r2, #64]
 344 0036 23F40033 		bic	r3, r3, #131072
 345 003a 1364     		str	r3, [r2, #64]
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 186 5 view .LVU88
 347 003c 0C21     		movs	r1, #12
 348 003e 0548     		ldr	r0, .L19+8
 349              	.LVL19:
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 186 5 is_stmt 0 view .LVU89
 351 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 352              	.LVL20:
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 353              		.loc 1 189 5 is_stmt 1 view .LVU90
 354 0044 2620     		movs	r0, #38
 355 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 356              	.LVL21:
 357              		.loc 1 195 1 is_stmt 0 view .LVU91
 358 004a E1E7     		b	.L13
 359              	.L20:
 360              		.align	2
 361              	.L19:
 362 004c 00100140 		.word	1073811456
 363 0050 00440040 		.word	1073759232
 364 0054 00000240 		.word	1073872896
 365              		.cfi_endproc
 366              	.LFE132:
 368              		.text
 369              	.Letext0:
 370              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 371              		.file 3 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 372              		.file 4 "/Users/roryschram/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 373              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 374              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 375              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 376              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 377              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:78     .text.HAL_MspInit:00000034 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:83     .text.HAL_UART_MspInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:89     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:278    .text.HAL_UART_MspInit:000000d0 $d
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:286    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:292    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/_g/2c7lhzm90n5_zxwlm2w6npkr0000gn/T//ccftKUM4.s:362    .text.HAL_UART_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
