/******************************************************************* 
* Name:
*	UART.v
* Description:
* 	This is a UART full duplex module
* Inputs:
*  SerialDataIn: Serial Data Input 
*	clk: Clock signal 
*  reset: Reset signal
* Outputs:
*  shift: Shift enable input
*  ready: Ready flag signañ
* Versión:  
*	1.0
* Author: 
*	José Antonio Rodríguez Castañeda  md193781
* Date :
*	V1.0       25/10/2018
* 
*********************************************************************/

module UART
#(
	parameter WORD_LENGTH = 8
)

(
	input SerialDataIn,
	input clk,
	input reset,
	input Clear_RX_Flag,
	input [WORD_LENGTH-1] DATATX,
	input Transmit,
	
	output [WORD_LENGTH-1] DATARX,
	output RX_FLAG,
	output SerialDataOut,
	output ParityError
	

);

endmodule