 module mux(output y, input a,b,c,d,s1,s0);
wire x,z;
assign x= ~s0&a|s0&b;
assign z= ~s0&c|s0&d;
assign y= ~s1&x|s1&z;
endmodule
