                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Oct_24_18:51:14_2021_+0800
top_name: ysyx_210092
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
255685.5  255685.5  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
23748  23748  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210092
Date   : Sun Oct 24 19:37:02 2021
****************************************
    
Number of ports:                        10158
Number of nets:                         33024
Number of cells:                        23972
Number of combinational cells:          19624
Number of sequential cells:              4124
Number of macros/black boxes:               0
Number of buf/inv:                       4452
Number of references:                       4
Combinational area:             150305.605904
Buf/Inv area:                    20301.100731
Noncombinational area:          105379.876371
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                255685.482275
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------
ysyx_210092                       255685.4823    100.0     753.0880       0.0000  0.0000  ysyx_210092
my_axi_rw                          17056.0986      6.7   10591.6448    6464.4538  0.0000  ysyx_210092_axi_rw_0
my_cpu                            236206.0541     92.4       6.7240       0.0000  0.0000  ysyx_210092_cpu_0
my_cpu/my_ex2mem                   13915.9907      5.4    4533.3208    9382.6699  0.0000  ysyx_210092_ex2mem_0
my_cpu/my_ex_top                   27557.6416     10.8    6952.6160    3270.5537  0.0000  ysyx_210092_ex_top_0
my_cpu/my_ex_top/my_ex_core        16857.0679      6.6    4077.4336       0.0000  0.0000  ysyx_210092_ex_core_0
my_cpu/my_ex_top/my_ex_core/my_ex_alu
                                    6744.1720      2.6    6744.1720       0.0000  0.0000  ysyx_210092_ex_alu_0
my_cpu/my_ex_top/my_ex_core/my_ex_shifter
                                    5389.9584      2.1    5389.9584       0.0000  0.0000  ysyx_210092_ex_shifter_0
my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen
                                     215.1680      0.1     215.1680       0.0000  0.0000  ysyx_210092_ex_wordgen_4
my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen
                                     215.1680      0.1     215.1680       0.0000  0.0000  ysyx_210092_ex_wordgen_3
my_cpu/my_ex_top/my_ex_core/rs2_ex_wordgen
                                     215.1680      0.1     215.1680       0.0000  0.0000  ysyx_210092_ex_wordgen_5
my_cpu/my_ex_top/my_ex_forward       477.4040      0.2     477.4040       0.0000  0.0000  ysyx_210092_ex_forward_0
my_cpu/my_id2ex                    17009.0308      6.7    5509.6456   11499.3852  0.0000  ysyx_210092_id2ex_0
my_cpu/my_id_top                  115890.8311     45.3    8215.3832       0.0000  0.0000  ysyx_210092_id_top_0
my_cpu/my_id_top/my_id_branchjudge
                                    2530.9136      1.0    2530.9136       0.0000  0.0000  ysyx_210092_id_branchjudge_0
my_cpu/my_id_top/my_id_control       757.1224      0.3     757.1224       0.0000  0.0000  ysyx_210092_id_control_0
my_cpu/my_id_top/my_id_forward       687.1928      0.3     687.1928       0.0000  0.0000  ysyx_210092_id_forward_0
my_cpu/my_id_top/my_id_immgen        463.9560      0.2     463.9560       0.0000  0.0000  ysyx_210092_id_immgen_0
my_cpu/my_id_top/my_id_regfile    103236.2631     40.4   52542.6806   50693.5825  0.0000  ysyx_210092_id_regfile_0
my_cpu/my_if2id                     3649.7873      1.4    1222.4232    2427.3641  0.0000  ysyx_210092_if2id_0
my_cpu/my_if_top                    5532.5072      2.2    3080.9368       0.0000  0.0000  ysyx_210092_if_top_0
my_cpu/my_if_top/my_if_pc           2451.5705      1.0     816.2936    1635.2769  0.0000  ysyx_210092_if_pc_0
my_cpu/my_mem2wb                    5165.3769      2.0    1690.4136    3474.9633  0.0000  ysyx_210092_mem2wb_0
my_cpu/my_mem_top                  47205.1701     18.5    2802.5632       0.0000  0.0000  ysyx_210092_mem_top_0
my_cpu/my_mem_top/my_mem_clint      8801.7161      3.4    5454.5088    3347.2073  0.0000  ysyx_210092_mem_clint_0
my_cpu/my_mem_top/my_mem_clint_dstb
                                    2384.3304      0.9    2384.3304       0.0000  0.0000  ysyx_210092_mem_clint_dstb_0
my_cpu/my_mem_top/my_mem_csr       28209.8699     11.0   16762.9319   11446.9380  0.0000  ysyx_210092_mem_csr_0
my_cpu/my_mem_top/my_mem_forward     166.7552      0.1     166.7552       0.0000  0.0000  ysyx_210092_mem_forward_0
my_cpu/my_mem_top/my_mem_interface
                                    4839.9352      1.9    3179.1072    1660.8281  0.0000  ysyx_210092_mem_interface_0
my_cpu/my_pipeline_ctrl              272.9944      0.1     196.3408      76.6536  0.0000  ysyx_210092_pipeline_ctrl_0
my_if_mem_arbiter                   1670.2416      0.7    1670.2416       0.0000  0.0000  ysyx_210092_if_mem_arbiter_0
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------
Total                                                   150305.6059  105379.8764  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210092
Date   : Sun Oct 24 19:36:59 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: my_cpu/my_mem2wb/rd_index_r_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_ex2mem/rd_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_mem2wb/rd_index_r_reg_1_/CK (LVT_DQHDV2)    0.0000    0.0000 #   0.0000 r
  my_cpu/my_mem2wb/rd_index_r_reg_1_/Q (LVT_DQHDV2)     0.2199    0.3549     0.3549 f
  my_cpu/my_mem2wb/mem2wb_rd_index_o[1] (net)
                                               15                 0.0000     0.3549 f
  my_cpu/my_mem2wb/mem2wb_rd_index_o[1] (ysyx_210092_mem2wb_0)    0.0000     0.3549 f
  my_cpu/mem2wb_rd_index_o[1] (net)                               0.0000     0.3549 f
  my_cpu/my_ex_top/ex_top_mem2wb_rd_index_i[1] (ysyx_210092_ex_top_0)
                                                                  0.0000     0.3549 f
  my_cpu/my_ex_top/ex_top_mem2wb_rd_index_i[1] (net)              0.0000     0.3549 f
  my_cpu/my_ex_top/my_ex_forward/ex_forward_mem2wb_rd_index_i[1] (ysyx_210092_ex_forward_0)
                                                                  0.0000     0.3549 f
  my_cpu/my_ex_top/my_ex_forward/ex_forward_mem2wb_rd_index_i[1] (net)
                                                                  0.0000     0.3549 f
  my_cpu/my_ex_top/my_ex_forward/U34/A2 (LVT_OR3HDV2)   0.2199    0.0000     0.3549 f
  my_cpu/my_ex_top/my_ex_forward/U34/Z (LVT_OR3HDV2)    0.0748    0.2501     0.6050 f
  my_cpu/my_ex_top/my_ex_forward/n23 (net)      1                 0.0000     0.6050 f
  my_cpu/my_ex_top/my_ex_forward/U35/A1 (LVT_OR3HDV4)   0.0748    0.0000     0.6050 f
  my_cpu/my_ex_top/my_ex_forward/U35/Z (LVT_OR3HDV4)    0.0643    0.1714     0.7764 f
  my_cpu/my_ex_top/my_ex_forward/n36 (net)      2                 0.0000     0.7764 f
  my_cpu/my_ex_top/my_ex_forward/U44/A1 (LVT_NAND4HDV1)
                                                        0.0643    0.0000     0.7764 f
  my_cpu/my_ex_top/my_ex_forward/U44/ZN (LVT_NAND4HDV1)
                                                        0.1245    0.0587     0.8351 r
  my_cpu/my_ex_top/my_ex_forward/n42 (net)      1                 0.0000     0.8351 r
  my_cpu/my_ex_top/my_ex_forward/U25/A1 (LVT_NOR3HDV1)
                                                        0.1245    0.0000     0.8351 r
  my_cpu/my_ex_top/my_ex_forward/U25/ZN (LVT_NOR3HDV1)
                                                        0.0523    0.0468     0.8820 f
  my_cpu/my_ex_top/my_ex_forward/n45 (net)      1                 0.0000     0.8820 f
  my_cpu/my_ex_top/my_ex_forward/U24/A1 (LVT_AND4HDV2)
                                                        0.0523    0.0000     0.8820 f
  my_cpu/my_ex_top/my_ex_forward/U24/Z (LVT_AND4HDV2)   0.0793    0.1405     1.0225 f
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_mem2wb_o (net)
                                                4                 0.0000     1.0225 f
  my_cpu/my_ex_top/my_ex_forward/U12/B1 (LVT_INOR2HDV2)
                                                        0.0793    0.0000     1.0225 f
  my_cpu/my_ex_top/my_ex_forward/U12/ZN (LVT_INOR2HDV2)
                                                        0.0997    0.0818     1.1042 r
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_id2ex_o (net)
                                                2                 0.0000     1.1042 r
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_id2ex_o (ysyx_210092_ex_forward_0)
                                                                  0.0000     1.1042 r
  my_cpu/my_ex_top/ex_forward_ex_rs1_src_id2ex_o (net)            0.0000     1.1042 r
  my_cpu/my_ex_top/U21/A1 (LVT_INOR2HDV1)               0.0997    0.0000     1.1042 r
  my_cpu/my_ex_top/U21/ZN (LVT_INOR2HDV1)               0.1815    0.1520     1.2562 r
  my_cpu/my_ex_top/n498 (net)                   2                 0.0000     1.2562 r
  my_cpu/my_ex_top/U26/I (LVT_BUFHDV4)                  0.1815    0.0000     1.2562 r
  my_cpu/my_ex_top/U26/Z (LVT_BUFHDV4)                  0.2798    0.2337     1.4899 r
  my_cpu/my_ex_top/n760 (net)                  31                 0.0000     1.4899 r
  my_cpu/my_ex_top/U885/A1 (LVT_NAND2HDV1)              0.2798    0.0000     1.4899 r
  my_cpu/my_ex_top/U885/ZN (LVT_NAND2HDV1)              0.0980    0.0779     1.5679 f
  my_cpu/my_ex_top/n737 (net)                   1                 0.0000     1.5679 f
  my_cpu/my_ex_top/U887/B (LVT_OAI211HDV1)              0.0980    0.0000     1.5679 f
  my_cpu/my_ex_top/U887/ZN (LVT_OAI211HDV1)             0.2362    0.0782     1.6461 r
  my_cpu/my_ex_top/ex_top_rs1_data_o[1] (net)
                                                3                 0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/ex_core_rs1_data_i[1] (ysyx_210092_ex_core_0)
                                                                  0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/ex_core_rs1_data_i[1] (net)         0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_wordgen_src_data_i[1] (ysyx_210092_ex_wordgen_3)
                                                                  0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_wordgen_src_data_i[1] (net)
                                                                  0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/U3/A1 (LVT_AND2HDV1)
                                                        0.2362    0.0000     1.6461 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/U3/Z (LVT_AND2HDV1)
                                                        0.0610    0.1401     1.7862 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_res_data_o[1] (net)
                                                1                 0.0000     1.7862 r
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_res_data_o[1] (ysyx_210092_ex_wordgen_3)
                                                                  0.0000     1.7862 r
  my_cpu/my_ex_top/my_ex_core/ex_wordgen_rs1_data_o[1] (net)      0.0000     1.7862 r
  my_cpu/my_ex_top/my_ex_core/U381/I0 (LVT_MUX2HDV1)    0.0610    0.0000     1.7862 r
  my_cpu/my_ex_top/my_ex_core/U381/Z (LVT_MUX2HDV1)     0.1546    0.2056     1.9918 r
  my_cpu/my_ex_top/my_ex_core/rs1_data[1] (net)
                                                5                 0.0000     1.9918 r
  my_cpu/my_ex_top/my_ex_core/U382/I1 (LVT_MUX2HDV1)    0.1546    0.0000     1.9918 r
  my_cpu/my_ex_top/my_ex_core/U382/Z (LVT_MUX2HDV1)     0.1177    0.1997     2.1915 r
  my_cpu/my_ex_top/my_ex_core/ex_alu_op1_i[1] (net)
                                                3                 0.0000     2.1915 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_op1_i[1] (ysyx_210092_ex_alu_0)
                                                                  0.0000     2.1915 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_op1_i[1] (net)     0.0000     2.1915 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U87/A1 (LVT_NAND2HDV1)
                                                        0.1177    0.0000     2.1915 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U87/ZN (LVT_NAND2HDV1)
                                                        0.1140    0.0921     2.2836 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n280 (net)
                                                3                 0.0000     2.2836 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U89/A2 (LVT_OAI21HDV1)
                                                        0.1140    0.0000     2.2836 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U89/ZN (LVT_OAI21HDV1)
                                                        0.1484    0.1176     2.4012 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n28 (net)
                                                1                 0.0000     2.4012 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U90/B (LVT_AOI21HDV1)
                                                        0.1484    0.0000     2.4012 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U90/ZN (LVT_AOI21HDV1)
                                                        0.1145    0.0617     2.4629 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n353 (net)
                                                2                 0.0000     2.4629 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U11/A1 (LVT_OAI21HDV1)
                                                        0.1145    0.0000     2.4629 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U11/ZN (LVT_OAI21HDV1)
                                                        0.2065    0.1463     2.6092 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n269 (net)
                                                2                 0.0000     2.6092 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U159/A1 (LVT_AOI21HDV2)
                                                        0.2065    0.0000     2.6092 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U159/ZN (LVT_AOI21HDV2)
                                                        0.1107    0.0978     2.7071 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n207 (net)
                                                2                 0.0000     2.7071 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U252/A1 (LVT_OAI21HDV2)
                                                        0.1107    0.0000     2.7071 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U252/ZN (LVT_OAI21HDV2)
                                                        0.1706    0.1251     2.8321 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n469 (net)
                                                2                 0.0000     2.8321 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U268/A2 (LVT_AOI21HDV2)
                                                        0.1706    0.0000     2.8321 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U268/ZN (LVT_AOI21HDV2)
                                                        0.0986    0.0883     2.9205 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n392 (net)
                                                2                 0.0000     2.9205 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U33/A1 (LVT_OAI21HDV2)
                                                        0.0986    0.0000     2.9205 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U33/ZN (LVT_OAI21HDV2)
                                                        0.1830    0.1294     3.0499 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n403 (net)
                                                2                 0.0000     3.0499 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U316/A1 (LVT_AOI21HDV2)
                                                        0.1830    0.0000     3.0499 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U316/ZN (LVT_AOI21HDV2)
                                                        0.1125    0.1007     3.1506 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n464 (net)
                                                2                 0.0000     3.1506 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U34/A1 (LVT_OAI21HDV2)
                                                        0.1125    0.0000     3.1506 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U34/ZN (LVT_OAI21HDV2)
                                                        0.1841    0.1330     3.2836 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n375 (net)
                                                2                 0.0000     3.2836 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U326/A1 (LVT_AOI21HDV2)
                                                        0.1841    0.0000     3.2836 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U326/ZN (LVT_AOI21HDV2)
                                                        0.1127    0.1008     3.3844 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n387 (net)
                                                2                 0.0000     3.3844 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U331/A1 (LVT_OAI21HDV2)
                                                        0.1127    0.0000     3.3844 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U331/ZN (LVT_OAI21HDV2)
                                                        0.1959    0.1398     3.5241 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n366 (net)
                                                2                 0.0000     3.5241 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U337/A1 (LVT_AOI21HDV4)
                                                        0.1959    0.0000     3.5241 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U337/ZN (LVT_AOI21HDV4)
                                                        0.1009    0.0896     3.6137 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n425 (net)
                                                2                 0.0000     3.6137 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U342/A1 (LVT_OAI21HDV4)
                                                        0.1009    0.0000     3.6137 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U342/ZN (LVT_OAI21HDV4)
                                                        0.1380    0.1046     3.7183 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n497 (net)
                                                2                 0.0000     3.7183 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U348/A1 (LVT_AOI21HDV4)
                                                        0.1380    0.0000     3.7183 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U348/ZN (LVT_AOI21HDV4)
                                                        0.0893    0.0792     3.7974 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n823 (net)
                                                2                 0.0000     3.7974 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U352/A1 (LVT_OAI21HDV4)
                                                        0.0893    0.0000     3.7974 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U352/ZN (LVT_OAI21HDV4)
                                                        0.1502    0.1090     3.9064 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n750 (net)
                                                2                 0.0000     3.9064 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U6/A1 (LVT_AOI21HDV4)
                                                        0.1502    0.0000     3.9064 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U6/ZN (LVT_AOI21HDV4)
                                                        0.0918    0.0816     3.9880 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n790 (net)
                                                2                 0.0000     3.9880 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U360/A1 (LVT_OAI21HDV4)
                                                        0.0918    0.0000     3.9880 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U360/ZN (LVT_OAI21HDV4)
                                                        0.1257    0.0961     4.0842 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n758 (net)
                                                2                 0.0000     4.0842 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U366/A1 (LVT_AOI21HDV1)
                                                        0.1257    0.0000     4.0842 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U366/ZN (LVT_AOI21HDV1)
                                                        0.1258    0.1045     4.1886 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n807 (net)
                                                2                 0.0000     4.1886 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U369/A1 (LVT_OAI21HDV2)
                                                        0.1258    0.0000     4.1886 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U369/ZN (LVT_OAI21HDV2)
                                                        0.1755    0.1310     4.3196 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n772 (net)
                                                2                 0.0000     4.3196 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U375/A1 (LVT_AOI21HDV1)
                                                        0.1755    0.0000     4.3196 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U375/ZN (LVT_AOI21HDV1)
                                                        0.1559    0.1328     4.4524 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n781 (net)
                                                2                 0.0000     4.4524 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U378/A1 (LVT_OAI21HDV4)
                                                        0.1559    0.0000     4.4524 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U378/ZN (LVT_OAI21HDV4)
                                                        0.1407    0.1158     4.5681 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n798 (net)
                                                2                 0.0000     4.5681 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U384/A1 (LVT_AO21HDV4)
                                                        0.1407    0.0000     4.5681 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U384/Z (LVT_AO21HDV4)
                                                        0.0451    0.1266     4.6947 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n763 (net)
                                                1                 0.0000     4.6947 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U853/CI (LVT_AD1HDV1)
                                                        0.0451    0.0000     4.6947 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U853/CO (LVT_AD1HDV1)
                                                        0.1247    0.1792     4.8739 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n812 (net)
                                                1                 0.0000     4.8739 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U890/CI (LVT_AD1HDV1)
                                                        0.1247    0.0000     4.8739 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U890/CO (LVT_AD1HDV1)
                                                        0.1247    0.1969     5.0708 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n837 (net)
                                                1                 0.0000     5.0708 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U903/CI (LVT_AD1HDV1)
                                                        0.1247    0.0000     5.0708 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U903/CO (LVT_AD1HDV1)
                                                        0.1284    0.1994     5.2702 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n196 (net)
                                                1                 0.0000     5.2702 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U390/A1 (LVT_XOR2HDV2)
                                                        0.1284    0.0000     5.2702 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U390/Z (LVT_XOR2HDV2)
                                                        0.0604    0.1417     5.4119 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n206 (net)
                                                1                 0.0000     5.4119 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U400/A1 (LVT_IOA21HDV2)
                                                        0.0604    0.0000     5.4119 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U400/ZN (LVT_IOA21HDV2)
                                                        0.0617    0.1205     5.5324 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_res_data_o[0] (net)
                                                1                 0.0000     5.5324 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_res_data_o[0] (ysyx_210092_ex_alu_0)
                                                                  0.0000     5.5324 f
  my_cpu/my_ex_top/my_ex_core/ex_alu_res_data_o[0] (net)          0.0000     5.5324 f
  my_cpu/my_ex_top/my_ex_core/U61/A1 (LVT_NAND2HDV1)    0.0617    0.0000     5.5324 f
  my_cpu/my_ex_top/my_ex_core/U61/ZN (LVT_NAND2HDV1)    0.1115    0.0521     5.5845 r
  my_cpu/my_ex_top/my_ex_core/n158 (net)        1                 0.0000     5.5845 r
  my_cpu/my_ex_top/my_ex_core/U63/A1 (LVT_NAND2HDV2)    0.1115    0.0000     5.5845 r
  my_cpu/my_ex_top/my_ex_core/U63/ZN (LVT_NAND2HDV2)    0.0624    0.0562     5.6407 f
  my_cpu/my_ex_top/my_ex_core/res_pre[0] (net)
                                                2                 0.0000     5.6407 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_wordgen_src_data_i[0] (ysyx_210092_ex_wordgen_4)
                                                                  0.0000     5.6407 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_wordgen_src_data_i[0] (net)
                                                                  0.0000     5.6407 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/U18/A1 (LVT_AND2HDV2)
                                                        0.0624    0.0000     5.6407 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/U18/Z (LVT_AND2HDV2)
                                                        0.0447    0.1008     5.7415 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_res_data_o[0] (net)
                                                1                 0.0000     5.7415 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_res_data_o[0] (ysyx_210092_ex_wordgen_4)
                                                                  0.0000     5.7415 f
  my_cpu/my_ex_top/my_ex_core/ex_wordgen_res_pre_data_o[0] (net)
                                                                  0.0000     5.7415 f
  my_cpu/my_ex_top/my_ex_core/U432/I1 (LVT_MUX2HDV2)    0.0447    0.0000     5.7415 f
  my_cpu/my_ex_top/my_ex_core/U432/Z (LVT_MUX2HDV2)     0.0605    0.1576     5.8990 f
  my_cpu/my_ex_top/my_ex_core/ex_core_res_data_o[0] (net)
                                                1                 0.0000     5.8990 f
  my_cpu/my_ex_top/my_ex_core/ex_core_res_data_o[0] (ysyx_210092_ex_core_0)
                                                                  0.0000     5.8990 f
  my_cpu/my_ex_top/ex_core_res_data_o[0] (net)                    0.0000     5.8990 f
  my_cpu/my_ex_top/U912/I0 (LVT_MUX2HDV2)               0.0605    0.0000     5.8990 f
  my_cpu/my_ex_top/U912/Z (LVT_MUX2HDV2)                0.0706    0.1724     6.0714 f
  my_cpu/my_ex_top/ex_top_rd_data_o[0] (net)
                                                1                 0.0000     6.0714 f
  my_cpu/my_ex_top/ex_top_rd_data_o[0] (ysyx_210092_ex_top_0)     0.0000     6.0714 f
  my_cpu/ex_top_rd_data_o[0] (net)                                0.0000     6.0714 f
  my_cpu/my_ex2mem/ex2mem_rd_data_i[0] (ysyx_210092_ex2mem_0)     0.0000     6.0714 f
  my_cpu/my_ex2mem/ex2mem_rd_data_i[0] (net)                      0.0000     6.0714 f
  my_cpu/my_ex2mem/U16/B1 (LVT_AO22HDV4)                0.0706    0.0000     6.0714 f
  my_cpu/my_ex2mem/U16/Z (LVT_AO22HDV4)                 0.0504    0.1412     6.2126 f
  my_cpu/my_ex2mem/n70 (net)                    1                 0.0000     6.2126 f
  my_cpu/my_ex2mem/rd_data_r_reg_0_/D (LVT_DQHDV2)      0.0504    0.0000     6.2126 f
  data arrival time                                                          6.2126
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_ex2mem/rd_data_r_reg_0_/CK (LVT_DQHDV2)               0.0000     6.3500 r
  library setup time                                             -0.1356     6.2144
  data required time                                                         6.2144
  ------------------------------------------------------------------------------------
  data required time                                                         6.2144
  data arrival time                                                         -6.2126
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0018
  Startpoint: my_cpu/my_if2id/inst_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_if2id/inst_r_reg_3_/CK (LVT_DQHDV2)         0.0000    0.0000 #   0.0000 r
  my_cpu/my_if2id/inst_r_reg_3_/Q (LVT_DQHDV2)          0.1175    0.2673     0.2673 f
  my_cpu/my_if2id/if2id_inst_o[3] (net)         6                 0.0000     0.2673 f
  my_cpu/my_if2id/if2id_inst_o[3] (ysyx_210092_if2id_0)           0.0000     0.2673 f
  my_cpu/if2id_inst_o[3] (net)                                    0.0000     0.2673 f
  my_cpu/my_id_top/id_top_inst_i[3] (ysyx_210092_id_top_0)        0.0000     0.2673 f
  my_cpu/my_id_top/id_top_inst_i[3] (net)                         0.0000     0.2673 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[3] (ysyx_210092_id_control_0)
                                                                  0.0000     0.2673 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[3] (net)     0.0000     0.2673 f
  my_cpu/my_id_top/my_id_control/U44/I (LVT_INHDV1)     0.1175    0.0000     0.2673 f
  my_cpu/my_id_top/my_id_control/U44/ZN (LVT_INHDV1)    0.1102    0.0878     0.3551 r
  my_cpu/my_id_top/my_id_control/n7 (net)       3                 0.0000     0.3551 r
  my_cpu/my_id_top/my_id_control/U46/A2 (LVT_NAND3HDV2)
                                                        0.1102    0.0000     0.3551 r
  my_cpu/my_id_top/my_id_control/U46/ZN (LVT_NAND3HDV2)
                                                        0.1193    0.0940     0.4491 f
  my_cpu/my_id_top/my_id_control/n22 (net)      2                 0.0000     0.4491 f
  my_cpu/my_id_top/my_id_control/U47/I (LVT_INHDV2)     0.1193    0.0000     0.4491 f
  my_cpu/my_id_top/my_id_control/U47/ZN (LVT_INHDV2)    0.0732    0.0626     0.5117 r
  my_cpu/my_id_top/my_id_control/n56 (net)      2                 0.0000     0.5117 r
  my_cpu/my_id_top/my_id_control/U48/A1 (LVT_NAND2HDV2)
                                                        0.0732    0.0000     0.5117 r
  my_cpu/my_id_top/my_id_control/U48/ZN (LVT_NAND2HDV2)
                                                        0.1139    0.0873     0.5990 f
  my_cpu/my_id_top/my_id_control/id_control_inst_csr_o_BAR (net)
                                                5                 0.0000     0.5990 f
  my_cpu/my_id_top/my_id_control/U6/I (LVT_INHDV2)      0.1139    0.0000     0.5990 f
  my_cpu/my_id_top/my_id_control/U6/ZN (LVT_INHDV2)     0.0568    0.0495     0.6485 r
  my_cpu/my_id_top/my_id_control/n11 (net)      1                 0.0000     0.6485 r
  my_cpu/my_id_top/my_id_control/U5/A1 (LVT_NAND2HDV2)
                                                        0.0568    0.0000     0.6485 r
  my_cpu/my_id_top/my_id_control/U5/ZN (LVT_NAND2HDV2)
                                                        0.0970    0.0616     0.7101 f
  my_cpu/my_id_top/my_id_control/id_control_csr_ctrl_o[2] (net)
                                                3                 0.0000     0.7101 f
  my_cpu/my_id_top/my_id_control/U123/A1 (LVT_OAI21HDV2)
                                                        0.0970    0.0000     0.7101 f
  my_cpu/my_id_top/my_id_control/U123/ZN (LVT_OAI21HDV2)
                                                        0.2260    0.1517     0.8619 r
  my_cpu/my_id_top/my_id_control/id_control_rs1_en_o (net)
                                                4                 0.0000     0.8619 r
  my_cpu/my_id_top/my_id_control/id_control_rs1_en_o (ysyx_210092_id_control_0)
                                                                  0.0000     0.8619 r
  my_cpu/my_id_top/id_top_rs1_en_o (net)                          0.0000     0.8619 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs1_en_i (ysyx_210092_id_regfile_0)
                                                                  0.0000     0.8619 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs1_en_i (net)        0.0000     0.8619 r
  my_cpu/my_id_top/my_id_regfile/U5734/A1 (LVT_NAND2HDV1)
                                                        0.2260    0.0000     0.8619 r
  my_cpu/my_id_top/my_id_regfile/U5734/ZN (LVT_NAND2HDV1)
                                                        0.0935    0.0773     0.9392 f
  my_cpu/my_id_top/my_id_regfile/n3645 (net)
                                                1                 0.0000     0.9392 f
  my_cpu/my_id_top/my_id_regfile/U101/I (LVT_BUFHDV4)   0.0935    0.0000     0.9392 f
  my_cpu/my_id_top/my_id_regfile/U101/Z (LVT_BUFHDV4)   0.2254    0.2245     1.1637 f
  my_cpu/my_id_top/my_id_regfile/n70 (net)     25                 0.0000     1.1637 f
  my_cpu/my_id_top/my_id_regfile/U5822/A1 (LVT_NOR2HDV2)
                                                        0.2254    0.0000     1.1637 f
  my_cpu/my_id_top/my_id_regfile/U5822/ZN (LVT_NOR2HDV2)
                                                        0.3865    0.2652     1.4289 r
  my_cpu/my_id_top/my_id_regfile/n3826 (net)
                                               10                 0.0000     1.4289 r
  my_cpu/my_id_top/my_id_regfile/U191/I (LVT_BUFHDV1)   0.3865    0.0000     1.4289 r
  my_cpu/my_id_top/my_id_regfile/U191/Z (LVT_BUFHDV1)   0.4490    0.3406     1.7695 r
  my_cpu/my_id_top/my_id_regfile/n7136 (net)
                                               18                 0.0000     1.7695 r
  my_cpu/my_id_top/my_id_regfile/U5824/A1 (LVT_AOI22HDV1)
                                                        0.4490    0.0000     1.7695 r
  my_cpu/my_id_top/my_id_regfile/U5824/ZN (LVT_AOI22HDV1)
                                                        0.1864    0.1396     1.9091 f
  my_cpu/my_id_top/my_id_regfile/n3694 (net)
                                                1                 0.0000     1.9091 f
  my_cpu/my_id_top/my_id_regfile/U5833/A2 (LVT_NAND4HDV1)
                                                        0.1864    0.0000     1.9091 f
  my_cpu/my_id_top/my_id_regfile/U5833/ZN (LVT_NAND4HDV1)
                                                        0.1163    0.0931     2.0022 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs1_data_o[0] (net)
                                                1                 0.0000     2.0022 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs1_data_o[0] (ysyx_210092_id_regfile_0)
                                                                  0.0000     2.0022 r
  my_cpu/my_id_top/id_regfile_rs1_data_o[0] (net)                 0.0000     2.0022 r
  my_cpu/my_id_top/U492/A2 (LVT_NAND2HDV1)              0.1163    0.0000     2.0022 r
  my_cpu/my_id_top/U492/ZN (LVT_NAND2HDV1)              0.1107    0.0602     2.0624 f
  my_cpu/my_id_top/n183 (net)                   1                 0.0000     2.0624 f
  my_cpu/my_id_top/U9/B (LVT_OAI211HDV1)                0.1107    0.0000     2.0624 f
  my_cpu/my_id_top/U9/ZN (LVT_OAI211HDV1)               0.3386    0.1078     2.1702 r
  my_cpu/my_id_top/id_top_rs1_data_o[0] (net)
                                                4                 0.0000     2.1702 r
  my_cpu/my_id_top/U494/I1 (LVT_MUX2HDV1)               0.3386    0.0000     2.1702 r
  my_cpu/my_id_top/U494/Z (LVT_MUX2HDV1)                0.0906    0.2106     2.3809 r
  my_cpu/my_id_top/n184 (net)                   2                 0.0000     2.3809 r
  my_cpu/my_id_top/U496/A1 (LVT_NAND2HDV1)              0.0906    0.0000     2.3809 r
  my_cpu/my_id_top/U496/ZN (LVT_NAND2HDV1)              0.1207    0.0765     2.4574 f
  my_cpu/my_id_top/n747 (net)                   3                 0.0000     2.4574 f
  my_cpu/my_id_top/U633/A2 (LVT_OAI21HDV1)              0.1207    0.0000     2.4574 f
  my_cpu/my_id_top/U633/ZN (LVT_OAI21HDV1)              0.1951    0.1446     2.6020 r
  my_cpu/my_id_top/n733 (net)                   2                 0.0000     2.6020 r
  my_cpu/my_id_top/U637/A2 (LVT_AOI21HDV1)              0.1951    0.0000     2.6020 r
  my_cpu/my_id_top/U637/ZN (LVT_AOI21HDV1)              0.1150    0.1011     2.7031 f
  my_cpu/my_id_top/n709 (net)                   2                 0.0000     2.7031 f
  my_cpu/my_id_top/U656/A1 (LVT_OAI21HDV1)              0.1150    0.0000     2.7031 f
  my_cpu/my_id_top/U656/ZN (LVT_OAI21HDV1)              0.1925    0.1385     2.8416 r
  my_cpu/my_id_top/n654 (net)                   2                 0.0000     2.8416 r
  my_cpu/my_id_top/U695/A1 (LVT_AOI21HDV1)              0.1925    0.0000     2.8416 r
  my_cpu/my_id_top/U695/ZN (LVT_AOI21HDV1)              0.1203    0.1060     2.9476 f
  my_cpu/my_id_top/n551 (net)                   2                 0.0000     2.9476 f
  my_cpu/my_id_top/U773/A1 (LVT_OAI21HDV1)              0.1203    0.0000     2.9476 f
  my_cpu/my_id_top/U773/ZN (LVT_OAI21HDV1)              0.1929    0.1399     3.0875 r
  my_cpu/my_id_top/n481 (net)                   2                 0.0000     3.0875 r
  my_cpu/my_id_top/U44/A1 (LVT_AOI21HDV1)               0.1929    0.0000     3.0875 r
  my_cpu/my_id_top/U44/ZN (LVT_AOI21HDV1)               0.1362    0.1198     3.2073 f
  my_cpu/my_id_top/n480 (net)                   2                 0.0000     3.2073 f
  my_cpu/my_id_top/U826/A1 (LVT_OAI21HDV2)              0.1362    0.0000     3.2073 f
  my_cpu/my_id_top/U826/ZN (LVT_OAI21HDV2)              0.1861    0.1392     3.3466 r
  my_cpu/my_id_top/n475 (net)                   2                 0.0000     3.3466 r
  my_cpu/my_id_top/U8/A1 (LVT_AOI21HDV2)                0.1861    0.0000     3.3466 r
  my_cpu/my_id_top/U8/ZN (LVT_AOI21HDV2)                0.1131    0.1011     3.4476 f
  my_cpu/my_id_top/n471 (net)                   2                 0.0000     3.4476 f
  my_cpu/my_id_top/U110/A1 (LVT_OAI21HDV2)              0.1131    0.0000     3.4476 f
  my_cpu/my_id_top/U110/ZN (LVT_OAI21HDV2)              0.1863    0.1332     3.5808 r
  my_cpu/my_id_top/n466 (net)                   2                 0.0000     3.5808 r
  my_cpu/my_id_top/U45/A1 (LVT_AOI21HDV2)               0.1863    0.0000     3.5808 r
  my_cpu/my_id_top/U45/ZN (LVT_AOI21HDV2)               0.1132    0.1011     3.6819 f
  my_cpu/my_id_top/n462 (net)                   2                 0.0000     3.6819 f
  my_cpu/my_id_top/U7/A1 (LVT_OAI21HDV2)                0.1132    0.0000     3.6819 f
  my_cpu/my_id_top/U7/ZN (LVT_OAI21HDV2)                0.1863    0.1332     3.8151 r
  my_cpu/my_id_top/n457 (net)                   2                 0.0000     3.8151 r
  my_cpu/my_id_top/U48/A1 (LVT_AOI21HDV2)               0.1863    0.0000     3.8151 r
  my_cpu/my_id_top/U48/ZN (LVT_AOI21HDV2)               0.1132    0.1011     3.9162 f
  my_cpu/my_id_top/n453 (net)                   2                 0.0000     3.9162 f
  my_cpu/my_id_top/U53/A1 (LVT_OAI21HDV2)               0.1132    0.0000     3.9162 f
  my_cpu/my_id_top/U53/ZN (LVT_OAI21HDV2)               0.1863    0.1332     4.0494 r
  my_cpu/my_id_top/n448 (net)                   2                 0.0000     4.0494 r
  my_cpu/my_id_top/U55/A1 (LVT_AOI21HDV2)               0.1863    0.0000     4.0494 r
  my_cpu/my_id_top/U55/ZN (LVT_AOI21HDV2)               0.1132    0.1011     4.1505 f
  my_cpu/my_id_top/n444 (net)                   2                 0.0000     4.1505 f
  my_cpu/my_id_top/U60/A1 (LVT_OAI21HDV2)               0.1132    0.0000     4.1505 f
  my_cpu/my_id_top/U60/ZN (LVT_OAI21HDV2)               0.1863    0.1332     4.2837 r
  my_cpu/my_id_top/n439 (net)                   2                 0.0000     4.2837 r
  my_cpu/my_id_top/U62/A1 (LVT_AOI21HDV2)               0.1863    0.0000     4.2837 r
  my_cpu/my_id_top/U62/ZN (LVT_AOI21HDV2)               0.1132    0.1011     4.3848 f
  my_cpu/my_id_top/n435 (net)                   2                 0.0000     4.3848 f
  my_cpu/my_id_top/U67/A1 (LVT_OAI21HDV2)               0.1132    0.0000     4.3848 f
  my_cpu/my_id_top/U67/ZN (LVT_OAI21HDV2)               0.1863    0.1332     4.5180 r
  my_cpu/my_id_top/n430 (net)                   2                 0.0000     4.5180 r
  my_cpu/my_id_top/U69/A1 (LVT_AOI21HDV2)               0.1863    0.0000     4.5180 r
  my_cpu/my_id_top/U69/ZN (LVT_AOI21HDV2)               0.1283    0.1144     4.6324 f
  my_cpu/my_id_top/n426 (net)                   2                 0.0000     4.6324 f
  my_cpu/my_id_top/U834/A1 (LVT_OAI21HDV4)              0.1283    0.0000     4.6324 f
  my_cpu/my_id_top/U834/ZN (LVT_OAI21HDV4)              0.1395    0.1082     4.7406 r
  my_cpu/my_id_top/n421 (net)                   2                 0.0000     4.7406 r
  my_cpu/my_id_top/U6/A1 (LVT_AOI21HDV2)                0.1395    0.0000     4.7406 r
  my_cpu/my_id_top/U6/ZN (LVT_AOI21HDV2)                0.1209    0.1035     4.8441 f
  my_cpu/my_id_top/n417 (net)                   2                 0.0000     4.8441 f
  my_cpu/my_id_top/U835/A1 (LVT_OAI21HDV4)              0.1209    0.0000     4.8441 f
  my_cpu/my_id_top/U835/ZN (LVT_OAI21HDV4)              0.1577    0.1171     4.9612 r
  my_cpu/my_id_top/n412 (net)                   2                 0.0000     4.9612 r
  my_cpu/my_id_top/U836/A1 (LVT_AOI21HDV4)              0.1577    0.0000     4.9612 r
  my_cpu/my_id_top/U836/ZN (LVT_AOI21HDV4)              0.0933    0.0831     5.0444 f
  my_cpu/my_id_top/n408 (net)                   2                 0.0000     5.0444 f
  my_cpu/my_id_top/U837/A1 (LVT_OAI21HDV4)              0.0933    0.0000     5.0444 f
  my_cpu/my_id_top/U837/ZN (LVT_OAI21HDV4)              0.1320    0.0951     5.1395 r
  my_cpu/my_id_top/n403 (net)                   2                 0.0000     5.1395 r
  my_cpu/my_id_top/U76/A1 (LVT_AO21HDV2)                0.1320    0.0000     5.1395 r
  my_cpu/my_id_top/U76/Z (LVT_AO21HDV2)                 0.0668    0.1525     5.2919 r
  my_cpu/my_id_top/n397 (net)                   1                 0.0000     5.2919 r
  my_cpu/my_id_top/U846/CI (LVT_AD1HDV1)                0.0668    0.0000     5.2919 r
  my_cpu/my_id_top/U846/CO (LVT_AD1HDV1)                0.1304    0.1848     5.4767 r
  my_cpu/my_id_top/n395 (net)                   1                 0.0000     5.4767 r
  my_cpu/my_id_top/U845/CI (LVT_AD1HDV1)                0.1304    0.0000     5.4767 r
  my_cpu/my_id_top/U845/CO (LVT_AD1HDV1)                0.1304    0.1981     5.6748 r
  my_cpu/my_id_top/n393 (net)                   1                 0.0000     5.6748 r
  my_cpu/my_id_top/U844/CI (LVT_AD1HDV1)                0.1304    0.0000     5.6748 r
  my_cpu/my_id_top/U844/CO (LVT_AD1HDV1)                0.1276    0.1962     5.8710 r
  my_cpu/my_id_top/n392 (net)                   1                 0.0000     5.8710 r
  my_cpu/my_id_top/U98/A1 (LVT_XOR2HDV1)                0.1276    0.0000     5.8710 r
  my_cpu/my_id_top/U98/Z (LVT_XOR2HDV1)                 0.0733    0.1565     6.0275 f
  my_cpu/my_id_top/id_top_jumpbranch_addr_o[63] (net)
                                                1                 0.0000     6.0275 f
  my_cpu/my_id_top/id_top_jumpbranch_addr_o[63] (ysyx_210092_id_top_0)
                                                                  0.0000     6.0275 f
  my_cpu/id_top_jumpbranch_addr_o[63] (net)                       0.0000     6.0275 f
  my_cpu/my_id2ex/id2ex_jumpbranch_addr_i[63] (ysyx_210092_id2ex_0)
                                                                  0.0000     6.0275 f
  my_cpu/my_id2ex/id2ex_jumpbranch_addr_i[63] (net)               0.0000     6.0275 f
  my_cpu/my_id2ex/U13/B1 (LVT_AO22HDV2)                 0.0733    0.0000     6.0275 f
  my_cpu/my_id2ex/U13/Z (LVT_AO22HDV2)                  0.0644    0.1686     6.1961 f
  my_cpu/my_id2ex/n71 (net)                     1                 0.0000     6.1961 f
  my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_/D (LVT_DQHDV1)
                                                        0.0644    0.0000     6.1961 f
  data arrival time                                                          6.1961
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_/CK (LVT_DQHDV1)       0.0000     6.3500 r
  library setup time                                             -0.1468     6.2032
  data required time                                                         6.2032
  ------------------------------------------------------------------------------------
  data required time                                                         6.2032
  data arrival time                                                         -6.1961
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0071
  Startpoint: my_cpu/my_if2id/inst_r_reg_21_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_id2ex/jumpbranch_en_r_reg
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_if2id/inst_r_reg_21_/CK (LVT_DQHDV1)        0.0000    0.0000 #   0.0000 r
  my_cpu/my_if2id/inst_r_reg_21_/Q (LVT_DQHDV1)         0.2817    0.3654     0.3654 r
  my_cpu/my_if2id/if2id_inst_o[21] (net)       12                 0.0000     0.3654 r
  my_cpu/my_if2id/if2id_inst_o[21] (ysyx_210092_if2id_0)          0.0000     0.3654 r
  my_cpu/if2id_inst_o[21] (net)                                   0.0000     0.3654 r
  my_cpu/my_id_top/id_top_inst_i[21] (ysyx_210092_id_top_0)       0.0000     0.3654 r
  my_cpu/my_id_top/id_top_inst_i[21] (net)                        0.0000     0.3654 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs2_index_i[1] (ysyx_210092_id_regfile_0)
                                                                  0.0000     0.3654 r
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs2_index_i[1] (net)
                                                                  0.0000     0.3654 r
  my_cpu/my_id_top/my_id_regfile/U12/I (LVT_INHDV1)     0.2817    0.0000     0.3654 r
  my_cpu/my_id_top/my_id_regfile/U12/ZN (LVT_INHDV1)    0.2094    0.1774     0.5429 f
  my_cpu/my_id_top/my_id_regfile/n2091 (net)
                                               10                 0.0000     0.5429 f
  my_cpu/my_id_top/my_id_regfile/U4088/A1 (LVT_NAND2HDV1)
                                                        0.2094    0.0000     0.5429 f
  my_cpu/my_id_top/my_id_regfile/U4088/ZN (LVT_NAND2HDV1)
                                                        0.2164    0.1615     0.7044 r
  my_cpu/my_id_top/my_id_regfile/n2125 (net)
                                                7                 0.0000     0.7044 r
  my_cpu/my_id_top/my_id_regfile/U4126/A2 (LVT_NOR2HDV2)
                                                        0.2164    0.0000     0.7044 r
  my_cpu/my_id_top/my_id_regfile/U4126/ZN (LVT_NOR2HDV2)
                                                        0.1645    0.1459     0.8503 f
  my_cpu/my_id_top/my_id_regfile/n3285 (net)
                                               12                 0.0000     0.8503 f
  my_cpu/my_id_top/my_id_regfile/U4127/I (LVT_INHDV1)   0.1645    0.0000     0.8503 f
  my_cpu/my_id_top/my_id_regfile/U4127/ZN (LVT_INHDV1)
                                                        0.3404    0.2314     1.0817 r
  my_cpu/my_id_top/my_id_regfile/n2225 (net)
                                               12                 0.0000     1.0817 r
  my_cpu/my_id_top/my_id_regfile/U4128/I (LVT_INHDV3)   0.3404    0.0000     1.0817 r
  my_cpu/my_id_top/my_id_regfile/U4128/ZN (LVT_INHDV3)
                                                        0.2625    0.2268     1.3085 f
  my_cpu/my_id_top/my_id_regfile/n3450 (net)
                                               29                 0.0000     1.3085 f
  my_cpu/my_id_top/my_id_regfile/U4129/B2 (LVT_AOI22HDV1)
                                                        0.2625    0.0000     1.3085 f
  my_cpu/my_id_top/my_id_regfile/U4129/ZN (LVT_AOI22HDV1)
                                                        0.1857    0.1554     1.4639 r
  my_cpu/my_id_top/my_id_regfile/n2104 (net)
                                                1                 0.0000     1.4639 r
  my_cpu/my_id_top/my_id_regfile/U4130/A4 (LVT_NAND4HDV1)
                                                        0.1857    0.0000     1.4639 r
  my_cpu/my_id_top/my_id_regfile/U4130/ZN (LVT_NAND4HDV1)
                                                        0.1435    0.1272     1.5911 f
  my_cpu/my_id_top/my_id_regfile/n2108 (net)
                                                1                 0.0000     1.5911 f
  my_cpu/my_id_top/my_id_regfile/U4131/A2 (LVT_OAI21HDV1)
                                                        0.1435    0.0000     1.5911 f
  my_cpu/my_id_top/my_id_regfile/U4131/ZN (LVT_OAI21HDV1)
                                                        0.1511    0.1219     1.7130 r
  my_cpu/my_id_top/my_id_regfile/n2110 (net)
                                                1                 0.0000     1.7130 r
  my_cpu/my_id_top/my_id_regfile/U4132/C (LVT_OAI211HDV1)
                                                        0.1511    0.0000     1.7130 r
  my_cpu/my_id_top/my_id_regfile/U4132/ZN (LVT_OAI211HDV1)
                                                        0.1503    0.1064     1.8194 f
  my_cpu/my_id_top/my_id_regfile/n2112 (net)
                                                1                 0.0000     1.8194 f
  my_cpu/my_id_top/my_id_regfile/U4133/B (LVT_AOI21HDV1)
                                                        0.1503    0.0000     1.8194 f
  my_cpu/my_id_top/my_id_regfile/U4133/ZN (LVT_AOI21HDV1)
                                                        0.1386    0.1053     1.9247 r
  my_cpu/my_id_top/my_id_regfile/n2130 (net)
                                                1                 0.0000     1.9247 r
  my_cpu/my_id_top/my_id_regfile/U4157/A1 (LVT_NAND4HDV1)
                                                        0.1386    0.0000     1.9247 r
  my_cpu/my_id_top/my_id_regfile/U4157/ZN (LVT_NAND4HDV1)
                                                        0.1429    0.1045     2.0292 f
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs2_data_o[0] (net)
                                                1                 0.0000     2.0292 f
  my_cpu/my_id_top/my_id_regfile/id_regfile_rs2_data_o[0] (ysyx_210092_id_regfile_0)
                                                                  0.0000     2.0292 f
  my_cpu/my_id_top/id_regfile_rs2_data_o[0] (net)                 0.0000     2.0292 f
  my_cpu/my_id_top/U1079/A2 (LVT_NAND2HDV1)             0.1429    0.0000     2.0292 f
  my_cpu/my_id_top/U1079/ZN (LVT_NAND2HDV1)             0.0820    0.0715     2.1006 r
  my_cpu/my_id_top/n750 (net)                   1                 0.0000     2.1006 r
  my_cpu/my_id_top/U115/B (LVT_OAI211HDV1)              0.0820    0.0000     2.1006 r
  my_cpu/my_id_top/U115/ZN (LVT_OAI211HDV1)             0.1631    0.1018     2.2024 f
  my_cpu/my_id_top/id_top_rs2_data_o[0] (net)
                                                2                 0.0000     2.2024 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_rs2_data_i[0] (ysyx_210092_id_branchjudge_0)
                                                                  0.0000     2.2024 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_rs2_data_i[0] (net)
                                                                  0.0000     2.2024 f
  my_cpu/my_id_top/my_id_branchjudge/U55/I (LVT_INHDV1)
                                                        0.1631    0.0000     2.2024 f
  my_cpu/my_id_top/my_id_branchjudge/U55/ZN (LVT_INHDV1)
                                                        0.0887    0.0760     2.2784 r
  my_cpu/my_id_top/my_id_branchjudge/n194 (net)
                                                2                 0.0000     2.2784 r
  my_cpu/my_id_top/my_id_branchjudge/U56/A2 (LVT_XNOR2HDV1)
                                                        0.0887    0.0000     2.2784 r
  my_cpu/my_id_top/my_id_branchjudge/U56/ZN (LVT_XNOR2HDV1)
                                                        0.0672    0.1932     2.4716 f
  my_cpu/my_id_top/my_id_branchjudge/n17 (net)
                                                1                 0.0000     2.4716 f
  my_cpu/my_id_top/my_id_branchjudge/U57/A4 (LVT_OR4HDV1)
                                                        0.0672    0.0000     2.4716 f
  my_cpu/my_id_top/my_id_branchjudge/U57/Z (LVT_OR4HDV1)
                                                        0.1054    0.3815     2.8531 f
  my_cpu/my_id_top/my_id_branchjudge/n21 (net)
                                                1                 0.0000     2.8531 f
  my_cpu/my_id_top/my_id_branchjudge/U58/A3 (LVT_OR3HDV1)
                                                        0.1054    0.0000     2.8531 f
  my_cpu/my_id_top/my_id_branchjudge/U58/Z (LVT_OR3HDV1)
                                                        0.0824    0.2694     3.1226 f
  my_cpu/my_id_top/my_id_branchjudge/n24 (net)
                                                1                 0.0000     3.1226 f
  my_cpu/my_id_top/my_id_branchjudge/U59/A4 (LVT_OR4HDV1)
                                                        0.0824    0.0000     3.1226 f
  my_cpu/my_id_top/my_id_branchjudge/U59/Z (LVT_OR4HDV1)
                                                        0.1065    0.3845     3.5070 f
  my_cpu/my_id_top/my_id_branchjudge/n37 (net)
                                                1                 0.0000     3.5070 f
  my_cpu/my_id_top/my_id_branchjudge/U75/A1 (LVT_OR4HDV2)
                                                        0.1065    0.0000     3.5070 f
  my_cpu/my_id_top/my_id_branchjudge/U75/Z (LVT_OR4HDV2)
                                                        0.0885    0.2584     3.7654 f
  my_cpu/my_id_top/my_id_branchjudge/n47 (net)
                                                1                 0.0000     3.7654 f
  my_cpu/my_id_top/my_id_branchjudge/U91/A1 (LVT_OR4HDV2)
                                                        0.0885    0.0000     3.7654 f
  my_cpu/my_id_top/my_id_branchjudge/U91/Z (LVT_OR4HDV2)
                                                        0.0885    0.2539     4.0193 f
  my_cpu/my_id_top/my_id_branchjudge/n57 (net)
                                                1                 0.0000     4.0193 f
  my_cpu/my_id_top/my_id_branchjudge/U107/A1 (LVT_OR4HDV2)
                                                        0.0885    0.0000     4.0193 f
  my_cpu/my_id_top/my_id_branchjudge/U107/Z (LVT_OR4HDV2)
                                                        0.0885    0.2539     4.2732 f
  my_cpu/my_id_top/my_id_branchjudge/n83 (net)
                                                1                 0.0000     4.2732 f
  my_cpu/my_id_top/my_id_branchjudge/U149/A1 (LVT_OR4HDV2)
                                                        0.0885    0.0000     4.2732 f
  my_cpu/my_id_top/my_id_branchjudge/U149/Z (LVT_OR4HDV2)
                                                        0.0882    0.2539     4.5271 f
  my_cpu/my_id_top/my_id_branchjudge/n175 (net)
                                                1                 0.0000     4.5271 f
  my_cpu/my_id_top/my_id_branchjudge/U297/A1 (LVT_OR4HDV2)
                                                        0.0882    0.0000     4.5271 f
  my_cpu/my_id_top/my_id_branchjudge/U297/Z (LVT_OR4HDV2)
                                                        0.0882    0.2538     4.7809 f
  my_cpu/my_id_top/my_id_branchjudge/n183 (net)
                                                1                 0.0000     4.7809 f
  my_cpu/my_id_top/my_id_branchjudge/U311/A1 (LVT_OR4HDV2)
                                                        0.0882    0.0000     4.7809 f
  my_cpu/my_id_top/my_id_branchjudge/U311/Z (LVT_OR4HDV2)
                                                        0.0885    0.2538     5.0348 f
  my_cpu/my_id_top/my_id_branchjudge/n192 (net)
                                                1                 0.0000     5.0348 f
  my_cpu/my_id_top/my_id_branchjudge/U326/A1 (LVT_OR4HDV2)
                                                        0.0885    0.0000     5.0348 f
  my_cpu/my_id_top/my_id_branchjudge/U326/Z (LVT_OR4HDV2)
                                                        0.0870    0.2523     5.2871 f
  my_cpu/my_id_top/my_id_branchjudge/n432 (net)
                                                1                 0.0000     5.2871 f
  my_cpu/my_id_top/my_id_branchjudge/U3/A1 (LVT_OR4HDV1)
                                                        0.0870    0.0000     5.2871 f
  my_cpu/my_id_top/my_id_branchjudge/U3/Z (LVT_OR4HDV1)
                                                        0.1119    0.3110     5.5981 f
  my_cpu/my_id_top/my_id_branchjudge/n436 (net)
                                                1                 0.0000     5.5981 f
  my_cpu/my_id_top/my_id_branchjudge/U444/A1 (LVT_NOR2HDV1)
                                                        0.1119    0.0000     5.5981 f
  my_cpu/my_id_top/my_id_branchjudge/U444/ZN (LVT_NOR2HDV1)
                                                        0.1356    0.0992     5.6973 r
  my_cpu/my_id_top/my_id_branchjudge/n437 (net)
                                                1                 0.0000     5.6973 r
  my_cpu/my_id_top/my_id_branchjudge/U5/A1 (LVT_XNOR2HDV1)
                                                        0.1356    0.0000     5.6973 r
  my_cpu/my_id_top/my_id_branchjudge/U5/ZN (LVT_XNOR2HDV1)
                                                        0.0648    0.1319     5.8292 r
  my_cpu/my_id_top/my_id_branchjudge/n449 (net)
                                                1                 0.0000     5.8292 r
  my_cpu/my_id_top/my_id_branchjudge/U4/A1 (LVT_AOI21HDV1)
                                                        0.0648    0.0000     5.8292 r
  my_cpu/my_id_top/my_id_branchjudge/U4/ZN (LVT_AOI21HDV1)
                                                        0.0658    0.0580     5.8872 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_ok_o (net)
                                                1                 0.0000     5.8872 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_ok_o (ysyx_210092_id_branchjudge_0)
                                                                  0.0000     5.8872 f
  my_cpu/my_id_top/id_branchjudge_ok_o (net)                      0.0000     5.8872 f
  my_cpu/my_id_top/U1147/A1 (LVT_IOA21HDV1)             0.0658    0.0000     5.8872 f
  my_cpu/my_id_top/U1147/ZN (LVT_IOA21HDV1)             0.0721    0.1365     6.0237 f
  my_cpu/my_id_top/id_top_jumpbranch_en_o (net)
                                                1                 0.0000     6.0237 f
  my_cpu/my_id_top/id_top_jumpbranch_en_o (ysyx_210092_id_top_0)
                                                                  0.0000     6.0237 f
  my_cpu/id_top_jumpbranch_en_o (net)                             0.0000     6.0237 f
  my_cpu/my_id2ex/id2ex_jumpbranch_en_i (ysyx_210092_id2ex_0)     0.0000     6.0237 f
  my_cpu/my_id2ex/id2ex_jumpbranch_en_i (net)                     0.0000     6.0237 f
  my_cpu/my_id2ex/U5/B1 (LVT_AO22HDV2)                  0.0721    0.0000     6.0237 f
  my_cpu/my_id2ex/U5/Z (LVT_AO22HDV2)                   0.0644    0.1683     6.1920 f
  my_cpu/my_id2ex/n392 (net)                    1                 0.0000     6.1920 f
  my_cpu/my_id2ex/jumpbranch_en_r_reg/D (LVT_DQHDV1)    0.0644    0.0000     6.1920 f
  data arrival time                                                          6.1920
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_id2ex/jumpbranch_en_r_reg/CK (LVT_DQHDV1)             0.0000     6.3500 r
  library setup time                                             -0.1468     6.2032
  data required time                                                         6.2032
  ------------------------------------------------------------------------------------
  data required time                                                         6.2032
  data arrival time                                                         -6.1920
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0112
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1299
    Unconnected ports (LINT-28)                                   329
    Feedthrough (LINT-29)                                         515
    Shorted outputs (LINT-31)                                     343
    Constant outputs (LINT-52)                                    112
Cells                                                              24
    Cells do not drive (LINT-1)                                     7
    Nets connected to multiple pins on same cell (LINT-33)         17
Nets                                                               65
    Unloaded nets (LINT-2)                                         65
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210092_axi_rw', cell 'C2187' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_axi_rw', cell 'C2312' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_axi_rw', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_if_top', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_mem_clint', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_mem_clint', cell 'C684' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_ex_alu', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092', net 'ar_addr[32]' driven by pin 'my_axi_rw/axi_ar_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[32]' driven by pin 'my_axi_rw/axi_aw_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[33]' driven by pin 'my_axi_rw/axi_ar_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[33]' driven by pin 'my_axi_rw/axi_aw_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[34]' driven by pin 'my_axi_rw/axi_ar_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[34]' driven by pin 'my_axi_rw/axi_aw_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[35]' driven by pin 'my_axi_rw/axi_ar_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[35]' driven by pin 'my_axi_rw/axi_aw_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[36]' driven by pin 'my_axi_rw/axi_ar_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[36]' driven by pin 'my_axi_rw/axi_aw_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[37]' driven by pin 'my_axi_rw/axi_ar_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[37]' driven by pin 'my_axi_rw/axi_aw_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[38]' driven by pin 'my_axi_rw/axi_ar_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[38]' driven by pin 'my_axi_rw/axi_aw_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[39]' driven by pin 'my_axi_rw/axi_ar_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[39]' driven by pin 'my_axi_rw/axi_aw_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[40]' driven by pin 'my_axi_rw/axi_ar_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[40]' driven by pin 'my_axi_rw/axi_aw_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[41]' driven by pin 'my_axi_rw/axi_ar_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[41]' driven by pin 'my_axi_rw/axi_aw_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[42]' driven by pin 'my_axi_rw/axi_ar_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[42]' driven by pin 'my_axi_rw/axi_aw_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[43]' driven by pin 'my_axi_rw/axi_ar_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[43]' driven by pin 'my_axi_rw/axi_aw_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[44]' driven by pin 'my_axi_rw/axi_ar_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[44]' driven by pin 'my_axi_rw/axi_aw_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[45]' driven by pin 'my_axi_rw/axi_ar_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[45]' driven by pin 'my_axi_rw/axi_aw_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[46]' driven by pin 'my_axi_rw/axi_ar_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[46]' driven by pin 'my_axi_rw/axi_aw_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[47]' driven by pin 'my_axi_rw/axi_ar_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[47]' driven by pin 'my_axi_rw/axi_aw_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[48]' driven by pin 'my_axi_rw/axi_ar_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[48]' driven by pin 'my_axi_rw/axi_aw_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[49]' driven by pin 'my_axi_rw/axi_ar_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[49]' driven by pin 'my_axi_rw/axi_aw_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[50]' driven by pin 'my_axi_rw/axi_ar_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[50]' driven by pin 'my_axi_rw/axi_aw_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[51]' driven by pin 'my_axi_rw/axi_ar_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[51]' driven by pin 'my_axi_rw/axi_aw_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[52]' driven by pin 'my_axi_rw/axi_ar_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[52]' driven by pin 'my_axi_rw/axi_aw_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[53]' driven by pin 'my_axi_rw/axi_ar_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[53]' driven by pin 'my_axi_rw/axi_aw_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[54]' driven by pin 'my_axi_rw/axi_ar_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[54]' driven by pin 'my_axi_rw/axi_aw_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[55]' driven by pin 'my_axi_rw/axi_ar_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[55]' driven by pin 'my_axi_rw/axi_aw_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[56]' driven by pin 'my_axi_rw/axi_ar_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[56]' driven by pin 'my_axi_rw/axi_aw_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[57]' driven by pin 'my_axi_rw/axi_ar_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[57]' driven by pin 'my_axi_rw/axi_aw_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[58]' driven by pin 'my_axi_rw/axi_ar_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[58]' driven by pin 'my_axi_rw/axi_aw_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[59]' driven by pin 'my_axi_rw/axi_ar_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[59]' driven by pin 'my_axi_rw/axi_aw_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[60]' driven by pin 'my_axi_rw/axi_ar_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[60]' driven by pin 'my_axi_rw/axi_aw_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[61]' driven by pin 'my_axi_rw/axi_ar_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[61]' driven by pin 'my_axi_rw/axi_aw_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[62]' driven by pin 'my_axi_rw/axi_ar_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[62]' driven by pin 'my_axi_rw/axi_aw_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[63]' driven by pin 'my_axi_rw/axi_ar_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[63]' driven by pin 'my_axi_rw/axi_aw_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'my_cpu/my_id_top/my_id_regfile/*Logic1*' driven by pin 'my_cpu/my_id_top/my_id_regfile/U3/**logic_1**' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_opcode_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_opcode_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_interface', port 'mem_interface_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_interface', port 'mem_interface_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_clint', port 'mem_clint_clint_size_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_clint', port 'mem_clint_clint_size_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_aw_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_aw_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_aw_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_aw_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_aw_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_aw_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_aw_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_aw_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_aw_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_aw_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_aw_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_aw_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_aw_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_aw_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_aw_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_aw_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_aw_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_aw_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_aw_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_aw_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_aw_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_aw_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_aw_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_aw_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_aw_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_aw_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_aw_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_aw_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_aw_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_aw_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_aw_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_aw_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[3]' is connected directly to output port 'axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[2]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[1]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[0]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[63]' is connected directly to output port 'data_write[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[62]' is connected directly to output port 'data_write[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[61]' is connected directly to output port 'data_write[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[60]' is connected directly to output port 'data_write[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[59]' is connected directly to output port 'data_write[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[58]' is connected directly to output port 'data_write[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[57]' is connected directly to output port 'data_write[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[56]' is connected directly to output port 'data_write[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[55]' is connected directly to output port 'data_write[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[54]' is connected directly to output port 'data_write[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[53]' is connected directly to output port 'data_write[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[52]' is connected directly to output port 'data_write[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[51]' is connected directly to output port 'data_write[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[50]' is connected directly to output port 'data_write[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[49]' is connected directly to output port 'data_write[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[48]' is connected directly to output port 'data_write[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[47]' is connected directly to output port 'data_write[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[46]' is connected directly to output port 'data_write[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[45]' is connected directly to output port 'data_write[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[44]' is connected directly to output port 'data_write[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[43]' is connected directly to output port 'data_write[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[42]' is connected directly to output port 'data_write[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[41]' is connected directly to output port 'data_write[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[40]' is connected directly to output port 'data_write[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[39]' is connected directly to output port 'data_write[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[38]' is connected directly to output port 'data_write[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[37]' is connected directly to output port 'data_write[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[36]' is connected directly to output port 'data_write[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[35]' is connected directly to output port 'data_write[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[34]' is connected directly to output port 'data_write[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[33]' is connected directly to output port 'data_write[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[32]' is connected directly to output port 'data_write[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[31]' is connected directly to output port 'data_write[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[30]' is connected directly to output port 'data_write[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[29]' is connected directly to output port 'data_write[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[28]' is connected directly to output port 'data_write[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[27]' is connected directly to output port 'data_write[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[26]' is connected directly to output port 'data_write[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[25]' is connected directly to output port 'data_write[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[24]' is connected directly to output port 'data_write[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[23]' is connected directly to output port 'data_write[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[22]' is connected directly to output port 'data_write[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[21]' is connected directly to output port 'data_write[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[20]' is connected directly to output port 'data_write[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[19]' is connected directly to output port 'data_write[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[18]' is connected directly to output port 'data_write[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[17]' is connected directly to output port 'data_write[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[16]' is connected directly to output port 'data_write[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[15]' is connected directly to output port 'data_write[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[14]' is connected directly to output port 'data_write[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[13]' is connected directly to output port 'data_write[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[12]' is connected directly to output port 'data_write[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[11]' is connected directly to output port 'data_write[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[10]' is connected directly to output port 'data_write[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[9]' is connected directly to output port 'data_write[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[8]' is connected directly to output port 'data_write[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[7]' is connected directly to output port 'data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[6]' is connected directly to output port 'data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[5]' is connected directly to output port 'data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[4]' is connected directly to output port 'data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[3]' is connected directly to output port 'data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[2]' is connected directly to output port 'data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[1]' is connected directly to output port 'data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[0]' is connected directly to output port 'data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[63]' is connected directly to output port 'mem_data_read[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[63]' is connected directly to output port 'if_data_read[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[62]' is connected directly to output port 'mem_data_read[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[62]' is connected directly to output port 'if_data_read[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[61]' is connected directly to output port 'mem_data_read[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[61]' is connected directly to output port 'if_data_read[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[60]' is connected directly to output port 'mem_data_read[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[60]' is connected directly to output port 'if_data_read[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[59]' is connected directly to output port 'mem_data_read[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[59]' is connected directly to output port 'if_data_read[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[58]' is connected directly to output port 'mem_data_read[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[58]' is connected directly to output port 'if_data_read[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[57]' is connected directly to output port 'mem_data_read[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[57]' is connected directly to output port 'if_data_read[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[56]' is connected directly to output port 'mem_data_read[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[56]' is connected directly to output port 'if_data_read[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[55]' is connected directly to output port 'mem_data_read[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[55]' is connected directly to output port 'if_data_read[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[54]' is connected directly to output port 'mem_data_read[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[54]' is connected directly to output port 'if_data_read[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[53]' is connected directly to output port 'mem_data_read[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[53]' is connected directly to output port 'if_data_read[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[52]' is connected directly to output port 'mem_data_read[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[52]' is connected directly to output port 'if_data_read[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[51]' is connected directly to output port 'mem_data_read[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[51]' is connected directly to output port 'if_data_read[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[50]' is connected directly to output port 'mem_data_read[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[50]' is connected directly to output port 'if_data_read[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[49]' is connected directly to output port 'mem_data_read[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[49]' is connected directly to output port 'if_data_read[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[48]' is connected directly to output port 'mem_data_read[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[48]' is connected directly to output port 'if_data_read[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[47]' is connected directly to output port 'mem_data_read[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[47]' is connected directly to output port 'if_data_read[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[46]' is connected directly to output port 'mem_data_read[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[46]' is connected directly to output port 'if_data_read[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[45]' is connected directly to output port 'mem_data_read[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[45]' is connected directly to output port 'if_data_read[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[44]' is connected directly to output port 'mem_data_read[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[44]' is connected directly to output port 'if_data_read[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[43]' is connected directly to output port 'mem_data_read[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[43]' is connected directly to output port 'if_data_read[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[42]' is connected directly to output port 'mem_data_read[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[42]' is connected directly to output port 'if_data_read[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[41]' is connected directly to output port 'mem_data_read[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[41]' is connected directly to output port 'if_data_read[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[40]' is connected directly to output port 'mem_data_read[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[40]' is connected directly to output port 'if_data_read[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[39]' is connected directly to output port 'mem_data_read[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[39]' is connected directly to output port 'if_data_read[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[38]' is connected directly to output port 'mem_data_read[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[38]' is connected directly to output port 'if_data_read[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[37]' is connected directly to output port 'mem_data_read[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[37]' is connected directly to output port 'if_data_read[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[36]' is connected directly to output port 'mem_data_read[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[36]' is connected directly to output port 'if_data_read[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[35]' is connected directly to output port 'mem_data_read[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[35]' is connected directly to output port 'if_data_read[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[34]' is connected directly to output port 'mem_data_read[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[34]' is connected directly to output port 'if_data_read[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[33]' is connected directly to output port 'mem_data_read[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[33]' is connected directly to output port 'if_data_read[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[32]' is connected directly to output port 'mem_data_read[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[32]' is connected directly to output port 'if_data_read[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[31]' is connected directly to output port 'mem_data_read[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[31]' is connected directly to output port 'if_data_read[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[30]' is connected directly to output port 'mem_data_read[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[30]' is connected directly to output port 'if_data_read[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[29]' is connected directly to output port 'mem_data_read[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[29]' is connected directly to output port 'if_data_read[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[28]' is connected directly to output port 'mem_data_read[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[28]' is connected directly to output port 'if_data_read[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[27]' is connected directly to output port 'mem_data_read[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[27]' is connected directly to output port 'if_data_read[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[26]' is connected directly to output port 'mem_data_read[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[26]' is connected directly to output port 'if_data_read[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[25]' is connected directly to output port 'mem_data_read[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[25]' is connected directly to output port 'if_data_read[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[24]' is connected directly to output port 'mem_data_read[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[24]' is connected directly to output port 'if_data_read[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[23]' is connected directly to output port 'mem_data_read[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[23]' is connected directly to output port 'if_data_read[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[22]' is connected directly to output port 'mem_data_read[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[22]' is connected directly to output port 'if_data_read[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[21]' is connected directly to output port 'mem_data_read[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[21]' is connected directly to output port 'if_data_read[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[20]' is connected directly to output port 'mem_data_read[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[20]' is connected directly to output port 'if_data_read[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[19]' is connected directly to output port 'mem_data_read[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[19]' is connected directly to output port 'if_data_read[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[18]' is connected directly to output port 'mem_data_read[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[18]' is connected directly to output port 'if_data_read[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[17]' is connected directly to output port 'mem_data_read[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[17]' is connected directly to output port 'if_data_read[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[16]' is connected directly to output port 'mem_data_read[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[16]' is connected directly to output port 'if_data_read[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[15]' is connected directly to output port 'mem_data_read[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[15]' is connected directly to output port 'if_data_read[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[14]' is connected directly to output port 'mem_data_read[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[14]' is connected directly to output port 'if_data_read[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[13]' is connected directly to output port 'mem_data_read[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[13]' is connected directly to output port 'if_data_read[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[12]' is connected directly to output port 'mem_data_read[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[12]' is connected directly to output port 'if_data_read[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[11]' is connected directly to output port 'mem_data_read[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[11]' is connected directly to output port 'if_data_read[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[10]' is connected directly to output port 'mem_data_read[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[10]' is connected directly to output port 'if_data_read[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[9]' is connected directly to output port 'mem_data_read[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[9]' is connected directly to output port 'if_data_read[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[8]' is connected directly to output port 'mem_data_read[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[8]' is connected directly to output port 'if_data_read[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[7]' is connected directly to output port 'mem_data_read[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[7]' is connected directly to output port 'if_data_read[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[6]' is connected directly to output port 'mem_data_read[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[6]' is connected directly to output port 'if_data_read[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[5]' is connected directly to output port 'mem_data_read[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[5]' is connected directly to output port 'if_data_read[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[4]' is connected directly to output port 'mem_data_read[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[4]' is connected directly to output port 'if_data_read[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[3]' is connected directly to output port 'mem_data_read[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[3]' is connected directly to output port 'if_data_read[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[2]' is connected directly to output port 'mem_data_read[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[2]' is connected directly to output port 'if_data_read[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[1]' is connected directly to output port 'mem_data_read[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[1]' is connected directly to output port 'if_data_read[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[0]' is connected directly to output port 'mem_data_read[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[0]' is connected directly to output port 'if_data_read[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[1]' is connected directly to output port 'mem_resp[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[1]' is connected directly to output port 'if_resp[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[0]' is connected directly to output port 'mem_resp[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[0]' is connected directly to output port 'if_resp[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[31]' is connected directly to output port 'if_top_inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[30]' is connected directly to output port 'if_top_inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[29]' is connected directly to output port 'if_top_inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[28]' is connected directly to output port 'if_top_inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[27]' is connected directly to output port 'if_top_inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[26]' is connected directly to output port 'if_top_inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[25]' is connected directly to output port 'if_top_inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[24]' is connected directly to output port 'if_top_inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[23]' is connected directly to output port 'if_top_inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[22]' is connected directly to output port 'if_top_inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[21]' is connected directly to output port 'if_top_inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[20]' is connected directly to output port 'if_top_inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[19]' is connected directly to output port 'if_top_inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[18]' is connected directly to output port 'if_top_inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[17]' is connected directly to output port 'if_top_inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[16]' is connected directly to output port 'if_top_inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[15]' is connected directly to output port 'if_top_inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[14]' is connected directly to output port 'if_top_inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[13]' is connected directly to output port 'if_top_inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[12]' is connected directly to output port 'if_top_inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[11]' is connected directly to output port 'if_top_inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[10]' is connected directly to output port 'if_top_inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[9]' is connected directly to output port 'if_top_inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[8]' is connected directly to output port 'if_top_inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[7]' is connected directly to output port 'if_top_inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[6]' is connected directly to output port 'if_top_inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[5]' is connected directly to output port 'if_top_inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[4]' is connected directly to output port 'if_top_inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[3]' is connected directly to output port 'if_top_inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[2]' is connected directly to output port 'if_top_inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[1]' is connected directly to output port 'if_top_inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[0]' is connected directly to output port 'if_top_inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[31]' is connected directly to output port 'id_top_csr_index_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[30]' is connected directly to output port 'id_top_csr_index_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[29]' is connected directly to output port 'id_top_csr_index_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[28]' is connected directly to output port 'id_top_csr_index_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[27]' is connected directly to output port 'id_top_csr_index_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[26]' is connected directly to output port 'id_top_csr_index_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[25]' is connected directly to output port 'id_top_csr_index_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[24]' is connected directly to output port 'id_top_csr_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[24]' is connected directly to output port 'id_top_rs2_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[23]' is connected directly to output port 'id_top_csr_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[23]' is connected directly to output port 'id_top_rs2_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[22]' is connected directly to output port 'id_top_csr_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[22]' is connected directly to output port 'id_top_rs2_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[21]' is connected directly to output port 'id_top_csr_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[21]' is connected directly to output port 'id_top_rs2_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[20]' is connected directly to output port 'id_top_csr_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[20]' is connected directly to output port 'id_top_rs2_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[19]' is connected directly to output port 'id_top_rs1_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[18]' is connected directly to output port 'id_top_rs1_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[17]' is connected directly to output port 'id_top_rs1_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[16]' is connected directly to output port 'id_top_rs1_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[15]' is connected directly to output port 'id_top_rs1_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[11]' is connected directly to output port 'id_top_rd_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[10]' is connected directly to output port 'id_top_rd_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[9]' is connected directly to output port 'id_top_rd_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[8]' is connected directly to output port 'id_top_rd_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[7]' is connected directly to output port 'id_top_rd_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[63]' is connected directly to output port 'id_top_inst_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[62]' is connected directly to output port 'id_top_inst_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[61]' is connected directly to output port 'id_top_inst_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[60]' is connected directly to output port 'id_top_inst_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[59]' is connected directly to output port 'id_top_inst_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[58]' is connected directly to output port 'id_top_inst_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[57]' is connected directly to output port 'id_top_inst_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[56]' is connected directly to output port 'id_top_inst_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[55]' is connected directly to output port 'id_top_inst_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[54]' is connected directly to output port 'id_top_inst_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[53]' is connected directly to output port 'id_top_inst_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[52]' is connected directly to output port 'id_top_inst_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[51]' is connected directly to output port 'id_top_inst_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[50]' is connected directly to output port 'id_top_inst_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[49]' is connected directly to output port 'id_top_inst_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[48]' is connected directly to output port 'id_top_inst_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[47]' is connected directly to output port 'id_top_inst_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[46]' is connected directly to output port 'id_top_inst_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[45]' is connected directly to output port 'id_top_inst_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[44]' is connected directly to output port 'id_top_inst_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[43]' is connected directly to output port 'id_top_inst_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[42]' is connected directly to output port 'id_top_inst_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[41]' is connected directly to output port 'id_top_inst_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[40]' is connected directly to output port 'id_top_inst_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[39]' is connected directly to output port 'id_top_inst_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[38]' is connected directly to output port 'id_top_inst_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[37]' is connected directly to output port 'id_top_inst_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[36]' is connected directly to output port 'id_top_inst_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[35]' is connected directly to output port 'id_top_inst_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[34]' is connected directly to output port 'id_top_inst_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[33]' is connected directly to output port 'id_top_inst_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[32]' is connected directly to output port 'id_top_inst_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[31]' is connected directly to output port 'id_top_inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[30]' is connected directly to output port 'id_top_inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[29]' is connected directly to output port 'id_top_inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[28]' is connected directly to output port 'id_top_inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[27]' is connected directly to output port 'id_top_inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[26]' is connected directly to output port 'id_top_inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[25]' is connected directly to output port 'id_top_inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[24]' is connected directly to output port 'id_top_inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[23]' is connected directly to output port 'id_top_inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[22]' is connected directly to output port 'id_top_inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[21]' is connected directly to output port 'id_top_inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[20]' is connected directly to output port 'id_top_inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[19]' is connected directly to output port 'id_top_inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[18]' is connected directly to output port 'id_top_inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[17]' is connected directly to output port 'id_top_inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[16]' is connected directly to output port 'id_top_inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[15]' is connected directly to output port 'id_top_inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[14]' is connected directly to output port 'id_top_inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[13]' is connected directly to output port 'id_top_inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[12]' is connected directly to output port 'id_top_inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[11]' is connected directly to output port 'id_top_inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[10]' is connected directly to output port 'id_top_inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[9]' is connected directly to output port 'id_top_inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[8]' is connected directly to output port 'id_top_inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[7]' is connected directly to output port 'id_top_inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[6]' is connected directly to output port 'id_top_inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[5]' is connected directly to output port 'id_top_inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[4]' is connected directly to output port 'id_top_inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[3]' is connected directly to output port 'id_top_inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[2]' is connected directly to output port 'id_top_inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[1]' is connected directly to output port 'id_top_inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[0]' is connected directly to output port 'id_top_inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_top', input port 'mem_top_intp_en_i' is connected directly to output port 'mem_top_intp_en_o'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_mem_write_i' is connected directly to output port 'mem_interface_req_o'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[63]' is connected directly to output port 'mem_interface_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[62]' is connected directly to output port 'mem_interface_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[61]' is connected directly to output port 'mem_interface_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[60]' is connected directly to output port 'mem_interface_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[59]' is connected directly to output port 'mem_interface_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[58]' is connected directly to output port 'mem_interface_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[57]' is connected directly to output port 'mem_interface_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[56]' is connected directly to output port 'mem_interface_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[55]' is connected directly to output port 'mem_interface_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[54]' is connected directly to output port 'mem_interface_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[53]' is connected directly to output port 'mem_interface_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[52]' is connected directly to output port 'mem_interface_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[51]' is connected directly to output port 'mem_interface_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[50]' is connected directly to output port 'mem_interface_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[49]' is connected directly to output port 'mem_interface_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[48]' is connected directly to output port 'mem_interface_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[47]' is connected directly to output port 'mem_interface_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[46]' is connected directly to output port 'mem_interface_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[45]' is connected directly to output port 'mem_interface_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[44]' is connected directly to output port 'mem_interface_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[43]' is connected directly to output port 'mem_interface_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[42]' is connected directly to output port 'mem_interface_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[41]' is connected directly to output port 'mem_interface_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[40]' is connected directly to output port 'mem_interface_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[39]' is connected directly to output port 'mem_interface_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[38]' is connected directly to output port 'mem_interface_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[37]' is connected directly to output port 'mem_interface_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[36]' is connected directly to output port 'mem_interface_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[35]' is connected directly to output port 'mem_interface_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[34]' is connected directly to output port 'mem_interface_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[33]' is connected directly to output port 'mem_interface_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[32]' is connected directly to output port 'mem_interface_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[31]' is connected directly to output port 'mem_interface_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[30]' is connected directly to output port 'mem_interface_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[29]' is connected directly to output port 'mem_interface_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[28]' is connected directly to output port 'mem_interface_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[27]' is connected directly to output port 'mem_interface_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[26]' is connected directly to output port 'mem_interface_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[25]' is connected directly to output port 'mem_interface_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[24]' is connected directly to output port 'mem_interface_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[23]' is connected directly to output port 'mem_interface_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[22]' is connected directly to output port 'mem_interface_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[21]' is connected directly to output port 'mem_interface_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[20]' is connected directly to output port 'mem_interface_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[19]' is connected directly to output port 'mem_interface_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[18]' is connected directly to output port 'mem_interface_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[17]' is connected directly to output port 'mem_interface_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[16]' is connected directly to output port 'mem_interface_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[15]' is connected directly to output port 'mem_interface_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[14]' is connected directly to output port 'mem_interface_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[13]' is connected directly to output port 'mem_interface_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[12]' is connected directly to output port 'mem_interface_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[11]' is connected directly to output port 'mem_interface_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[10]' is connected directly to output port 'mem_interface_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[9]' is connected directly to output port 'mem_interface_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[8]' is connected directly to output port 'mem_interface_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[7]' is connected directly to output port 'mem_interface_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[6]' is connected directly to output port 'mem_interface_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[5]' is connected directly to output port 'mem_interface_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[4]' is connected directly to output port 'mem_interface_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[3]' is connected directly to output port 'mem_interface_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[2]' is connected directly to output port 'mem_interface_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[1]' is connected directly to output port 'mem_interface_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[0]' is connected directly to output port 'mem_interface_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[63]' is connected directly to output port 'mem_data_read[63]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[62]' is connected directly to output port 'mem_data_read[62]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[61]' is connected directly to output port 'mem_data_read[61]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[60]' is connected directly to output port 'mem_data_read[60]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[59]' is connected directly to output port 'mem_data_read[59]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[58]' is connected directly to output port 'mem_data_read[58]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[57]' is connected directly to output port 'mem_data_read[57]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[56]' is connected directly to output port 'mem_data_read[56]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[55]' is connected directly to output port 'mem_data_read[55]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[54]' is connected directly to output port 'mem_data_read[54]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[53]' is connected directly to output port 'mem_data_read[53]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[52]' is connected directly to output port 'mem_data_read[52]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[51]' is connected directly to output port 'mem_data_read[51]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[50]' is connected directly to output port 'mem_data_read[50]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[49]' is connected directly to output port 'mem_data_read[49]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[48]' is connected directly to output port 'mem_data_read[48]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[47]' is connected directly to output port 'mem_data_read[47]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[46]' is connected directly to output port 'mem_data_read[46]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[45]' is connected directly to output port 'mem_data_read[45]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[44]' is connected directly to output port 'mem_data_read[44]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[43]' is connected directly to output port 'mem_data_read[43]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[42]' is connected directly to output port 'mem_data_read[42]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[41]' is connected directly to output port 'mem_data_read[41]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[40]' is connected directly to output port 'mem_data_read[40]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[39]' is connected directly to output port 'mem_data_read[39]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[38]' is connected directly to output port 'mem_data_read[38]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[37]' is connected directly to output port 'mem_data_read[37]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[36]' is connected directly to output port 'mem_data_read[36]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[35]' is connected directly to output port 'mem_data_read[35]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[34]' is connected directly to output port 'mem_data_read[34]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[33]' is connected directly to output port 'mem_data_read[33]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[32]' is connected directly to output port 'mem_data_read[32]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[31]' is connected directly to output port 'mem_data_read[31]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[30]' is connected directly to output port 'mem_data_read[30]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[29]' is connected directly to output port 'mem_data_read[29]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[28]' is connected directly to output port 'mem_data_read[28]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[27]' is connected directly to output port 'mem_data_read[27]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[26]' is connected directly to output port 'mem_data_read[26]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[25]' is connected directly to output port 'mem_data_read[25]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[24]' is connected directly to output port 'mem_data_read[24]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[23]' is connected directly to output port 'mem_data_read[23]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[22]' is connected directly to output port 'mem_data_read[22]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[21]' is connected directly to output port 'mem_data_read[21]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[20]' is connected directly to output port 'mem_data_read[20]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[19]' is connected directly to output port 'mem_data_read[19]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[18]' is connected directly to output port 'mem_data_read[18]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[17]' is connected directly to output port 'mem_data_read[17]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[16]' is connected directly to output port 'mem_data_read[16]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[15]' is connected directly to output port 'mem_data_read[15]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[14]' is connected directly to output port 'mem_data_read[14]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[13]' is connected directly to output port 'mem_data_read[13]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[12]' is connected directly to output port 'mem_data_read[12]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[11]' is connected directly to output port 'mem_data_read[11]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[10]' is connected directly to output port 'mem_data_read[10]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[9]' is connected directly to output port 'mem_data_read[9]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[8]' is connected directly to output port 'mem_data_read[8]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[7]' is connected directly to output port 'mem_data_read[7]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[6]' is connected directly to output port 'mem_data_read[6]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[5]' is connected directly to output port 'mem_data_read[5]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[4]' is connected directly to output port 'mem_data_read[4]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[3]' is connected directly to output port 'mem_data_read[3]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[2]' is connected directly to output port 'mem_data_read[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[1]' is connected directly to output port 'mem_data_read[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[0]' is connected directly to output port 'mem_data_read[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_resp[1]' is connected directly to output port 'mem_resp[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_resp[0]' is connected directly to output port 'mem_resp[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[63]' is connected directly to output port 'if_top_if_addr_o[63]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[62]' is connected directly to output port 'if_top_if_addr_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[61]' is connected directly to output port 'if_top_if_addr_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[60]' is connected directly to output port 'if_top_if_addr_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[59]' is connected directly to output port 'if_top_if_addr_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[58]' is connected directly to output port 'if_top_if_addr_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[57]' is connected directly to output port 'if_top_if_addr_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[56]' is connected directly to output port 'if_top_if_addr_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[55]' is connected directly to output port 'if_top_if_addr_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[54]' is connected directly to output port 'if_top_if_addr_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[53]' is connected directly to output port 'if_top_if_addr_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[52]' is connected directly to output port 'if_top_if_addr_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[51]' is connected directly to output port 'if_top_if_addr_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[50]' is connected directly to output port 'if_top_if_addr_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[49]' is connected directly to output port 'if_top_if_addr_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[48]' is connected directly to output port 'if_top_if_addr_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[47]' is connected directly to output port 'if_top_if_addr_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[46]' is connected directly to output port 'if_top_if_addr_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[45]' is connected directly to output port 'if_top_if_addr_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[44]' is connected directly to output port 'if_top_if_addr_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[43]' is connected directly to output port 'if_top_if_addr_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[42]' is connected directly to output port 'if_top_if_addr_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[41]' is connected directly to output port 'if_top_if_addr_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[40]' is connected directly to output port 'if_top_if_addr_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[39]' is connected directly to output port 'if_top_if_addr_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[38]' is connected directly to output port 'if_top_if_addr_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[37]' is connected directly to output port 'if_top_if_addr_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[36]' is connected directly to output port 'if_top_if_addr_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[35]' is connected directly to output port 'if_top_if_addr_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[34]' is connected directly to output port 'if_top_if_addr_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[33]' is connected directly to output port 'if_top_if_addr_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[32]' is connected directly to output port 'if_top_if_addr_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[31]' is connected directly to output port 'if_top_if_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[30]' is connected directly to output port 'if_top_if_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[29]' is connected directly to output port 'if_top_if_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[28]' is connected directly to output port 'if_top_if_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[27]' is connected directly to output port 'if_top_if_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[26]' is connected directly to output port 'if_top_if_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[25]' is connected directly to output port 'if_top_if_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[24]' is connected directly to output port 'if_top_if_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[23]' is connected directly to output port 'if_top_if_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[22]' is connected directly to output port 'if_top_if_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[21]' is connected directly to output port 'if_top_if_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[20]' is connected directly to output port 'if_top_if_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[19]' is connected directly to output port 'if_top_if_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[18]' is connected directly to output port 'if_top_if_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[17]' is connected directly to output port 'if_top_if_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[16]' is connected directly to output port 'if_top_if_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[15]' is connected directly to output port 'if_top_if_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[14]' is connected directly to output port 'if_top_if_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[13]' is connected directly to output port 'if_top_if_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[12]' is connected directly to output port 'if_top_if_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[11]' is connected directly to output port 'if_top_if_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[10]' is connected directly to output port 'if_top_if_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[9]' is connected directly to output port 'if_top_if_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[8]' is connected directly to output port 'if_top_if_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[7]' is connected directly to output port 'if_top_if_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[6]' is connected directly to output port 'if_top_if_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[5]' is connected directly to output port 'if_top_if_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[4]' is connected directly to output port 'if_top_if_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[3]' is connected directly to output port 'if_top_if_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[2]' is connected directly to output port 'if_top_if_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[1]' is connected directly to output port 'if_top_if_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[0]' is connected directly to output port 'if_top_if_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[0]' is connected directly to output port 'if_top_if_req_o'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[4]' is connected directly to output port 'id_top_csr_index_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[3]' is connected directly to output port 'id_top_csr_index_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[2]' is connected directly to output port 'id_top_csr_index_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[1]' is connected directly to output port 'id_top_csr_index_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[0]' is connected directly to output port 'id_top_csr_index_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_id_control', output port 'id_control_inst_load_o' is connected directly to output port 'id_control_mem_read_o'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[1]' is connected directly to output port 'mem_clint_clint_resp_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[11]' is connected to pins 'id_control_inst_i[31]', 'id_control_funct7_i[6]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[10]' is connected to pins 'id_control_inst_i[30]', 'id_control_funct7_i[5]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[9]' is connected to pins 'id_control_inst_i[29]', 'id_control_funct7_i[4]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[8]' is connected to pins 'id_control_inst_i[28]', 'id_control_funct7_i[3]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[7]' is connected to pins 'id_control_inst_i[27]', 'id_control_funct7_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[6]' is connected to pins 'id_control_inst_i[26]', 'id_control_funct7_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[5]' is connected to pins 'id_control_inst_i[25]', 'id_control_funct7_i[0]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_14' is connected to pins 'id_control_inst_i[14]', 'id_control_funct3_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_13' is connected to pins 'id_control_inst_i[13]', 'id_control_funct3_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_12' is connected to pins 'id_control_inst_i[12]', 'id_control_funct3_i[0]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[6]' is connected to pins 'id_control_inst_i[6]', 'id_control_opcode_i[6]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[5]' is connected to pins 'id_control_inst_i[5]', 'id_control_opcode_i[5]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[4]' is connected to pins 'id_control_inst_i[4]', 'id_control_opcode_i[4]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[3]' is connected to pins 'id_control_inst_i[3]', 'id_control_opcode_i[3]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[2]' is connected to pins 'id_control_inst_i[2]', 'id_control_opcode_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[1]' is connected to pins 'id_control_inst_i[1]', 'id_control_opcode_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[0]' is connected to pins 'id_control_inst_i[0]', 'id_control_opcode_i[0]''.
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
