# **Looping in RISC-V**

Loops allow **repeated execution** of a block of code until a certain condition is met. Since RISC-V does not have high-level constructs like `for`, `while`, or `do-while`, loops must be implemented using **branching and jump instructions**.

---

## **1Ô∏è‚É£ How Do Loops Work in RISC-V?**

Loops are implemented using **conditional branch instructions** and **unconditional jumps (`j`)**.

üìå **Key Takeaway:**

- **Branching controls whether to continue or exit the loop**.
- **Jumps send execution back to the loop start** for repetition.

---

## **2Ô∏è‚É£ Types of Loops in RISC-V**

|**Loop Type**|**High-Level Equivalent (C, Python, etc.)**|**How It Works in RISC-V**|
|---|---|---|
|**For Loop**|`for (i = 0; i < N; i++)`|**Uses a counter, branch, and jump**|
|**While Loop**|`while (condition)`|**Checks condition before executing loop body**|
|**Do-While Loop**|`do { } while (condition);`|**Executes at least once before checking condition**|

üìå **Key Takeaway:**

- The **main difference is when the condition is checked**:
    - **Before the loop starts** (`while`, `for`).
    - **After at least one execution** (`do-while`).

---

## **3Ô∏è‚É£ Implementing Different Loops in RISC-V**

Let‚Äôs look at **assembly equivalents** for `for`, `while`, and `do-while` loops.

---

### **üîπ 1. Implementing a `for` Loop in RISC-V**

üìå **High-Level Code (`C` Equivalent)**

```c
for (int i = 0; i < 5; i++) {
    sum += i;
}
```

üìå **RISC-V Assembly Equivalent**

```assembly
li t0, 0     # i = 0
li t1, 5     # Limit (5)
li t2, 0     # sum = 0

loop:
    bge t0, t1, end_loop  # If i >= 5, exit loop
    add t2, t2, t0        # sum += i
    addi t0, t0, 1        # i++
    j loop                # Jump back to loop start

end_loop:
```

‚úÖ **How It Works?**

1. **Initialize counter (`t0 = 0`)**.
2. **Compare `t0` with `5` using `bge`**.
3. **If `t0 < 5`, execute the loop body** (sum += i).
4. **Increment `t0` (`addi t0, t0, 1`)**.
5. **Jump (`j loop`) back to start** if `t0 < 5`.
6. **Exit when `t0 >= 5`**.

üìå **Key Takeaway:**

- The **branch (`bge`) checks if the loop should continue**.
- The **jump (`j loop`) repeats execution**.

---

### **üîπ 2. Implementing a `while` Loop in RISC-V**

üìå **High-Level Code (`C` Equivalent)**

```c
while (x < 5) {
    x += 2;
}
```

üìå **RISC-V Assembly Equivalent**

```assembly
li t0, 0     # x = 0
li t1, 5     # Limit (5)

loop:
    bge t0, t1, end_loop  # If x >= 5, exit loop
    addi t0, t0, 2        # x += 2
    j loop                # Repeat

end_loop:
```

‚úÖ **How It Works?**

- **Condition (`bge t0, t1, end_loop`) is checked first** before executing the loop.
- **If `x < 5`, execution continues**.
- **When `x >= 5`, the loop exits**.

üìå **Key Takeaway:**

- **A `while` loop first checks the condition before executing**.

---

### **üîπ 3. Implementing a `do-while` Loop in RISC-V**

üìå **High-Level Code (`C` Equivalent)**

```c
do {
    x += 2;
} while (x < 5);
```

üìå **RISC-V Assembly Equivalent**

```assembly
li t0, 0     # x = 0
li t1, 5     # Limit (5)

loop:
    addi t0, t0, 2        # x += 2
    blt t0, t1, loop      # If x < 5, repeat

end_loop:
```

‚úÖ **How It Works?**

- The loop body **executes first**.
- The condition (`blt`) **is checked after execution**.
- If `t0 < 5`, **it jumps back to `loop`**; otherwise, **it exits**.

üìå **Key Takeaway:**

- A **`do-while` loop guarantees at least one execution before checking the condition**.

---

## **4Ô∏è‚É£ Looping Optimization Techniques in RISC-V**

1. **Use registers efficiently**
    
    - Store **loop counters in temporary registers (`t0`, `t1`, etc.)**.
    - Keep frequently accessed values **in registers instead of memory**.
2. **Reduce branch instructions**
    
    - Unrolling loops **(executing multiple iterations in one cycle)** improves performance.
3. **Use signed/unsigned comparison wisely**
    
    - **Use `blt`/`bge` for signed values** (negative numbers included).
    - **Use `bltu`/`bgeu` for unsigned values** (prevents unexpected behavior with large values).

üìå **Key Takeaway:**

- **Optimizing loops reduces execution time and improves CPU efficiency**.

---

## **5Ô∏è‚É£ Summary: How Loops Work in RISC-V**

|**Loop Type**|**Condition Check**|**Branch Used**|**Execution Flow**|
|---|---|---|---|
|**For Loop**|Before iteration|`bge` / `blt`|Counter-based looping|
|**While Loop**|Before iteration|`bge` / `blt`|Condition checked before execution|
|**Do-While Loop**|After iteration|`blt` / `bge`|Executes at least once|

üìå **Final Takeaways:**

- **Loops are implemented using conditional branches (`bge`, `blt`) and jumps (`j`)**.
- **The difference between `for`, `while`, and `do-while` is when the condition is checked**.
- **Optimizing loop execution improves performance**.

---

### **üìå Next Topic: "Jumping Instructions (Just considered as a new topic)"**

Would you like to **continue immediately with Jumping Instructions**, or do you have any questions before moving on? üöÄ