/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat Jun  3 21:38:32 CST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkMatchTable_PipelineRewindRewindTable.h"


/* Literal declarations */
static unsigned int const UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										      2863311530u,
										      2863311530u,
										      2796202u };
static tUWide const UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa(119u,
								      UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_73_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_73_h0(73u, UWide_literal_73_h0_arr);
static unsigned int const UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									      2863311530u,
									      44739242u };
static tUWide const UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa(91u,
							      UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_119_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_119_h0(119u, UWide_literal_119_h0_arr);
static unsigned int const UWide_literal_91_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_91_h0(91u, UWide_literal_91_h0_arr);


/* String declarations */
static std::string const __str_literal_16("", 0u);
static std::string const __str_literal_14("\n", 1u);
static std::string const __str_literal_12("'h%h", 4u);
static std::string const __str_literal_10("(", 1u);
static std::string const __str_literal_8("(%0d) ", 6u);
static std::string const __str_literal_5("(%0d) MatchTable:do_read %s key: %h", 35u);
static std::string const __str_literal_7("(%0d) MatchTable:do_resp %s key: %h, ishit: %d", 46u);
static std::string const __str_literal_35("(%0d) add entry %h %h", 21u);
static std::string const __str_literal_6("(%0d) dmhc %d", 13u);
static std::string const __str_literal_2("(%0d) match table inited", 24u);
static std::string const __str_literal_13(")", 1u);
static std::string const __str_literal_34(".deq = ", 7u);
static std::string const __str_literal_9(".enq", 4u);
static std::string const __str_literal_23("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  789u);
static std::string const __str_literal_24("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  738u);
static std::string const __str_literal_25("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  687u);
static std::string const __str_literal_26("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  636u);
static std::string const __str_literal_27("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  585u);
static std::string const __str_literal_28("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  534u);
static std::string const __str_literal_29("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  483u);
static std::string const __str_literal_30("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  432u);
static std::string const __str_literal_31("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  381u);
static std::string const __str_literal_17("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  428u);
static std::string const __str_literal_32("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  330u);
static std::string const __str_literal_33("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  279u);
static std::string const __str_literal_18("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  393u);
static std::string const __str_literal_19("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  356u);
static std::string const __str_literal_20("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  321u);
static std::string const __str_literal_21("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  284u);
static std::string const __str_literal_22("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n",
					  249u);
static std::string const __str_literal_3("[%0d]: mslot addr: %d rec_value %h", 34u);
static std::string const __str_literal_4("[%0d]: mslot.key: %d, mslot.value: %d", 37u);
static std::string const __str_literal_1("[%d]: new (key,value) inserted at slot %d\n", 42u);
static std::string const __str_literal_15("tagged Invalid ", 15u);
static std::string const __str_literal_11("tagged Valid ", 13u);


/* Constructor */
MOD_mkMatchTable_PipelineRewindRewindTable::MOD_mkMatchTable_PipelineRewindRewindTable(tSimStateHdl simHdl,
										       char const *name,
										       Module *parent,
										       std::string ARG_param1)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    PARAM_param1(ARG_param1),
    INST_ret_ifc_delay2_ff(simHdl, "ret_ifc_delay2_ff", this, 45u, 2u, 1u, 0u),
    INST_ret_ifc_delay_ff(simHdl, "ret_ifc_delay_ff", this, 45u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_evictee_gslots_0(simHdl, "ret_ifc_dmhc_evictee_gslots_0", this, 91u),
    INST_ret_ifc_dmhc_evictee_gslots_1(simHdl, "ret_ifc_dmhc_evictee_gslots_1", this, 91u),
    INST_ret_ifc_dmhc_evictee_gslots_2(simHdl, "ret_ifc_dmhc_evictee_gslots_2", this, 91u),
    INST_ret_ifc_dmhc_evictee_gslots_3(simHdl, "ret_ifc_dmhc_evictee_gslots_3", this, 91u),
    INST_ret_ifc_dmhc_evictee_hvals_0(simHdl, "ret_ifc_dmhc_evictee_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_1(simHdl, "ret_ifc_dmhc_evictee_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_2(simHdl, "ret_ifc_dmhc_evictee_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_3(simHdl, "ret_ifc_dmhc_evictee_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_evictee_mslot(simHdl, "ret_ifc_dmhc_evictee_mslot", this, 119u),
    INST_ret_ifc_dmhc_hash_units_0_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_0_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   91u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_0_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_init(simHdl,
					"ret_ifc_dmhc_hash_units_0_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_0_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_1_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   91u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_1_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_init(simHdl,
					"ret_ifc_dmhc_hash_units_1_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_1_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_2_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   91u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_2_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_init(simHdl,
					"ret_ifc_dmhc_hash_units_2_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_2_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_3_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   91u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_3_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_init(simHdl,
					"ret_ifc_dmhc_hash_units_3_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_3_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_inited(simHdl, "ret_ifc_dmhc_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_is_hit_wire(simHdl, "ret_ifc_dmhc_is_hit_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_abort(simHdl, "ret_ifc_dmhc_ldvn_abort", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg(simHdl,
				     "ret_ifc_dmhc_ldvn_start_reg",
				     this,
				     1u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_1(simHdl,
				       "ret_ifc_dmhc_ldvn_start_reg_1",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_2(simHdl, "ret_ifc_dmhc_ldvn_start_reg_2", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_wire(simHdl, "ret_ifc_dmhc_ldvn_start_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_can_overlap(simHdl,
					     "ret_ifc_dmhc_ldvn_state_can_overlap",
					     this,
					     1u,
					     (tUInt8)1u,
					     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired(simHdl,
				       "ret_ifc_dmhc_ldvn_state_fired",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired_1(simHdl,
					 "ret_ifc_dmhc_ldvn_state_fired_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_mkFSMstate(simHdl,
					    "ret_ifc_dmhc_ldvn_state_mkFSMstate",
					    this,
					    4u,
					    (tUInt8)0u,
					    (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_overlap_pw(simHdl, "ret_ifc_dmhc_ldvn_state_overlap_pw", this, 0u),
    INST_ret_ifc_dmhc_ldvn_state_set_pw(simHdl, "ret_ifc_dmhc_ldvn_state_set_pw", this, 0u),
    INST_ret_ifc_dmhc_m_table(simHdl, "ret_ifc_dmhc_m_table", this, (tUInt8)0u, 8u, 119u, 256u, 2u),
    INST_ret_ifc_dmhc_miss_service(simHdl,
				   "ret_ifc_dmhc_miss_service",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_counter(simHdl,
				    "ret_ifc_dmhc_mslot_counter",
				    this,
				    8u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_abort(simHdl,
					      "ret_ifc_dmhc_mslot_replacement_abort",
					      this,
					      1u,
					      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg(simHdl,
						  "ret_ifc_dmhc_mslot_replacement_start_reg",
						  this,
						  1u,
						  (tUInt8)0u,
						  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_1(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_1",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_2(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_2",
						    this,
						    1u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_wire(simHdl,
						   "ret_ifc_dmhc_mslot_replacement_start_wire",
						   this,
						   1u,
						   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap(simHdl,
							  "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
							  this,
							  1u,
							  (tUInt8)1u,
							  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_state_fired",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired_1(simHdl,
						      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
						      this,
						      1u,
						      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
							 this,
							 4u,
							 (tUInt8)0u,
							 (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
							 this,
							 0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_set_pw(simHdl,
						     "ret_ifc_dmhc_mslot_replacement_state_set_pw",
						     this,
						     0u),
    INST_ret_ifc_dmhc_mslot_to_repair(simHdl, "ret_ifc_dmhc_mslot_to_repair", this, 119u),
    INST_ret_ifc_dmhc_new_gslots_0(simHdl, "ret_ifc_dmhc_new_gslots_0", this, 91u),
    INST_ret_ifc_dmhc_new_gslots_1(simHdl, "ret_ifc_dmhc_new_gslots_1", this, 91u),
    INST_ret_ifc_dmhc_new_gslots_2(simHdl, "ret_ifc_dmhc_new_gslots_2", this, 91u),
    INST_ret_ifc_dmhc_new_gslots_3(simHdl, "ret_ifc_dmhc_new_gslots_3", this, 91u),
    INST_ret_ifc_dmhc_new_hvals_0(simHdl, "ret_ifc_dmhc_new_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_1(simHdl, "ret_ifc_dmhc_new_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_2(simHdl, "ret_ifc_dmhc_new_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_3(simHdl, "ret_ifc_dmhc_new_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_new_mslot(simHdl, "ret_ifc_dmhc_new_mslot", this, 119u),
    INST_ret_ifc_dmhc_rec_value(simHdl, "ret_ifc_dmhc_rec_value", this, 73u, (tUInt8)0u),
    INST_ret_ifc_dmhc_repair_g_index(simHdl, "ret_ifc_dmhc_repair_g_index", this, 2u),
    INST_ret_ifc_dmhc_repair_gslot(simHdl, "ret_ifc_dmhc_repair_gslot", this, 91u),
    INST_ret_ifc_dmhc_repair_gslots_0(simHdl, "ret_ifc_dmhc_repair_gslots_0", this, 91u),
    INST_ret_ifc_dmhc_repair_gslots_1(simHdl, "ret_ifc_dmhc_repair_gslots_1", this, 91u),
    INST_ret_ifc_dmhc_repair_gslots_2(simHdl, "ret_ifc_dmhc_repair_gslots_2", this, 91u),
    INST_ret_ifc_dmhc_repair_gslots_3(simHdl, "ret_ifc_dmhc_repair_gslots_3", this, 91u),
    INST_ret_ifc_dmhc_repair_hvals_0(simHdl, "ret_ifc_dmhc_repair_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_1(simHdl, "ret_ifc_dmhc_repair_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_2(simHdl, "ret_ifc_dmhc_repair_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_3(simHdl, "ret_ifc_dmhc_repair_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_repair_mslot(simHdl, "ret_ifc_dmhc_repair_mslot", this, 119u),
    INST_ret_ifc_dmhc_stage(simHdl, "ret_ifc_dmhc_stage", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_stage1_ff(simHdl, "ret_ifc_dmhc_stage1_ff", this, 45u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_stage2_ff(simHdl, "ret_ifc_dmhc_stage2_ff", this, 45u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_victim_g_index(simHdl, "ret_ifc_dmhc_victim_g_index", this, 2u),
    INST_ret_ifc_dmhc_victim_gslot(simHdl, "ret_ifc_dmhc_victim_gslot", this, 91u),
    INST_ret_ifc_dmhc_victim_mslot(simHdl, "ret_ifc_dmhc_victim_mslot", this, 119u),
    INST_ret_ifc_dmhc_victim_mslot_addr(simHdl, "ret_ifc_dmhc_victim_mslot_addr", this, 8u),
    INST_ret_ifc_readDataFifo(simHdl, "ret_ifc_readDataFifo", this, 74u, 2u, 1u, 0u),
    INST_ret_ifc_readReqFifo(simHdl, "ret_ifc_readReqFifo", this, 45u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_ret_ifc_dmhc_victim_gslot___d838(91u),
    DEF_v___1__h107393(12297829382473034410llu),
    DEF_v__h107195(12297829382473034410llu),
    DEF_v__h106923(12297829382473034410llu),
    DEF_v__h106793(12297829382473034410llu),
    DEF_v___1__h106624(12297829382473034410llu),
    DEF_v__h106534(12297829382473034410llu),
    DEF_v___1__h93228(12297829382473034410llu),
    DEF_v__h92579(12297829382473034410llu),
    DEF_v__h92400(12297829382473034410llu),
    DEF_v__h91837(12297829382473034410llu),
    DEF_v__h91173(12297829382473034410llu),
    DEF_ret_ifc_dmhc_mslot_to_repair___d64(119u),
    DEF_ret_ifc_dmhc_new_mslot___d582(119u),
    DEF_ret_ifc_dmhc_evictee_mslot___d367(119u),
    DEF_ret_ifc_dmhc_m_table_a_read____d61(119u),
    DEF_ret_ifc_dmhc_new_gslots_3___d751(91u),
    DEF_ret_ifc_dmhc_new_gslots_2___d753(91u),
    DEF_ret_ifc_dmhc_new_gslots_1___d755(91u),
    DEF_ret_ifc_dmhc_new_gslots_0___d757(91u),
    DEF_ret_ifc_dmhc_repair_gslots_3___d237(91u),
    DEF_ret_ifc_dmhc_repair_gslots_2___d239(91u),
    DEF_ret_ifc_dmhc_repair_gslots_1___d241(91u),
    DEF_ret_ifc_dmhc_repair_gslots_0___d243(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_3___d564(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_2___d555(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_1___d546(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_0___d537(91u),
    DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234(91u),
    DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233(91u),
    DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232(91u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231(91u),
    DEF_ret_ifc_readDataFifo_first____d1088(74u),
    DEF_x_wget__h2155(73u),
    DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569(89u),
    DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560(89u),
    DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551(89u),
    DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542(89u),
    DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812(81u),
    DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816(81u),
    DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820(81u),
    DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824(81u),
    DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290(81u),
    DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295(81u),
    DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305(81u),
    DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300(81u),
    DEF_x_a_read_value__h17927(73u),
    DEF__read_value__h73774(73u),
    DEF__read_value__h18848(73u),
    DEF_x_a_read_value__h33043(73u),
    DEF_x_a_read_value__h32926(73u),
    DEF_x_a_read_value__h32809(73u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869(73u),
    DEF__read_value__h88256(73u),
    DEF__read_value__h88234(73u),
    DEF__read_value__h88206(73u),
    DEF__read_value__h88178(73u),
    DEF__read_value__h33524(73u),
    DEF__read_value__h33502(73u),
    DEF__read_value__h33446(73u),
    DEF__read_value__h33474(73u),
    DEF_value__h107255(73u),
    DEF_v_snd__h107424(73u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827(91u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811(91u),
    DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826(91u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823(91u),
    DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822(91u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819(91u),
    DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818(91u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815(91u),
    DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814(91u),
    DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766(91u),
    DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765(91u),
    DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764(91u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571(91u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562(91u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553(91u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545(91u),
    DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544(91u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309(91u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289(91u),
    DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308(91u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304(91u),
    DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303(91u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294(91u),
    DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293(91u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299(91u),
    DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298(91u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252(91u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251(91u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250(91u),
    DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092(73u),
    DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080(73u),
    DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079(73u),
    DEF__theResult_____2_fst_value__h89206(73u),
    DEF__theResult_____2_fst_value__h89202(73u),
    DEF__theResult_____2_fst_value__h89170(73u),
    DEF__theResult_____2_fst_value__h89198(73u),
    DEF__theResult_____2_fst_value__h89174(73u),
    DEF__theResult_____2_fst_value__h89194(73u),
    DEF__theResult_____2_fst_value__h89178(73u),
    DEF__theResult_____2_fst_value__h34353(73u),
    DEF__theResult_____2_fst_value__h34349(73u),
    DEF__theResult_____2_fst_value__h34317(73u),
    DEF__theResult_____2_fst_value__h34345(73u),
    DEF__theResult_____2_fst_value__h34321(73u),
    DEF__theResult_____2_fst_value__h34341(73u),
    DEF__theResult_____2_fst_value__h34325(73u),
    DEF__1_CONCAT_add_entry_put___d1098(119u),
    DEF_n_value__h34280(73u),
    DEF_n_value__h89129(73u),
    DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081(74u),
    DEF_re_value__h92112(73u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873(73u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871(73u)
{
  PORT_EN_add_entry_put = false;
  PORT_modify_entry_put.setSize(81u);
  PORT_modify_entry_put.clear();
  PORT_add_entry_put.setSize(118u);
  PORT_add_entry_put.clear();
  PORT_lookupPort_response_get.setSize(74u);
  PORT_lookupPort_response_get.clear();
  symbol_count = 175u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMatchTable_PipelineRewindRewindTable::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_10", SYM_RULE);
  init_symbol(&symbols[1u], "__me_check_11", SYM_RULE);
  init_symbol(&symbols[2u], "__me_check_12", SYM_RULE);
  init_symbol(&symbols[3u], "__me_check_13", SYM_RULE);
  init_symbol(&symbols[4u], "__me_check_14", SYM_RULE);
  init_symbol(&symbols[5u], "__me_check_23", SYM_RULE);
  init_symbol(&symbols[6u], "__me_check_24", SYM_RULE);
  init_symbol(&symbols[7u], "__me_check_25", SYM_RULE);
  init_symbol(&symbols[8u], "__me_check_26", SYM_RULE);
  init_symbol(&symbols[9u], "__me_check_27", SYM_RULE);
  init_symbol(&symbols[10u], "__me_check_28", SYM_RULE);
  init_symbol(&symbols[11u], "__me_check_29", SYM_RULE);
  init_symbol(&symbols[12u], "__me_check_30", SYM_RULE);
  init_symbol(&symbols[13u], "__me_check_31", SYM_RULE);
  init_symbol(&symbols[14u], "__me_check_32", SYM_RULE);
  init_symbol(&symbols[15u], "__me_check_33", SYM_RULE);
  init_symbol(&symbols[16u], "__me_check_9", SYM_RULE);
  init_symbol(&symbols[17u], "_read_degree__h91048", SYM_DEF, &DEF__read_degree__h91048, 2u);
  init_symbol(&symbols[18u], "add_entry_put", SYM_PORT, &PORT_add_entry_put, 118u);
  init_symbol(&symbols[19u], "EN_add_entry_put", SYM_PORT, &PORT_EN_add_entry_put, 1u);
  init_symbol(&symbols[20u], "lookupPort_response_get", SYM_PORT, &PORT_lookupPort_response_get, 74u);
  init_symbol(&symbols[21u], "modify_entry_put", SYM_PORT, &PORT_modify_entry_put, 81u);
  init_symbol(&symbols[22u], "RL_ret_ifc_dmhc_hash_units_0_init_table", SYM_RULE);
  init_symbol(&symbols[23u], "RL_ret_ifc_dmhc_hash_units_1_init_table", SYM_RULE);
  init_symbol(&symbols[24u], "RL_ret_ifc_dmhc_hash_units_2_init_table", SYM_RULE);
  init_symbol(&symbols[25u], "RL_ret_ifc_dmhc_hash_units_3_init_table", SYM_RULE);
  init_symbol(&symbols[26u], "RL_ret_ifc_dmhc_init_tables", SYM_RULE);
  init_symbol(&symbols[27u], "RL_ret_ifc_dmhc_ldvn_action_l107c9", SYM_RULE);
  init_symbol(&symbols[28u], "RL_ret_ifc_dmhc_ldvn_action_l22c9", SYM_RULE);
  init_symbol(&symbols[29u], "RL_ret_ifc_dmhc_ldvn_action_l30c9", SYM_RULE);
  init_symbol(&symbols[30u], "RL_ret_ifc_dmhc_ldvn_action_l41c9", SYM_RULE);
  init_symbol(&symbols[31u], "RL_ret_ifc_dmhc_ldvn_action_l52c9", SYM_RULE);
  init_symbol(&symbols[32u], "RL_ret_ifc_dmhc_ldvn_action_l60c9", SYM_RULE);
  init_symbol(&symbols[33u], "RL_ret_ifc_dmhc_ldvn_action_l99c9", SYM_RULE);
  init_symbol(&symbols[34u], "RL_ret_ifc_dmhc_ldvn_fsm_start", SYM_RULE);
  init_symbol(&symbols[35u], "RL_ret_ifc_dmhc_ldvn_idle_l20c1", SYM_RULE);
  init_symbol(&symbols[36u], "RL_ret_ifc_dmhc_ldvn_restart", SYM_RULE);
  init_symbol(&symbols[37u], "RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[38u], "RL_ret_ifc_dmhc_ldvn_state_every", SYM_RULE);
  init_symbol(&symbols[39u], "RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[40u], "RL_ret_ifc_dmhc_ldvn_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[41u], "RL_ret_ifc_dmhc_lookup_gtables", SYM_RULE);
  init_symbol(&symbols[42u], "RL_ret_ifc_dmhc_lookup_mtable", SYM_RULE);
  init_symbol(&symbols[43u], "RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", SYM_RULE);
  init_symbol(&symbols[44u], "RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", SYM_RULE);
  init_symbol(&symbols[45u], "RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", SYM_RULE);
  init_symbol(&symbols[46u], "RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", SYM_RULE);
  init_symbol(&symbols[47u], "RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", SYM_RULE);
  init_symbol(&symbols[48u], "RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", SYM_RULE);
  init_symbol(&symbols[49u], "RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", SYM_RULE);
  init_symbol(&symbols[50u], "RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", SYM_RULE);
  init_symbol(&symbols[51u], "RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", SYM_RULE);
  init_symbol(&symbols[52u], "RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", SYM_RULE);
  init_symbol(&symbols[53u], "RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", SYM_RULE);
  init_symbol(&symbols[54u], "RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", SYM_RULE);
  init_symbol(&symbols[55u], "RL_ret_ifc_dmhc_mslot_replacement_fsm_start", SYM_RULE);
  init_symbol(&symbols[56u], "RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1", SYM_RULE);
  init_symbol(&symbols[57u], "RL_ret_ifc_dmhc_mslot_replacement_restart", SYM_RULE);
  init_symbol(&symbols[58u], "RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[59u], "RL_ret_ifc_dmhc_mslot_replacement_state_every", SYM_RULE);
  init_symbol(&symbols[60u], "RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[61u], "RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[62u], "RL_ret_ifc_do_delay", SYM_RULE);
  init_symbol(&symbols[63u], "RL_ret_ifc_do_read", SYM_RULE);
  init_symbol(&symbols[64u], "RL_ret_ifc_do_resp", SYM_RULE);
  init_symbol(&symbols[65u], "ret_ifc_delay2_ff", SYM_MODULE, &INST_ret_ifc_delay2_ff);
  init_symbol(&symbols[66u], "ret_ifc_delay_ff", SYM_MODULE, &INST_ret_ifc_delay_ff);
  init_symbol(&symbols[67u],
	      "ret_ifc_dmhc_evictee_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_0);
  init_symbol(&symbols[68u],
	      "ret_ifc_dmhc_evictee_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_1);
  init_symbol(&symbols[69u],
	      "ret_ifc_dmhc_evictee_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_2);
  init_symbol(&symbols[70u],
	      "ret_ifc_dmhc_evictee_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_3);
  init_symbol(&symbols[71u],
	      "ret_ifc_dmhc_evictee_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_0);
  init_symbol(&symbols[72u],
	      "ret_ifc_dmhc_evictee_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_1);
  init_symbol(&symbols[73u],
	      "ret_ifc_dmhc_evictee_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_2);
  init_symbol(&symbols[74u],
	      "ret_ifc_dmhc_evictee_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_3);
  init_symbol(&symbols[75u],
	      "ret_ifc_dmhc_evictee_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_mslot);
  init_symbol(&symbols[76u],
	      "ret_ifc_dmhc_hash_units_0_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_g_table);
  init_symbol(&symbols[77u],
	      "ret_ifc_dmhc_hash_units_0_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  init_symbol(&symbols[78u],
	      "ret_ifc_dmhc_hash_units_0_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_init);
  init_symbol(&symbols[79u],
	      "ret_ifc_dmhc_hash_units_0_init__h386",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_hash_units_0_init__h386,
	      1u);
  init_symbol(&symbols[80u],
	      "ret_ifc_dmhc_hash_units_0_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_is_miss);
  init_symbol(&symbols[81u],
	      "ret_ifc_dmhc_hash_units_1_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_g_table);
  init_symbol(&symbols[82u],
	      "ret_ifc_dmhc_hash_units_1_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  init_symbol(&symbols[83u],
	      "ret_ifc_dmhc_hash_units_1_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_init);
  init_symbol(&symbols[84u],
	      "ret_ifc_dmhc_hash_units_1_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_is_miss);
  init_symbol(&symbols[85u],
	      "ret_ifc_dmhc_hash_units_2_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_g_table);
  init_symbol(&symbols[86u],
	      "ret_ifc_dmhc_hash_units_2_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  init_symbol(&symbols[87u],
	      "ret_ifc_dmhc_hash_units_2_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_init);
  init_symbol(&symbols[88u],
	      "ret_ifc_dmhc_hash_units_2_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_is_miss);
  init_symbol(&symbols[89u],
	      "ret_ifc_dmhc_hash_units_3_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_g_table);
  init_symbol(&symbols[90u],
	      "ret_ifc_dmhc_hash_units_3_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  init_symbol(&symbols[91u],
	      "ret_ifc_dmhc_hash_units_3_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_init);
  init_symbol(&symbols[92u],
	      "ret_ifc_dmhc_hash_units_3_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_is_miss);
  init_symbol(&symbols[93u], "ret_ifc_dmhc_inited", SYM_MODULE, &INST_ret_ifc_dmhc_inited);
  init_symbol(&symbols[94u], "ret_ifc_dmhc_is_hit_wire", SYM_MODULE, &INST_ret_ifc_dmhc_is_hit_wire);
  init_symbol(&symbols[95u], "ret_ifc_dmhc_ldvn_abort", SYM_MODULE, &INST_ret_ifc_dmhc_ldvn_abort);
  init_symbol(&symbols[96u],
	      "ret_ifc_dmhc_ldvn_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg);
  init_symbol(&symbols[97u],
	      "ret_ifc_dmhc_ldvn_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_1);
  init_symbol(&symbols[98u],
	      "ret_ifc_dmhc_ldvn_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_2);
  init_symbol(&symbols[99u],
	      "ret_ifc_dmhc_ldvn_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_wire);
  init_symbol(&symbols[100u],
	      "ret_ifc_dmhc_ldvn_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  init_symbol(&symbols[101u],
	      "ret_ifc_dmhc_ldvn_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired);
  init_symbol(&symbols[102u],
	      "ret_ifc_dmhc_ldvn_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired_1);
  init_symbol(&symbols[103u],
	      "ret_ifc_dmhc_ldvn_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  init_symbol(&symbols[104u],
	      "ret_ifc_dmhc_ldvn_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  init_symbol(&symbols[105u],
	      "ret_ifc_dmhc_ldvn_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_set_pw);
  init_symbol(&symbols[106u], "ret_ifc_dmhc_m_table", SYM_MODULE, &INST_ret_ifc_dmhc_m_table);
  init_symbol(&symbols[107u],
	      "ret_ifc_dmhc_miss_service",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_miss_service);
  init_symbol(&symbols[108u],
	      "ret_ifc_dmhc_miss_service__h107441",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_miss_service__h107441,
	      1u);
  init_symbol(&symbols[109u],
	      "ret_ifc_dmhc_mslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_counter);
  init_symbol(&symbols[110u],
	      "ret_ifc_dmhc_mslot_replacement_abort",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_abort);
  init_symbol(&symbols[111u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  init_symbol(&symbols[112u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  init_symbol(&symbols[113u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750,
	      1u);
  init_symbol(&symbols[114u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  init_symbol(&symbols[115u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg__h91570",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570,
	      1u);
  init_symbol(&symbols[116u],
	      "ret_ifc_dmhc_mslot_replacement_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  init_symbol(&symbols[117u],
	      "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  init_symbol(&symbols[118u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  init_symbol(&symbols[119u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  init_symbol(&symbols[120u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired__h55752",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752,
	      1u);
  init_symbol(&symbols[121u],
	      "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  init_symbol(&symbols[122u],
	      "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  init_symbol(&symbols[123u],
	      "ret_ifc_dmhc_mslot_replacement_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  init_symbol(&symbols[124u],
	      "ret_ifc_dmhc_mslot_to_repair",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_to_repair);
  init_symbol(&symbols[125u],
	      "ret_ifc_dmhc_new_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_0);
  init_symbol(&symbols[126u],
	      "ret_ifc_dmhc_new_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_1);
  init_symbol(&symbols[127u],
	      "ret_ifc_dmhc_new_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_2);
  init_symbol(&symbols[128u],
	      "ret_ifc_dmhc_new_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_3);
  init_symbol(&symbols[129u], "ret_ifc_dmhc_new_hvals_0", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_0);
  init_symbol(&symbols[130u], "ret_ifc_dmhc_new_hvals_1", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_1);
  init_symbol(&symbols[131u], "ret_ifc_dmhc_new_hvals_2", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_2);
  init_symbol(&symbols[132u], "ret_ifc_dmhc_new_hvals_3", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_3);
  init_symbol(&symbols[133u], "ret_ifc_dmhc_new_mslot", SYM_MODULE, &INST_ret_ifc_dmhc_new_mslot);
  init_symbol(&symbols[134u], "ret_ifc_dmhc_rec_value", SYM_MODULE, &INST_ret_ifc_dmhc_rec_value);
  init_symbol(&symbols[135u],
	      "ret_ifc_dmhc_repair_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_g_index);
  init_symbol(&symbols[136u],
	      "ret_ifc_dmhc_repair_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslot);
  init_symbol(&symbols[137u],
	      "ret_ifc_dmhc_repair_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_0);
  init_symbol(&symbols[138u],
	      "ret_ifc_dmhc_repair_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_1);
  init_symbol(&symbols[139u],
	      "ret_ifc_dmhc_repair_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_2);
  init_symbol(&symbols[140u],
	      "ret_ifc_dmhc_repair_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_3);
  init_symbol(&symbols[141u],
	      "ret_ifc_dmhc_repair_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_0);
  init_symbol(&symbols[142u],
	      "ret_ifc_dmhc_repair_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_1);
  init_symbol(&symbols[143u],
	      "ret_ifc_dmhc_repair_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_2);
  init_symbol(&symbols[144u],
	      "ret_ifc_dmhc_repair_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_3);
  init_symbol(&symbols[145u],
	      "ret_ifc_dmhc_repair_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_mslot);
  init_symbol(&symbols[146u], "ret_ifc_dmhc_stage", SYM_MODULE, &INST_ret_ifc_dmhc_stage);
  init_symbol(&symbols[147u], "ret_ifc_dmhc_stage1_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage1_ff);
  init_symbol(&symbols[148u], "ret_ifc_dmhc_stage2_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage2_ff);
  init_symbol(&symbols[149u],
	      "ret_ifc_dmhc_victim_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_g_index);
  init_symbol(&symbols[150u],
	      "ret_ifc_dmhc_victim_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_gslot);
  init_symbol(&symbols[151u],
	      "ret_ifc_dmhc_victim_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot);
  init_symbol(&symbols[152u],
	      "ret_ifc_dmhc_victim_mslot_addr",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot_addr);
  init_symbol(&symbols[153u], "ret_ifc_readDataFifo", SYM_MODULE, &INST_ret_ifc_readDataFifo);
  init_symbol(&symbols[154u], "ret_ifc_readReqFifo", SYM_MODULE, &INST_ret_ifc_readReqFifo);
  init_symbol(&symbols[155u], "WILL_FIRE_add_entry_put", SYM_DEF, &DEF_WILL_FIRE_add_entry_put, 1u);
  init_symbol(&symbols[156u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9,
	      1u);
  init_symbol(&symbols[157u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
	      1u);
  init_symbol(&symbols[158u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
	      1u);
  init_symbol(&symbols[159u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9,
	      1u);
  init_symbol(&symbols[160u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9,
	      1u);
  init_symbol(&symbols[161u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9,
	      1u);
  init_symbol(&symbols[162u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
	      1u);
  init_symbol(&symbols[163u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
	      1u);
  init_symbol(&symbols[164u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
	      1u);
  init_symbol(&symbols[165u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,
	      1u);
  init_symbol(&symbols[166u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,
	      1u);
  init_symbol(&symbols[167u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
	      1u);
  init_symbol(&symbols[168u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
	      1u);
  init_symbol(&symbols[169u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,
	      1u);
  init_symbol(&symbols[170u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,
	      1u);
  init_symbol(&symbols[171u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,
	      1u);
  init_symbol(&symbols[172u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
	      1u);
  init_symbol(&symbols[173u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
	      1u);
  init_symbol(&symbols[174u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
	      1u);
}


/* Rule actions */

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_hash_units_0_init_table()
{
  tUInt32 DEF_x__h459;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  tUInt32 DEF_x__h469;
  DEF_x__h469 = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4 = DEF_x__h469 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5 = !DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  DEF_x__h459 = 511u & (DEF_x__h469 + 1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u, DEF_x__h469, UWide_literal_91_h0);
  if (DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4)
    INST_ret_ifc_dmhc_hash_units_0_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5)
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_write(DEF_x__h459);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_hash_units_1_init_table()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  tUInt32 DEF_x__h878;
  tUInt32 DEF_x__h868;
  DEF_x__h878 = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_read();
  DEF_x__h868 = 511u & (DEF_x__h878 + 1u);
  DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10 = DEF_x__h878 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11 = !DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u, DEF_x__h878, UWide_literal_91_h0);
  if (DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10)
    INST_ret_ifc_dmhc_hash_units_1_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11)
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_write(DEF_x__h868);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_hash_units_2_init_table()
{
  tUInt32 DEF_x__h1277;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  tUInt32 DEF_x__h1287;
  DEF_x__h1287 = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16 = DEF_x__h1287 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17 = !DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  DEF_x__h1277 = 511u & (DEF_x__h1287 + 1u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u, DEF_x__h1287, UWide_literal_91_h0);
  if (DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16)
    INST_ret_ifc_dmhc_hash_units_2_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17)
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_write(DEF_x__h1277);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_hash_units_3_init_table()
{
  tUInt32 DEF_x__h1686;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  tUInt32 DEF_x__h1696;
  DEF_x__h1696 = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22 = DEF_x__h1696 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23 = !DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  DEF_x__h1686 = 511u & (DEF_x__h1696 + 1u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u, DEF_x__h1696, UWide_literal_91_h0);
  if (DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22)
    INST_ret_ifc_dmhc_hash_units_3_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23)
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_write(DEF_x__h1686);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27;
  DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27 = INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_ldvn_start_reg_1.METH_write(DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_state_handle_abort()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39;
  DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39 = INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_ldvn_state_fired.METH_write(DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45;
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423;
  DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423 = INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45 = INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_ldvn_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_restart()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l22c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_mslot_to_repair.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l30c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91;
  tUInt32 DEF_hash_val__h21346;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73;
  tUInt32 DEF_x__h21176;
  tUInt32 DEF_hash_val__h28788;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128;
  tUInt32 DEF_hash_val__h24782;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74___d74;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77___d101;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81___d138;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83___d75;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_86___d102;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90___d139;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92___d77;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_95___d104;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99___d141;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101___d79;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_104___d106;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108___d143;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110___d81;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_113___d108;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117___d145;
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117___d145 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													       21u,
													       1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_113___d108 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													       17u,
													       1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110___d81 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													      14u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108___d143 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													       12u,
													       1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101___d79 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													      5u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_104___d106 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													       8u,
													       1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99___d141 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													      3u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_95___d104 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      31u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92___d77 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     28u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90___d139 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      26u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83___d75 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     19u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_86___d102 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      22u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81___d138 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      17u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74___d74 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     10u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77___d101 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      13u,
													      1u);
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117___d145 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108___d143 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99___d141 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90___d139 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81___d138 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110___d81 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101___d79 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92___d77 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74___d74 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83___d75 ? 1u : 0u;
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															      15u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							     24u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																															     1u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							     10u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															     19u,
																																															     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															     9u,
															     1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							    18u,
																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															    27u,
																															    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							    4u,
																																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															    13u,
																																															    1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															     11u,
															     1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							    20u,
																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															    29u,
																															    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							    6u,
																																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															    15u,
																																															    1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															      12u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							     21u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															     30u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							     7u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															     16u,
																																															     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146 = (((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81___d138 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90___d139) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99___d141) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108___d143) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117___d145;
  DEF_hash_val__h24782 = 511u & ((((((tUInt32)((((((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77___d101 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_86___d102 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_95___d104 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_104___d106 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_113___d108 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128)) << 3u)) | (tUInt32)((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																																																																								       12u,
																																																																																								       3u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																																																																																      21u,
																																																																																																      3u)) ^ primExtract8(3u,
																																																																																																			  119u,
																																																																																																			  DEF_ret_ifc_dmhc_mslot_to_repair___d64,
																																																																																																			  32u,
																																																																																																			  96u,
																																																																																																			  32u,
																																																																																																			  94u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																																																																																											   7u,
																																																																																																											   3u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																																																																																																			   16u,
																																																																																																																			   3u)));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															      14u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							     23u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																															     0u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							     9u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															     18u,
																																															     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109 = (((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77___d101 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_86___d102) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_95___d104) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_104___d106) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_113___d108;
  DEF_hash_val__h28788 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213))));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137 = (((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															      16u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							     25u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																															     2u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							     11u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																															     20u,
																																															     1u);
  DEF_x__h21176 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73)) << 8u) | (((tUInt32)((((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74___d74 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83___d75) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92___d77) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101___d79) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110___d81)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146));
  DEF_hash_val__h21346 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161))));
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_hvals_0.METH_write(DEF_x__h21176);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h21176,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h21346,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_1.METH_write(DEF_hash_val__h21346);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h24782,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_2.METH_write(DEF_hash_val__h24782);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h28788,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_3.METH_write(DEF_hash_val__h28788);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l41c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l52c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h33554;
  tUInt8 DEF__theResult_____3_fst_degree__h33575;
  tUInt8 DEF_x__h33606;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249;
  DEF_ret_ifc_dmhc_repair_gslots_3___d237 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d239 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d241 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d243 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF__read_degree__h33527 = DEF_ret_ifc_dmhc_repair_gslots_0___d243.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33505 = DEF_ret_ifc_dmhc_repair_gslots_1___d241.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33449 = DEF_ret_ifc_dmhc_repair_gslots_3___d237.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33477 = DEF_ret_ifc_dmhc_repair_gslots_2___d239.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 = DEF__read_degree__h33505 < DEF__read_degree__h33527;
  DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ? DEF_ret_ifc_dmhc_repair_gslots_1___d241 : DEF_ret_ifc_dmhc_repair_gslots_0___d243;
  DEF__theResult_____3_fst_degree__h33554 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ? DEF__read_degree__h33505 : DEF__read_degree__h33527;
  DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 = DEF__read_degree__h33477 < DEF__theResult_____3_fst_degree__h33554;
  DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ? DEF_ret_ifc_dmhc_repair_gslots_2___d239 : DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250;
  DEF__theResult_____3_fst_degree__h33575 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ? DEF__read_degree__h33477 : DEF__theResult_____3_fst_degree__h33554;
  DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 = DEF__read_degree__h33449 < DEF__theResult_____3_fst_degree__h33575;
  DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 ? DEF_ret_ifc_dmhc_repair_gslots_3___d237 : DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251;
  DEF_x__h33606 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslot.METH_write(DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252);
  INST_ret_ifc_dmhc_repair_g_index.METH_write(DEF_x__h33606);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l60c9()
{
  tUInt8 DEF_n_maddr__h34281;
  tUInt8 DEF__theResult_____2_fst_maddr__h34326;
  tUInt8 DEF_mslot__h34574;
  tUInt8 DEF_mslot__h34302;
  tUInt8 DEF__theResult_____2_fst_maddr__h34342;
  tUInt8 DEF__theResult_____2_fst_maddr__h34322;
  tUInt8 DEF__theResult_____2_fst_maddr__h34346;
  tUInt8 DEF_mslot__h34699;
  tUInt8 DEF__theResult_____2_fst_maddr__h34318;
  tUInt8 DEF__theResult_____2_fst_maddr__h34350;
  tUInt8 DEF_tmp_gslot_maddr__h34314;
  tUInt8 DEF_mslot__h34824;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260;
  tUInt8 DEF__read_mslot__h33476;
  tUInt8 DEF__read_maddr__h33475;
  tUInt8 DEF__read_mslot__h33448;
  tUInt8 DEF__read_maddr__h33447;
  tUInt8 DEF__read_mslot__h33504;
  tUInt8 DEF__read_maddr__h33503;
  tUInt8 DEF__read_mslot__h33526;
  tUInt8 DEF__read_maddr__h33525;
  tUInt8 DEF_x__h34790;
  DEF_x__h34790 = INST_ret_ifc_dmhc_repair_g_index.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_3___d237 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d239 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d241 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d243 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_x2__h91229 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_0___d243,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_1___d241,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_3___d237,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_2___d239,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300);
  wop_primExtractWide(73u,
		      119u,
		      DEF_ret_ifc_dmhc_mslot_to_repair___d64,
		      32u,
		      72u,
		      32u,
		      0u,
		      DEF__read_value__h18848);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_0___d243,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h33524);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_1___d241,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h33502);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_3___d237,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h33446);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_repair_gslots_2___d239,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h33474);
  DEF__read_maddr__h33525 = DEF_ret_ifc_dmhc_repair_gslots_0___d243.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h33526 = DEF_ret_ifc_dmhc_repair_gslots_0___d243.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h33503 = DEF_ret_ifc_dmhc_repair_gslots_1___d241.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h33504 = DEF_ret_ifc_dmhc_repair_gslots_1___d241.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h33447 = DEF_ret_ifc_dmhc_repair_gslots_3___d237.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h33448 = DEF_ret_ifc_dmhc_repair_gslots_3___d237.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h33475 = DEF_ret_ifc_dmhc_repair_gslots_2___d239.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h33476 = DEF_ret_ifc_dmhc_repair_gslots_2___d239.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_degree__h33527 = DEF_ret_ifc_dmhc_repair_gslots_0___d243.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33505 = DEF_ret_ifc_dmhc_repair_gslots_1___d241.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33449 = DEF_ret_ifc_dmhc_repair_gslots_3___d237.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h33477 = DEF_ret_ifc_dmhc_repair_gslots_2___d239.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260 = DEF_x__h34790 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261 = DEF_x__h34790 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259 = DEF_x__h34790 == (tUInt8)0u;
  DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262 = DEF_x__h34790 == (tUInt8)1u;
  DEF__theResult_____2_fst_value__h34341 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259 ? UWide_literal_73_h0 : DEF__read_value__h33524;
  wop_xor(DEF__theResult_____2_fst_value__h34341,
	  DEF__read_value__h33502,
	  DEF__theResult_____2_fst_value__h34325);
  DEF__theResult_____2_fst_value__h34345 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262 ? DEF__theResult_____2_fst_value__h34341 : DEF__theResult_____2_fst_value__h34325;
  wop_xor(DEF__theResult_____2_fst_value__h34345,
	  DEF__read_value__h33474,
	  DEF__theResult_____2_fst_value__h34321);
  DEF__theResult_____2_fst_value__h34349 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261 ? DEF__theResult_____2_fst_value__h34345 : DEF__theResult_____2_fst_value__h34321;
  wop_xor(DEF__theResult_____2_fst_value__h34349,
	  DEF__read_value__h33446,
	  DEF__theResult_____2_fst_value__h34317);
  DEF__theResult_____2_fst_value__h34353 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260 ? DEF__theResult_____2_fst_value__h34349 : DEF__theResult_____2_fst_value__h34317;
  DEF_mslot__h34824 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260 ? DEF__read_mslot__h33448 : DEF_x2__h91229;
  DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h34824)) << 2u)) | (tUInt32)(DEF__read_degree__h33449),
															0u);
  DEF_mslot__h34699 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261 ? DEF__read_mslot__h33476 : DEF_x2__h91229;
  DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h34699)) << 2u)) | (tUInt32)(DEF__read_degree__h33477),
															0u);
  DEF__theResult_____2_fst_maddr__h34342 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259 ? (tUInt8)0u : DEF__read_maddr__h33525;
  DEF_mslot__h34302 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259 ? DEF__read_mslot__h33526 : DEF_x2__h91229;
  DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h34302)) << 2u)) | (tUInt32)(DEF__read_degree__h33527),
															0u);
  DEF_mslot__h34574 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262 ? DEF__read_mslot__h33504 : DEF_x2__h91229;
  DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h34574)) << 2u)) | (tUInt32)(DEF__read_degree__h33505),
															0u);
  DEF__theResult_____2_fst_maddr__h34326 = DEF__theResult_____2_fst_maddr__h34342 ^ DEF__read_maddr__h33503;
  DEF__theResult_____2_fst_maddr__h34346 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262 ? DEF__theResult_____2_fst_maddr__h34342 : DEF__theResult_____2_fst_maddr__h34326;
  DEF__theResult_____2_fst_maddr__h34322 = DEF__theResult_____2_fst_maddr__h34346 ^ DEF__read_maddr__h33475;
  DEF__theResult_____2_fst_maddr__h34350 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261 ? DEF__theResult_____2_fst_maddr__h34346 : DEF__theResult_____2_fst_maddr__h34322;
  DEF__theResult_____2_fst_maddr__h34318 = DEF__theResult_____2_fst_maddr__h34350 ^ DEF__read_maddr__h33447;
  DEF_tmp_gslot_maddr__h34314 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260 ? DEF__theResult_____2_fst_maddr__h34350 : DEF__theResult_____2_fst_maddr__h34318;
  wop_xor(DEF__theResult_____2_fst_value__h34353, DEF__read_value__h18848, DEF_n_value__h34280);
  DEF_n_maddr__h34281 = DEF_tmp_gslot_maddr__h34314 ^ DEF_x2__h91229;
  DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289.set_bits_in_word(primExtract32(27u,
											       73u,
											       DEF_n_value__h34280,
											       32u,
											       72u,
											       32u,
											       46u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_n_value__h34280,
														   32u,
														   45u,
														   32u,
														   14u),
												     1u).set_whole_word(((DEF_n_value__h34280.get_bits_in_word32(0u,
																				 0u,
																				 14u) << 18u) | (((tUInt32)(DEF_n_maddr__h34281)) << 10u)) | 1u,
															0u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_3___d260 ? DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 : DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308;
  DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_2___d261 ? DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 : DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303;
  DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_0___d259 ? DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 : DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293;
  DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299 = DEF_ret_ifc_dmhc_repair_g_index_58_EQ_1___d262 ? DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 : DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298;
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l99c9()
{
  tUInt32 DEF_gaddr__h35144;
  tUInt32 DEF_gaddr__h35235;
  tUInt32 DEF_gaddr__h35326;
  tUInt32 DEF_gaddr__h35417;
  DEF_ret_ifc_dmhc_repair_gslots_3___d237 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d239 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d241 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d243 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_gaddr__h35417 = INST_ret_ifc_dmhc_repair_hvals_3.METH_read();
  DEF_gaddr__h35326 = INST_ret_ifc_dmhc_repair_hvals_2.METH_read();
  DEF_gaddr__h35235 = INST_ret_ifc_dmhc_repair_hvals_1.METH_read();
  DEF_gaddr__h35144 = INST_ret_ifc_dmhc_repair_hvals_0.METH_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h35144,
						    DEF_ret_ifc_dmhc_repair_gslots_0___d243);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h35235,
						    DEF_ret_ifc_dmhc_repair_gslots_1___d241);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h35417,
						    DEF_ret_ifc_dmhc_repair_gslots_3___d237);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h35326,
						    DEF_ret_ifc_dmhc_repair_gslots_2___d239);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_action_l107c9()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_idle_l20c1()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_ldvn_fsm_start()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d331;
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d331 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d331);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d343;
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d343 = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d343);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d349;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h40489;
  DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h40489 = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d349 = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h40489);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d349);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_restart()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l121c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_mslot.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l128c9()
{
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376;
  tUInt32 DEF_x__h59336;
  tUInt32 DEF_hash_val__h59504;
  tUInt32 DEF_hash_val__h66814;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431;
  tUInt32 DEF_hash_val__h62874;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_74___d377;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77___d404;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81___d441;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_83___d378;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_86___d405;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_90___d442;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_92___d380;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_95___d407;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_99___d444;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_101___d382;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_104___d409;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_108___d446;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_110___d384;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_113___d411;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_117___d448;
  DEF_ret_ifc_dmhc_evictee_mslot___d367 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_117___d448 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     21u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_113___d411 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     17u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_110___d384 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     14u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_108___d446 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     12u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_101___d382 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     5u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_104___d409 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     8u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_99___d444 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													    3u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_95___d407 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    31u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_92___d380 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    28u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_90___d442 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    26u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_83___d378 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    19u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_86___d405 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    22u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81___d441 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    17u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_74___d377 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    10u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77___d404 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
													    13u,
													    1u);
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_117___d448 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_99___d444 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_108___d446 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_90___d442 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_110___d384 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81___d441 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_101___d382 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_92___d380 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_83___d378 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453 = DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_74___d377 ? 1u : 0u;
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     15u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   24u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																															  1u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 10u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															19u,
																																															1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     9u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   18u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																															  27u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 4u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															13u,
																																															1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     11u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   20u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																															  29u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 6u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															15u,
																																															1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     12u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   21u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																															  30u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 7u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															16u,
																																															1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449 = (((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81___d441 ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_90___d442) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_99___d444) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_108___d446) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_117___d448;
  DEF_hash_val__h62874 = 511u & ((((((tUInt32)((((((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77___d404 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_86___d405 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_95___d407 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_104___d409 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_113___d411 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431)) << 3u)) | (tUInt32)((((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																																																																																								 12u,
																																																																																								 3u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																																																																																															       21u,
																																																																																															       3u)) ^ primExtract8(3u,
																																																																																																		   119u,
																																																																																																		   DEF_ret_ifc_dmhc_evictee_mslot___d367,
																																																																																																		   32u,
																																																																																																		   96u,
																																																																																																		   32u,
																																																																																																		   94u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																																																																																										   7u,
																																																																																																										   3u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																																																																																																		  16u,
																																																																																																																		  3u)));
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     14u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   23u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																															  0u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 9u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															18u,
																																															1u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412 = (((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77___d404 ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_86___d405) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_95___d407) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_104___d409) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_113___d411;
  DEF_hash_val__h66814 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516))));
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440 = (((DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
															     16u,
															     1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(2u,
																							   25u,
																							   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																															  2u,
																															  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																							 11u,
																																							 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
																																															20u,
																																															1u);
  DEF_hash_val__h59504 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464))));
  DEF_x__h59336 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376)) << 8u) | (((tUInt32)((((DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_74___d377 ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_83___d378) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_92___d380) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_101___d382) ^ DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_110___d384)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449));
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_hvals_0.METH_write(DEF_x__h59336);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h59336,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h59504,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_1.METH_write(DEF_hash_val__h59504);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h62874,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_2.METH_write(DEF_hash_val__h62874);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h66814,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_3.METH_write(DEF_hash_val__h66814);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l138c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231);
  INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232);
  INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233);
  INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l149c9()
{
  tUInt8 DEF_x_degree__h71818;
  tUInt8 DEF_x_degree__h71519;
  tUInt8 DEF_x_degree__h72117;
  tUInt8 DEF_x_degree__h72416;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536;
  tUInt8 DEF__read_degree__h71355;
  tUInt8 DEF__read_degree__h71654;
  tUInt8 DEF__read_degree__h71953;
  tUInt8 DEF__read_degree__h72252;
  DEF_ret_ifc_dmhc_evictee_mslot___d367 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_3___d564 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d555 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d546 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d537 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  wop_primExtractWide(89u,
		      91u,
		      DEF_ret_ifc_dmhc_evictee_gslots_3___d564,
		      32u,
		      90u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569);
  wop_primExtractWide(89u,
		      91u,
		      DEF_ret_ifc_dmhc_evictee_gslots_2___d555,
		      32u,
		      90u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560);
  wop_primExtractWide(89u,
		      91u,
		      DEF_ret_ifc_dmhc_evictee_gslots_1___d546,
		      32u,
		      90u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551);
  wop_primExtractWide(89u,
		      91u,
		      DEF_ret_ifc_dmhc_evictee_gslots_0___d537,
		      32u,
		      90u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542);
  DEF__read_degree__h72252 = DEF_ret_ifc_dmhc_evictee_gslots_3___d564.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h71953 = DEF_ret_ifc_dmhc_evictee_gslots_2___d555.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h71654 = DEF_ret_ifc_dmhc_evictee_gslots_1___d546.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h71355 = DEF_ret_ifc_dmhc_evictee_gslots_0___d537.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536 = DEF_ret_ifc_dmhc_evictee_mslot___d367.get_bits_in_word8(3u,
													     22u,
													     1u);
  DEF_x_degree__h72416 = (tUInt8)3u & (DEF__read_degree__h72252 - (tUInt8)1u);
  DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h72416),
															0u);
  switch (DEF__read_degree__h72252) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572 = UWide_literal_91_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572 = DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571;
  }
  DEF_x_degree__h72117 = (tUInt8)3u & (DEF__read_degree__h71953 - (tUInt8)1u);
  DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h72117),
															0u);
  switch (DEF__read_degree__h71953) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563 = UWide_literal_91_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563 = DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562;
  }
  DEF_x_degree__h71519 = (tUInt8)3u & (DEF__read_degree__h71355 - (tUInt8)1u);
  DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h71519),
															0u);
  switch (DEF__read_degree__h71355) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545 = UWide_literal_91_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545 = DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544;
  }
  DEF_x_degree__h71818 = (tUInt8)3u & (DEF__read_degree__h71654 - (tUInt8)1u);
  DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h71818),
															0u);
  switch (DEF__read_degree__h71654) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554 = UWide_literal_91_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554 = DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553;
  }
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536)
    INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545);
  if (DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536)
    INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554);
  if (DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536)
    INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563);
  if (DEF_ret_ifc_dmhc_evictee_mslot_67_BIT_118___d536)
    INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l164c9()
{
  tUInt32 DEF_gaddr__h72798;
  tUInt32 DEF_gaddr__h72889;
  tUInt32 DEF_gaddr__h72980;
  tUInt32 DEF_gaddr__h73071;
  DEF_ret_ifc_dmhc_evictee_gslots_3___d564 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d555 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d546 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d537 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  DEF_gaddr__h73071 = INST_ret_ifc_dmhc_evictee_hvals_3.METH_read();
  DEF_gaddr__h72980 = INST_ret_ifc_dmhc_evictee_hvals_2.METH_read();
  DEF_gaddr__h72889 = INST_ret_ifc_dmhc_evictee_hvals_1.METH_read();
  DEF_gaddr__h72798 = INST_ret_ifc_dmhc_evictee_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h72798,
						    DEF_ret_ifc_dmhc_evictee_gslots_0___d537);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h72889,
						    DEF_ret_ifc_dmhc_evictee_gslots_1___d546);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h73071,
						    DEF_ret_ifc_dmhc_evictee_gslots_3___d564);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h72980,
						    DEF_ret_ifc_dmhc_evictee_gslots_2___d555);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l172c9()
{
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591;
  tUInt32 DEF_x__h76102;
  tUInt32 DEF_hash_val__h76270;
  tUInt32 DEF_hash_val__h83580;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646;
  tUInt32 DEF_hash_val__h79640;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_74___d592;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_77___d619;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_81___d656;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_83___d593;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_86___d620;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_90___d657;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_92___d595;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_95___d622;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_99___d659;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_101___d597;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_104___d624;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_108___d661;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_110___d599;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_113___d626;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_82_BIT_117___d663;
  DEF_ret_ifc_dmhc_new_mslot___d582 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_117___d663 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     21u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_113___d626 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     17u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_110___d599 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     14u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_108___d661 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     12u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_101___d597 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     5u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_104___d624 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												     8u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_99___d659 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
												    3u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_95___d622 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    31u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_92___d595 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    28u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_90___d657 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    26u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_83___d593 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    19u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_86___d620 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    22u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_81___d656 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    17u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_74___d592 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    10u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_77___d619 = DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
												    13u,
												    1u);
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_117___d663 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_99___d659 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_108___d661 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_90___d657 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_110___d599 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_81___d656 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_101___d597 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_92___d595 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_83___d593 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668 = DEF_ret_ifc_dmhc_new_mslot_82_BIT_74___d592 ? 1u : 0u;
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 15u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   24u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																													      1u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 10u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    19u,
																																												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 9u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   18u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																													      27u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 4u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    13u,
																																												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 11u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   20u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																													      29u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 6u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    15u,
																																												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 12u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   21u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																													      30u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 7u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    16u,
																																												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664 = (((DEF_ret_ifc_dmhc_new_mslot_82_BIT_81___d656 ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_90___d657) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_99___d659) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_108___d661) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_117___d663;
  DEF_hash_val__h79640 = 511u & ((((((tUInt32)((((((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_82_BIT_77___d619 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_82_BIT_86___d620 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_82_BIT_95___d622 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_82_BIT_104___d624 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_82_BIT_113___d626 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646)) << 3u)) | (tUInt32)((((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																																																																																					 12u,
																																																																																					 3u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																																																																																												   21u,
																																																																																												   3u)) ^ primExtract8(3u,
																																																																																														       119u,
																																																																																														       DEF_ret_ifc_dmhc_new_mslot___d582,
																																																																																														       32u,
																																																																																														       96u,
																																																																																														       32u,
																																																																																														       94u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																																																																																						   7u,
																																																																																																						   3u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																																																																																													      16u,
																																																																																																													      3u)));
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 14u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   23u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																													      0u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 9u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    18u,
																																												    1u);
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627 = (((DEF_ret_ifc_dmhc_new_mslot_82_BIT_77___d619 ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_86___d620) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_95___d622) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_104___d624) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_113___d626;
  DEF_hash_val__h83580 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731))));
  DEF_ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655 = (((DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
															 16u,
															 1u) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(2u,
																						   25u,
																						   1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																													      2u,
																													      1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																					 11u,
																																					 1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d582.get_bits_in_word8(3u,
																																												    20u,
																																												    1u);
  DEF_hash_val__h76270 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679))));
  DEF_x__h76102 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591)) << 8u) | (((tUInt32)((((DEF_ret_ifc_dmhc_new_mslot_82_BIT_74___d592 ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_83___d593) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_92___d595) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_101___d597) ^ DEF_ret_ifc_dmhc_new_mslot_82_BIT_110___d599)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664));
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_hvals_0.METH_write(DEF_x__h76102);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h76102,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h76270,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_1.METH_write(DEF_hash_val__h76270);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h79640,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_2.METH_write(DEF_hash_val__h79640);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h83580,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_3.METH_write(DEF_hash_val__h83580);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l182c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l192c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h88286;
  tUInt8 DEF__theResult_____3_fst_degree__h88307;
  tUInt8 DEF_x__h88350;
  tUInt8 DEF__theResult_____3_fst_mslot__h88285;
  tUInt8 DEF__theResult_____3_fst_mslot__h88306;
  tUInt8 DEF_x__h88364;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763;
  tUInt8 DEF__read_mslot__h88180;
  tUInt8 DEF__read_mslot__h88208;
  tUInt8 DEF__read_mslot__h88236;
  tUInt8 DEF__read_mslot__h88258;
  DEF_ret_ifc_dmhc_new_gslots_3___d751 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d753 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d755 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d757 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF__read_mslot__h88258 = DEF_ret_ifc_dmhc_new_gslots_0___d757.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h88236 = DEF_ret_ifc_dmhc_new_gslots_1___d755.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h88208 = DEF_ret_ifc_dmhc_new_gslots_2___d753.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h88180 = DEF_ret_ifc_dmhc_new_gslots_3___d751.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_degree__h88259 = DEF_ret_ifc_dmhc_new_gslots_0___d757.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88237 = DEF_ret_ifc_dmhc_new_gslots_1___d755.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88209 = DEF_ret_ifc_dmhc_new_gslots_2___d753.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88181 = DEF_ret_ifc_dmhc_new_gslots_3___d751.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 = DEF__read_degree__h88237 < DEF__read_degree__h88259;
  DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ? DEF_ret_ifc_dmhc_new_gslots_1___d755 : DEF_ret_ifc_dmhc_new_gslots_0___d757;
  DEF__theResult_____3_fst_mslot__h88285 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ? DEF__read_mslot__h88236 : DEF__read_mslot__h88258;
  DEF__theResult_____3_fst_degree__h88286 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ? DEF__read_degree__h88237 : DEF__read_degree__h88259;
  DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 = DEF__read_degree__h88209 < DEF__theResult_____3_fst_degree__h88286;
  DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ? DEF_ret_ifc_dmhc_new_gslots_2___d753 : DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764;
  DEF__theResult_____3_fst_mslot__h88306 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ? DEF__read_mslot__h88208 : DEF__theResult_____3_fst_mslot__h88285;
  DEF__theResult_____3_fst_degree__h88307 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ? DEF__read_degree__h88209 : DEF__theResult_____3_fst_degree__h88286;
  DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 = DEF__read_degree__h88181 < DEF__theResult_____3_fst_degree__h88307;
  DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ? DEF_ret_ifc_dmhc_new_gslots_3___d751 : DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765;
  DEF_x__h88364 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ? DEF__read_mslot__h88180 : DEF__theResult_____3_fst_mslot__h88306;
  DEF_x__h88350 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)8u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_victim_gslot.METH_write(DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766);
  INST_ret_ifc_dmhc_victim_mslot_addr.METH_write(DEF_x__h88364);
  INST_ret_ifc_dmhc_victim_g_index.METH_write(DEF_x__h88350);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l201c9()
{
  tUInt8 DEF_n_maddr__h89130;
  tUInt8 DEF_n_degree__h89139;
  tUInt8 DEF_n_degree__h89436;
  tUInt8 DEF_n_degree__h89584;
  tUInt8 DEF_n_degree__h89732;
  tUInt8 DEF__theResult_____2_fst_maddr__h89179;
  tUInt8 DEF__theResult_____2_fst_maddr__h89195;
  tUInt8 DEF__theResult_____2_fst_maddr__h89175;
  tUInt8 DEF__theResult_____2_fst_maddr__h89199;
  tUInt8 DEF__theResult_____2_fst_maddr__h89171;
  tUInt8 DEF__theResult_____2_fst_maddr__h89203;
  tUInt8 DEF_tmp_gslot_maddr__h89167;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_79_EQ_0___d780;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_79_EQ_1___d783;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_79_EQ_2___d782;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_79_EQ_3___d781;
  tUInt8 DEF__read_maddr__h88179;
  tUInt8 DEF__read_maddr__h88207;
  tUInt8 DEF__read_maddr__h88235;
  tUInt8 DEF__read_maddr__h88257;
  tUInt8 DEF_x__h89710;
  DEF_x2__h107525 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_x__h89710 = INST_ret_ifc_dmhc_victim_g_index.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d582 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_3___d751 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d753 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d755 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d757 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_0___d757,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_1___d755,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_2___d753,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820);
  wop_primExtractWide(81u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_3___d751,
		      32u,
		      90u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824);
  wop_primExtractWide(73u,
		      119u,
		      DEF_ret_ifc_dmhc_new_mslot___d582,
		      32u,
		      72u,
		      32u,
		      0u,
		      DEF__read_value__h73774);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_0___d757,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h88256);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_1___d755,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h88234);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_2___d753,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h88206);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_new_gslots_3___d751,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF__read_value__h88178);
  DEF__read_maddr__h88257 = DEF_ret_ifc_dmhc_new_gslots_0___d757.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h88235 = DEF_ret_ifc_dmhc_new_gslots_1___d755.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h88207 = DEF_ret_ifc_dmhc_new_gslots_2___d753.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h88179 = DEF_ret_ifc_dmhc_new_gslots_3___d751.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_degree__h88259 = DEF_ret_ifc_dmhc_new_gslots_0___d757.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88237 = DEF_ret_ifc_dmhc_new_gslots_1___d755.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88209 = DEF_ret_ifc_dmhc_new_gslots_2___d753.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h88181 = DEF_ret_ifc_dmhc_new_gslots_3___d751.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_victim_g_index_79_EQ_3___d781 = DEF_x__h89710 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_victim_g_index_79_EQ_2___d782 = DEF_x__h89710 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_victim_g_index_79_EQ_1___d783 = DEF_x__h89710 == (tUInt8)1u;
  DEF_ret_ifc_dmhc_victim_g_index_79_EQ_0___d780 = DEF_x__h89710 == (tUInt8)0u;
  DEF__theResult_____2_fst_value__h89194 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_0___d780 ? UWide_literal_73_h0 : DEF__read_value__h88256;
  wop_xor(DEF__theResult_____2_fst_value__h89194,
	  DEF__read_value__h88234,
	  DEF__theResult_____2_fst_value__h89178);
  DEF__theResult_____2_fst_value__h89198 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_1___d783 ? DEF__theResult_____2_fst_value__h89194 : DEF__theResult_____2_fst_value__h89178;
  wop_xor(DEF__theResult_____2_fst_value__h89198,
	  DEF__read_value__h88206,
	  DEF__theResult_____2_fst_value__h89174);
  DEF__theResult_____2_fst_value__h89202 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_2___d782 ? DEF__theResult_____2_fst_value__h89198 : DEF__theResult_____2_fst_value__h89174;
  wop_xor(DEF__theResult_____2_fst_value__h89202,
	  DEF__read_value__h88178,
	  DEF__theResult_____2_fst_value__h89170);
  DEF__theResult_____2_fst_value__h89206 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_3___d781 ? DEF__theResult_____2_fst_value__h89202 : DEF__theResult_____2_fst_value__h89170;
  DEF__theResult_____2_fst_maddr__h89195 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_0___d780 ? (tUInt8)0u : DEF__read_maddr__h88257;
  DEF__theResult_____2_fst_maddr__h89179 = DEF__theResult_____2_fst_maddr__h89195 ^ DEF__read_maddr__h88235;
  DEF__theResult_____2_fst_maddr__h89199 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_1___d783 ? DEF__theResult_____2_fst_maddr__h89195 : DEF__theResult_____2_fst_maddr__h89179;
  DEF__theResult_____2_fst_maddr__h89175 = DEF__theResult_____2_fst_maddr__h89199 ^ DEF__read_maddr__h88207;
  DEF__theResult_____2_fst_maddr__h89203 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_2___d782 ? DEF__theResult_____2_fst_maddr__h89199 : DEF__theResult_____2_fst_maddr__h89175;
  DEF__theResult_____2_fst_maddr__h89171 = DEF__theResult_____2_fst_maddr__h89203 ^ DEF__read_maddr__h88179;
  DEF_tmp_gslot_maddr__h89167 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_3___d781 ? DEF__theResult_____2_fst_maddr__h89203 : DEF__theResult_____2_fst_maddr__h89171;
  DEF_n_degree__h89732 = (tUInt8)3u & (DEF__read_degree__h88181 + (tUInt8)1u);
  DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h107525)) << 2u)) | (tUInt32)(DEF_n_degree__h89732),
															0u);
  DEF_n_degree__h89584 = (tUInt8)3u & (DEF__read_degree__h88209 + (tUInt8)1u);
  DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h107525)) << 2u)) | (tUInt32)(DEF_n_degree__h89584),
															0u);
  DEF_n_degree__h89139 = (tUInt8)3u & (DEF__read_degree__h88259 + (tUInt8)1u);
  DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h107525)) << 2u)) | (tUInt32)(DEF_n_degree__h89139),
															0u);
  DEF_n_degree__h89436 = (tUInt8)3u & (DEF__read_degree__h88237 + (tUInt8)1u);
  DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818.set_bits_in_word(primExtract32(27u,
											       81u,
											       DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816,
											       32u,
											       80u,
											       32u,
											       54u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h107525)) << 2u)) | (tUInt32)(DEF_n_degree__h89436),
															0u);
  wop_xor(DEF__theResult_____2_fst_value__h89206, DEF__read_value__h73774, DEF_n_value__h89129);
  DEF_n_maddr__h89130 = DEF_tmp_gslot_maddr__h89167 ^ DEF_x2__h107525;
  DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811.set_bits_in_word(primExtract32(27u,
											       73u,
											       DEF_n_value__h89129,
											       32u,
											       72u,
											       32u,
											       46u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_n_value__h89129,
														   32u,
														   45u,
														   32u,
														   14u),
												     1u).set_whole_word((((DEF_n_value__h89129.get_bits_in_word32(0u,
																				  0u,
																				  14u) << 18u) | (((tUInt32)(DEF_n_maddr__h89130)) << 10u)) | (((tUInt32)(DEF_x2__h107525)) << 2u)) | (tUInt32)((tUInt8)1u),
															0u);
  DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_3___d781 ? DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 : DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826;
  DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_2___d782 ? DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 : DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822;
  DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_1___d783 ? DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 : DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818;
  DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815 = DEF_ret_ifc_dmhc_victim_g_index_79_EQ_0___d780 ? DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 : DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814;
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)9u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l243c9()
{
  tUInt32 DEF_gaddr__h90119;
  tUInt32 DEF_gaddr__h90210;
  tUInt32 DEF_gaddr__h90301;
  tUInt32 DEF_gaddr__h90392;
  DEF_ret_ifc_dmhc_new_gslots_3___d751 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d753 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d755 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d757 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF_gaddr__h90392 = INST_ret_ifc_dmhc_new_hvals_3.METH_read();
  DEF_gaddr__h90301 = INST_ret_ifc_dmhc_new_hvals_2.METH_read();
  DEF_gaddr__h90210 = INST_ret_ifc_dmhc_new_hvals_1.METH_read();
  DEF_gaddr__h90119 = INST_ret_ifc_dmhc_new_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)10u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h90119,
						    DEF_ret_ifc_dmhc_new_gslots_0___d757);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h90210,
						    DEF_ret_ifc_dmhc_new_gslots_1___d755);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h90392,
						    DEF_ret_ifc_dmhc_new_gslots_3___d751);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h90301,
						    DEF_ret_ifc_dmhc_new_gslots_2___d753);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l251c9()
{
  DEF_x2__h107525 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d582 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_x__h90765 = (tUInt8)255u & (DEF_x2__h107525 + (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)11u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u,
				       DEF_x2__h107525,
				       DEF_ret_ifc_dmhc_new_mslot___d582);
  INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_x__h90765);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_action_l258c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_08_MINUS_1___d848;
  tUInt8 DEF_NOT_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_3_ETC___d849;
  DEF_x2__h107525 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_victim_gslot___d838 = INST_ret_ifc_dmhc_victim_gslot.METH_read();
  DEF_x2__h91229 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  DEF__read_degree__h91048 = DEF_ret_ifc_dmhc_victim_gslot___d838.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840 = DEF__read_degree__h91048 == (tUInt8)0u;
  DEF_NOT_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_3_ETC___d849 = !DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840;
  DEF_ret_ifc_dmhc_mslot_counter_08_MINUS_1___d848 = (tUInt8)255u & (DEF_x2__h107525 - (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)12u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  if (DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
    INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
      DEF_v__h91173 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
      dollar_display(sim_hdl,
		     this,
		     "s,64,8",
		     &__str_literal_1,
		     DEF_v__h91173,
		     DEF_ret_ifc_dmhc_mslot_counter_08_MINUS_1___d848);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_3_ETC___d849)
    INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
					 DEF_x2__h91229,
					 UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_3_ETC___d849)
    INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_mslot_replacement_fsm_start()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_init_tables()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_AND_re_ETC___d863;
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255___d859;
  tUInt8 DEF_IF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_THE_ETC___d862;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d861;
  DEF_ret_ifc_dmhc_hash_units_0_init__h386 = INST_ret_ifc_dmhc_hash_units_0_init.METH_read();
  DEF_x2__h107525 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255___d859 = DEF_x2__h107525 == (tUInt8)255u;
  DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d861 = DEF_ret_ifc_dmhc_hash_units_0_init__h386 || !DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255___d859;
  DEF_x__h90765 = (tUInt8)255u & (DEF_x2__h107525 + (tUInt8)1u);
  DEF_IF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_THE_ETC___d862 = DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255___d859 ? (tUInt8)0u : DEF_x__h90765;
  DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_AND_re_ETC___d863 = DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255___d859 && DEF_ret_ifc_dmhc_hash_units_0_init__h386;
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d861)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u, DEF_x2__h107525, UWide_literal_119_h0);
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d861)
    INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_IF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_THE_ETC___d862);
  if (DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_AND_re_ETC___d863)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_AND_re_ETC___d863)
      DEF_v__h91837 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_08_EQ_255_59_AND_re_ETC___d863)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF_v__h91837);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_lookup_gtables()
{
  tUInt8 DEF_re_maddr__h92111;
  tUInt8 DEF_x_a_read_maddr__h32810;
  tUInt8 DEF_x_a_read_maddr__h32927;
  tUInt8 DEF_x_a_read_maddr__h33044;
  tUInt64 DEF_v__h91866;
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_v__h91866 = INST_ret_ifc_dmhc_stage1_ff.METH_first();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h33043);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h32926);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h32809);
  DEF_x_a_read_maddr__h33044 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234.get_bits_in_word8(0u,
												      10u,
												      8u);
  wop_primExtractWide(73u,
		      91u,
		      DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231,
		      32u,
		      90u,
		      32u,
		      18u,
		      DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869);
  DEF_x_a_read_maddr__h32927 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233.get_bits_in_word8(0u,
												      10u,
												      8u);
  DEF_x_a_read_maddr__h32810 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232.get_bits_in_word8(0u,
												      10u,
												      8u);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869,
	  DEF_x_a_read_value__h32809,
	  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871,
	  DEF_x_a_read_value__h32926,
	  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873,
	  DEF_x_a_read_value__h33043,
	  DEF_re_value__h92112);
  DEF_re_maddr__h92111 = ((DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231.get_bits_in_word8(0u,
												  10u,
												  8u) ^ DEF_x_a_read_maddr__h32810) ^ DEF_x_a_read_maddr__h32927) ^ DEF_x_a_read_maddr__h33044;
  INST_ret_ifc_dmhc_stage1_ff.METH_deq();
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_re_value__h92112);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h92400 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,8,73p",
		   &__str_literal_3,
		   DEF_v__h92400,
		   DEF_re_maddr__h92111,
		   &DEF_re_value__h92112);
  INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
				       DEF_re_maddr__h92111,
				       UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_stage2_ff.METH_enq(DEF_v__h91866);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_dmhc_lookup_mtable()
{
  tUInt8 DEF_ret_ifc_dmhc_stage2_ff_first__90_EQ_ret_ifc_dm_ETC___d891;
  tUInt64 DEF_x_a_read_key__h17926;
  tUInt64 DEF_v__h92521;
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  DEF_v__h92521 = INST_ret_ifc_dmhc_stage2_ff.METH_first();
  wop_primExtractWide(73u,
		      119u,
		      DEF_ret_ifc_dmhc_m_table_a_read____d61,
		      32u,
		      72u,
		      32u,
		      0u,
		      DEF_x_a_read_value__h17927);
  DEF_x_a_read_key__h17926 = primExtract64(45u,
					   119u,
					   DEF_ret_ifc_dmhc_m_table_a_read____d61,
					   32u,
					   117u,
					   32u,
					   73u);
  DEF_ret_ifc_dmhc_stage2_ff_first__90_EQ_ret_ifc_dm_ETC___d891 = DEF_v__h92521 == DEF_x_a_read_key__h17926;
  INST_ret_ifc_dmhc_stage2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h92579 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,45,73p",
		   &__str_literal_4,
		   DEF_v__h92579,
		   DEF_x_a_read_key__h17926,
		   &DEF_x_a_read_value__h17927);
  INST_ret_ifc_dmhc_is_hit_wire.METH_wset(DEF_ret_ifc_dmhc_stage2_ff_first__90_EQ_ret_ifc_dm_ETC___d891);
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_x_a_read_value__h17927);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_do_read()
{
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908;
  tUInt32 DEF_hash_val__h93337;
  tUInt32 DEF_hash_val__h95917;
  tUInt32 DEF_hash_val__h103127;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963;
  tUInt32 DEF_hash_val__h99237;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048;
  tUInt8 DEF_x_BIT_0___h103497;
  tUInt8 DEF_x_BIT_1___h96232;
  tUInt8 DEF_x_BIT_2___h103615;
  tUInt8 DEF_x_BIT_3___h99900;
  tUInt8 DEF_x_BIT_4___h103674;
  tUInt8 DEF_x_BIT_5___h99664;
  tUInt8 DEF_x_BIT_6___h103556;
  tUInt8 DEF_x_BIT_7___h99782;
  tUInt8 DEF_x_BIT_8___h103442;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_10___d910;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_13___d937;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_17___d974;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_19___d912;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_22___d939;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_26___d976;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_28___d914;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_31___d941;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_35___d978;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_37___d916;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_40___d943;
  tUInt8 DEF_ret_ifc_readReqFifo_first__99_BIT_44___d980;
  tUInt64 DEF_ret_ifc_readReqFifo_first____d899;
  DEF_ret_ifc_readReqFifo_first____d899 = INST_ret_ifc_readReqFifo.METH_first();
  DEF_ret_ifc_readReqFifo_first__99_BIT_44___d980 = (tUInt8)(DEF_ret_ifc_readReqFifo_first____d899 >> 44u);
  DEF_ret_ifc_readReqFifo_first__99_BIT_40___d943 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 40u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_37___d916 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 37u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_31___d941 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 31u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_35___d978 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 35u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_28___d914 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 28u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_26___d976 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 26u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_22___d939 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 22u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_19___d912 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 19u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_17___d974 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 17u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_10___d910 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 10u));
  DEF_ret_ifc_readReqFifo_first__99_BIT_13___d937 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 13u));
  DEF_x_BIT_8___h103442 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 8u));
  DEF_x_BIT_6___h103556 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 6u));
  DEF_x_BIT_7___h99782 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 7u));
  DEF_x_BIT_5___h99664 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 5u));
  DEF_x_BIT_4___h103674 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 4u));
  DEF_x_BIT_2___h103615 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 2u));
  DEF_x_BIT_3___h99900 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 3u));
  DEF_x_BIT_1___h96232 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 1u));
  DEF_x_BIT_0___h103497 = (tUInt8)((tUInt8)1u & DEF_ret_ifc_readReqFifo_first____d899);
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048 = DEF_ret_ifc_readReqFifo_first__99_BIT_44___d980 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039 = DEF_ret_ifc_readReqFifo_first__99_BIT_17___d974 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045 = DEF_ret_ifc_readReqFifo_first__99_BIT_35___d978 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042 = DEF_ret_ifc_readReqFifo_first__99_BIT_26___d976 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037 = DEF_x_BIT_8___h103442 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996 = DEF_ret_ifc_readReqFifo_first__99_BIT_37___d916 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993 = DEF_ret_ifc_readReqFifo_first__99_BIT_28___d914 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990 = DEF_ret_ifc_readReqFifo_first__99_BIT_19___d912 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987 = DEF_ret_ifc_readReqFifo_first__99_BIT_10___d910 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985 = DEF_x_BIT_1___h96232 ? 1u : 0u;
  DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963 = (((DEF_x_BIT_6___h103556 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 15u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 24u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 33u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 42u)));
  DEF_ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908 = (((DEF_x_BIT_0___h103497 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 9u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 18u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 27u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 36u)));
  DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926 = (((DEF_x_BIT_2___h103615 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 11u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 20u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 29u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 38u)));
  DEF_ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935 = (((DEF_x_BIT_3___h99900 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 12u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 21u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 30u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 39u)));
  DEF_ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981 = (((DEF_x_BIT_8___h103442 ^ DEF_ret_ifc_readReqFifo_first__99_BIT_17___d974) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_26___d976) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_35___d978) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_44___d980;
  DEF_hash_val__h99237 = 511u & ((((((tUInt32)((((((tUInt8)((DEF_x_BIT_4___h103674 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__99_BIT_13___d937 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__99_BIT_22___d939 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__99_BIT_31___d941 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__99_BIT_40___d943 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963)) << 3u)) | (tUInt32)((((((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d899 >> 3u))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d899 >> 12u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d899 >> 21u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d899 >> 30u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d899 >> 39u)))));
  DEF_ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953 = (((DEF_x_BIT_5___h99664 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 14u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 23u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 32u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 41u)));
  DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944 = (((DEF_x_BIT_4___h103674 ^ DEF_ret_ifc_readReqFifo_first__99_BIT_13___d937) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_22___d939) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_31___d941) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_40___d943;
  DEF_hash_val__h103127 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048))));
  DEF_ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972 = (((DEF_x_BIT_7___h99782 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 16u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 25u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 34u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d899 >> 43u)));
  DEF_hash_val__h95917 = 511u & (((((((((((tUInt32)((((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908)) << 1u)) | (tUInt32)((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996))));
  DEF_hash_val__h93337 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908)) << 8u) | (((tUInt32)((((DEF_x_BIT_1___h96232 ^ DEF_ret_ifc_readReqFifo_first__99_BIT_10___d910) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_19___d912) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_28___d914) ^ DEF_ret_ifc_readReqFifo_first__99_BIT_37___d916)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972)) << 1u)) | (tUInt32)(DEF_ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981));
  INST_ret_ifc_readReqFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h93228 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,45",
		   &__str_literal_5,
		   DEF_v___1__h93228,
		   &PARAM_param1,
		   DEF_ret_ifc_readReqFifo_first____d899);
  INST_ret_ifc_dmhc_stage1_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d899);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h93337,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h95917,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h99237,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_delay_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d899);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h103127,
						    UWide_literal_91_h2aaaaaaaaaaaaaaaaaaaaaa);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_do_delay()
{
  tUInt64 DEF_v__h106456;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_v__h106456 = INST_ret_ifc_delay_ff.METH_first();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
  INST_ret_ifc_delay_ff.METH_deq();
  INST_ret_ifc_delay2_ff.METH_enq(DEF_v__h106456);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h106534 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,1",
		   &__str_literal_6,
		   DEF_v__h106534,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::RL_ret_ifc_do_resp()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085;
  tUInt64 DEF_v__h106567;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_x_wget__h2155 = INST_ret_ifc_dmhc_rec_value.METH_wget();
  DEF_v__h106567 = INST_ret_ifc_delay2_ff.METH_first();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
  DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 = INST_ret_ifc_dmhc_rec_value.METH_whas() ? DEF_x_wget__h2155 : UWide_literal_73_h0;
  DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080 = DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071 ? DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 : DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079;
  DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081.set_bits_in_word(1023u & ((((tUInt32)(DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)) << 9u) | DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080.get_bits_in_word32(2u,
																																   0u,
																																   9u)),
										  2u,
										  0u,
										  10u).set_whole_word(DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080.get_whole_word(1u),
												      1u).set_whole_word(DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080.get_whole_word(0u),
															 0u);
  DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085 = !DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 || !DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
  INST_ret_ifc_delay2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h106624 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,45,1",
		   &__str_literal_7,
		   DEF_v___1__h106624,
		   &PARAM_param1,
		   DEF_v__h106567,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071);
  INST_ret_ifc_readDataFifo.METH_enq(DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      DEF_v__h106793 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h106793);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,73p",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    &DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      dollar_fflush("32", 2147483649u);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      DEF_v__h106923 = dollar_time(sim_hdl);
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h106923);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__069_083_OR__ETC___d1085)
      dollar_fflush("32", 2147483649u);
  }
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_9()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_17);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_10()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_18);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_11()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_19);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_12()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_20);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_13()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_21);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_14()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_22);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_23()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 && ((((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_23);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_24()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 && (((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_24);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_25()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 && ((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_25);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_26()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 && (((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_26);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_27()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 && ((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_27);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_28()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_28);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_29()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_29);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_30()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_30);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_31()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_31);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_32()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_32);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::__me_check_33()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_33);
}


/* Methods */

void MOD_mkMatchTable_PipelineRewindRewindTable::METH_lookupPort_request_put(tUInt64 ARG_lookupPort_request_put)
{
  INST_ret_ifc_readReqFifo.METH_enq(ARG_lookupPort_request_put);
}

tUInt8 MOD_mkMatchTable_PipelineRewindRewindTable::METH_RDY_lookupPort_request_put()
{
  tUInt8 PORT_RDY_lookupPort_request_put;
  tUInt8 DEF_CAN_FIRE_lookupPort_request_put;
  DEF_CAN_FIRE_lookupPort_request_put = INST_ret_ifc_readReqFifo.METH_i_notFull();
  PORT_RDY_lookupPort_request_put = DEF_CAN_FIRE_lookupPort_request_put;
  return PORT_RDY_lookupPort_request_put;
}

tUWide MOD_mkMatchTable_PipelineRewindRewindTable::METH_lookupPort_response_get()
{
  tUInt8 DEF_NOT_ret_ifc_readDataFifo_first__088_BIT_73_089___d1091;
  tUInt8 DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089;
  DEF_ret_ifc_readDataFifo_first____d1088 = INST_ret_ifc_readDataFifo.METH_first();
  wop_primExtractWide(73u,
		      74u,
		      DEF_ret_ifc_readDataFifo_first____d1088,
		      32u,
		      72u,
		      32u,
		      0u,
		      DEF_value__h107255);
  DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089 = DEF_ret_ifc_readDataFifo_first____d1088.get_bits_in_word8(2u,
														 9u,
														 1u);
  DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092 = DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089 ? DEF_value__h107255 : DEF_value__h107255;
  PORT_lookupPort_response_get.set_bits_in_word(1023u & ((((tUInt32)(DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089)) << 9u) | DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092.get_bits_in_word32(2u,
																										     0u,
																										     9u)),
						2u,
						0u,
						10u).set_whole_word(DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092.get_whole_word(1u),
								    1u).set_whole_word(DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092.get_whole_word(0u),
										       0u);
  DEF_NOT_ret_ifc_readDataFifo_first__088_BIT_73_089___d1091 = !DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h107195 = dollar_time(sim_hdl);
  INST_ret_ifc_readDataFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h107195);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &PARAM_param1);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_34);
    if (DEF_ret_ifc_readDataFifo_first__088_BIT_73___d1089)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,73p",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    &DEF_value__h107255);
    if (DEF_NOT_ret_ifc_readDataFifo_first__088_BIT_73_089___d1091)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    dollar_fflush("32", 2147483649u);
  }
  return PORT_lookupPort_response_get;
}

tUInt8 MOD_mkMatchTable_PipelineRewindRewindTable::METH_RDY_lookupPort_response_get()
{
  tUInt8 PORT_RDY_lookupPort_response_get;
  tUInt8 DEF_CAN_FIRE_lookupPort_response_get;
  DEF_CAN_FIRE_lookupPort_response_get = INST_ret_ifc_readDataFifo.METH_i_notEmpty();
  PORT_RDY_lookupPort_response_get = DEF_CAN_FIRE_lookupPort_response_get;
  return PORT_RDY_lookupPort_response_get;
}

void MOD_mkMatchTable_PipelineRewindRewindTable::METH_add_entry_put(tUWide ARG_add_entry_put)
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097;
  tUInt64 DEF_v_fst__h107423;
  PORT_EN_add_entry_put = (tUInt8)1u;
  DEF_WILL_FIRE_add_entry_put = (tUInt8)1u;
  PORT_add_entry_put = ARG_add_entry_put;
  DEF_x2__h107525 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h107441 = INST_ret_ifc_dmhc_miss_service.METH_read();
  wop_primExtractWide(73u, 118u, ARG_add_entry_put, 32u, 72u, 32u, 0u, DEF_v_snd__h107424);
  DEF_v_fst__h107423 = primExtract64(45u, 118u, ARG_add_entry_put, 32u, 117u, 32u, 73u);
  DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097 = !DEF_ret_ifc_dmhc_miss_service__h107441;
  DEF__1_CONCAT_add_entry_put___d1098.set_bits_in_word(8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | ARG_add_entry_put.get_bits_in_word32(3u,
																	   0u,
																	   22u)),
						       3u,
						       0u,
						       23u).set_whole_word(ARG_add_entry_put.get_whole_word(2u),
									   2u).set_whole_word(ARG_add_entry_put.get_whole_word(1u),
											      1u).set_whole_word(ARG_add_entry_put.get_whole_word(0u),
														 0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h107393 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,45,73p",
		   &__str_literal_35,
		   DEF_v___1__h107393,
		   DEF_v_fst__h107423,
		   &DEF_v_snd__h107424);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097)
    INST_ret_ifc_dmhc_new_mslot.METH_write(DEF__1_CONCAT_add_entry_put___d1098);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)0u,
					 DEF_x2__h107525,
					 UWide_literal_119_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_096___d1097)
    INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMatchTable_PipelineRewindRewindTable::METH_RDY_add_entry_put()
{
  tUInt8 PORT_RDY_add_entry_put;
  tUInt8 DEF_CAN_FIRE_add_entry_put;
  DEF_ret_ifc_dmhc_inited___d857 = INST_ret_ifc_dmhc_inited.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359 = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752 = INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_whas();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_wget();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570 = INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h107441 = INST_ret_ifc_dmhc_miss_service.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359 == (tUInt8)12u;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332 && DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363 = (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334 || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359 == (tUInt8)0u) || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363 && (!DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750 || DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752);
  DEF_CAN_FIRE_add_entry_put = DEF_ret_ifc_dmhc_inited___d857 && (DEF_ret_ifc_dmhc_miss_service__h107441 || (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 && !DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570));
  PORT_RDY_add_entry_put = DEF_CAN_FIRE_add_entry_put;
  return PORT_RDY_add_entry_put;
}

void MOD_mkMatchTable_PipelineRewindRewindTable::METH_delete_entry_put(tUInt8 ARG_delete_entry_put)
{
}

tUInt8 MOD_mkMatchTable_PipelineRewindRewindTable::METH_RDY_delete_entry_put()
{
  tUInt8 PORT_RDY_delete_entry_put;
  tUInt8 DEF_CAN_FIRE_delete_entry_put;
  DEF_CAN_FIRE_delete_entry_put = (tUInt8)1u;
  PORT_RDY_delete_entry_put = DEF_CAN_FIRE_delete_entry_put;
  return PORT_RDY_delete_entry_put;
}

void MOD_mkMatchTable_PipelineRewindRewindTable::METH_modify_entry_put(tUWide ARG_modify_entry_put)
{
  PORT_modify_entry_put = ARG_modify_entry_put;
}

tUInt8 MOD_mkMatchTable_PipelineRewindRewindTable::METH_RDY_modify_entry_put()
{
  tUInt8 PORT_RDY_modify_entry_put;
  tUInt8 DEF_CAN_FIRE_modify_entry_put;
  DEF_CAN_FIRE_modify_entry_put = (tUInt8)1u;
  PORT_RDY_modify_entry_put = DEF_CAN_FIRE_modify_entry_put;
  return PORT_RDY_modify_entry_put;
}


/* Reset routines */

void MOD_mkMatchTable_PipelineRewindRewindTable::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_ret_ifc_readReqFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_readDataFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage2_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage1_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_miss_service.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_inited.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay2_ff.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMatchTable_PipelineRewindRewindTable::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMatchTable_PipelineRewindRewindTable::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_ret_ifc_delay2_ff.dump_state(indent + 2u);
  INST_ret_ifc_delay_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_inited.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_is_hit_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_m_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_miss_service.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_rec_value.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage1_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage2_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_state(indent + 2u);
  INST_ret_ifc_readDataFifo.dump_state(indent + 2u);
  INST_ret_ifc_readReqFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMatchTable_PipelineRewindRewindTable::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 258u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092", 73u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_add_entry_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_add_entry_put___d1098", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h33449", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h33477", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h33505", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h33527", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h88181", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h88209", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h88237", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h88259", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h91048", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h18848", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h33446", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h33474", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h33502", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h33524", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h73774", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h88178", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h88206", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h88234", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h88256", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34317", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34321", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34325", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34341", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34345", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34349", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h34353", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89170", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89174", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89178", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89194", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89198", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89202", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h89206", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_value__h34280", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_value__h89129", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "re_value__h92112", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0___d537", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1___d546", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2___d555", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3___d564", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_mslot___d367", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read____d231", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_init__h386", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_1_g_table_a_read____d232", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_2_g_table_a_read____d233", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_3_g_table_a_read____d234", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_inited___d857", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_wget____d1070", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas____d1069", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_m_table_a_read____d61", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_miss_service__h107441", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_wget____d333", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas____d332", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg__h91570", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_fired__h55752", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_to_repair___d64", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0___d757", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1___d755", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2___d753", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3___d751", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_mslot___d582", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0___d243", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1___d241", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2___d239", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3___d237", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_victim_gslot___d838", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_readDataFifo_first____d1088", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h106624", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h107393", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h93228", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h106534", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h106793", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h106923", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h107195", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h91173", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h91837", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h92400", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h92579", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v_snd__h107424", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h107255", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h107525", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h91229", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h90765", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h17927", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h32809", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h32926", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h33043", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h2155", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_add_entry_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "add_entry_put", 118u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lookupPort_response_get", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "modify_entry_put", 81u);
  num = INST_ret_ifc_delay2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_delay_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_inited.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_is_hit_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_m_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_miss_service.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_rec_value.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage1_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD_defs(num);
  num = INST_ret_ifc_readDataFifo.dump_VCD_defs(num);
  num = INST_ret_ifc_readReqFifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMatchTable_PipelineRewindRewindTable::dump_VCD(tVCDDumpType dt,
							  unsigned int levels,
							  MOD_mkMatchTable_PipelineRewindRewindTable &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMatchTable_PipelineRewindRewindTable::vcd_defs(tVCDDumpType dt,
							  MOD_mkMatchTable_PipelineRewindRewindTable &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 118u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 81u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545) != DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545, 91u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545 = DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554) != DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554, 91u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554 = DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563) != DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563, 91u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563 = DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572) != DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572, 91u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572 = DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080) != DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080, 73u);
	backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080 = DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764) != DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764, 91u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764 = DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765) != DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765, 91u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765 = DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766) != DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766, 91u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766 = DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079) != DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079, 73u);
	backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 = DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294) != DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299) != DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304) != DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289) != DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309) != DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250) != DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250 = DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251) != DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251 = DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252) != DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252, 91u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252 = DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815) != DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815, 91u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819) != DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819, 91u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823) != DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823, 91u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811) != DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811, 91u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827) != DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827, 91u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092) != DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092, 73u);
	backing.DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092 = DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_add_entry_put) != DEF_WILL_FIRE_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_add_entry_put, 1u);
	backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_add_entry_put___d1098) != DEF__1_CONCAT_add_entry_put___d1098)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_add_entry_put___d1098, 119u);
	backing.DEF__1_CONCAT_add_entry_put___d1098 = DEF__1_CONCAT_add_entry_put___d1098;
      }
      ++num;
      if ((backing.DEF__read_degree__h33449) != DEF__read_degree__h33449)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h33449, 2u);
	backing.DEF__read_degree__h33449 = DEF__read_degree__h33449;
      }
      ++num;
      if ((backing.DEF__read_degree__h33477) != DEF__read_degree__h33477)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h33477, 2u);
	backing.DEF__read_degree__h33477 = DEF__read_degree__h33477;
      }
      ++num;
      if ((backing.DEF__read_degree__h33505) != DEF__read_degree__h33505)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h33505, 2u);
	backing.DEF__read_degree__h33505 = DEF__read_degree__h33505;
      }
      ++num;
      if ((backing.DEF__read_degree__h33527) != DEF__read_degree__h33527)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h33527, 2u);
	backing.DEF__read_degree__h33527 = DEF__read_degree__h33527;
      }
      ++num;
      if ((backing.DEF__read_degree__h88181) != DEF__read_degree__h88181)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h88181, 2u);
	backing.DEF__read_degree__h88181 = DEF__read_degree__h88181;
      }
      ++num;
      if ((backing.DEF__read_degree__h88209) != DEF__read_degree__h88209)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h88209, 2u);
	backing.DEF__read_degree__h88209 = DEF__read_degree__h88209;
      }
      ++num;
      if ((backing.DEF__read_degree__h88237) != DEF__read_degree__h88237)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h88237, 2u);
	backing.DEF__read_degree__h88237 = DEF__read_degree__h88237;
      }
      ++num;
      if ((backing.DEF__read_degree__h88259) != DEF__read_degree__h88259)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h88259, 2u);
	backing.DEF__read_degree__h88259 = DEF__read_degree__h88259;
      }
      ++num;
      if ((backing.DEF__read_degree__h91048) != DEF__read_degree__h91048)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h91048, 2u);
	backing.DEF__read_degree__h91048 = DEF__read_degree__h91048;
      }
      ++num;
      if ((backing.DEF__read_value__h18848) != DEF__read_value__h18848)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h18848, 73u);
	backing.DEF__read_value__h18848 = DEF__read_value__h18848;
      }
      ++num;
      if ((backing.DEF__read_value__h33446) != DEF__read_value__h33446)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h33446, 73u);
	backing.DEF__read_value__h33446 = DEF__read_value__h33446;
      }
      ++num;
      if ((backing.DEF__read_value__h33474) != DEF__read_value__h33474)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h33474, 73u);
	backing.DEF__read_value__h33474 = DEF__read_value__h33474;
      }
      ++num;
      if ((backing.DEF__read_value__h33502) != DEF__read_value__h33502)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h33502, 73u);
	backing.DEF__read_value__h33502 = DEF__read_value__h33502;
      }
      ++num;
      if ((backing.DEF__read_value__h33524) != DEF__read_value__h33524)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h33524, 73u);
	backing.DEF__read_value__h33524 = DEF__read_value__h33524;
      }
      ++num;
      if ((backing.DEF__read_value__h73774) != DEF__read_value__h73774)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h73774, 73u);
	backing.DEF__read_value__h73774 = DEF__read_value__h73774;
      }
      ++num;
      if ((backing.DEF__read_value__h88178) != DEF__read_value__h88178)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h88178, 73u);
	backing.DEF__read_value__h88178 = DEF__read_value__h88178;
      }
      ++num;
      if ((backing.DEF__read_value__h88206) != DEF__read_value__h88206)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h88206, 73u);
	backing.DEF__read_value__h88206 = DEF__read_value__h88206;
      }
      ++num;
      if ((backing.DEF__read_value__h88234) != DEF__read_value__h88234)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h88234, 73u);
	backing.DEF__read_value__h88234 = DEF__read_value__h88234;
      }
      ++num;
      if ((backing.DEF__read_value__h88256) != DEF__read_value__h88256)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h88256, 73u);
	backing.DEF__read_value__h88256 = DEF__read_value__h88256;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34317) != DEF__theResult_____2_fst_value__h34317)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34317, 73u);
	backing.DEF__theResult_____2_fst_value__h34317 = DEF__theResult_____2_fst_value__h34317;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34321) != DEF__theResult_____2_fst_value__h34321)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34321, 73u);
	backing.DEF__theResult_____2_fst_value__h34321 = DEF__theResult_____2_fst_value__h34321;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34325) != DEF__theResult_____2_fst_value__h34325)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34325, 73u);
	backing.DEF__theResult_____2_fst_value__h34325 = DEF__theResult_____2_fst_value__h34325;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34341) != DEF__theResult_____2_fst_value__h34341)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34341, 73u);
	backing.DEF__theResult_____2_fst_value__h34341 = DEF__theResult_____2_fst_value__h34341;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34345) != DEF__theResult_____2_fst_value__h34345)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34345, 73u);
	backing.DEF__theResult_____2_fst_value__h34345 = DEF__theResult_____2_fst_value__h34345;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34349) != DEF__theResult_____2_fst_value__h34349)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34349, 73u);
	backing.DEF__theResult_____2_fst_value__h34349 = DEF__theResult_____2_fst_value__h34349;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h34353) != DEF__theResult_____2_fst_value__h34353)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h34353, 73u);
	backing.DEF__theResult_____2_fst_value__h34353 = DEF__theResult_____2_fst_value__h34353;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89170) != DEF__theResult_____2_fst_value__h89170)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89170, 73u);
	backing.DEF__theResult_____2_fst_value__h89170 = DEF__theResult_____2_fst_value__h89170;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89174) != DEF__theResult_____2_fst_value__h89174)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89174, 73u);
	backing.DEF__theResult_____2_fst_value__h89174 = DEF__theResult_____2_fst_value__h89174;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89178) != DEF__theResult_____2_fst_value__h89178)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89178, 73u);
	backing.DEF__theResult_____2_fst_value__h89178 = DEF__theResult_____2_fst_value__h89178;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89194) != DEF__theResult_____2_fst_value__h89194)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89194, 73u);
	backing.DEF__theResult_____2_fst_value__h89194 = DEF__theResult_____2_fst_value__h89194;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89198) != DEF__theResult_____2_fst_value__h89198)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89198, 73u);
	backing.DEF__theResult_____2_fst_value__h89198 = DEF__theResult_____2_fst_value__h89198;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89202) != DEF__theResult_____2_fst_value__h89202)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89202, 73u);
	backing.DEF__theResult_____2_fst_value__h89202 = DEF__theResult_____2_fst_value__h89202;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h89206) != DEF__theResult_____2_fst_value__h89206)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h89206, 73u);
	backing.DEF__theResult_____2_fst_value__h89206 = DEF__theResult_____2_fst_value__h89206;
      }
      ++num;
      if ((backing.DEF_n_value__h34280) != DEF_n_value__h34280)
      {
	vcd_write_val(sim_hdl, num, DEF_n_value__h34280, 73u);
	backing.DEF_n_value__h34280 = DEF_n_value__h34280;
      }
      ++num;
      if ((backing.DEF_n_value__h89129) != DEF_n_value__h89129)
      {
	vcd_write_val(sim_hdl, num, DEF_n_value__h89129, 73u);
	backing.DEF_n_value__h89129 = DEF_n_value__h89129;
      }
      ++num;
      if ((backing.DEF_re_value__h92112) != DEF_re_value__h92112)
      {
	vcd_write_val(sim_hdl, num, DEF_re_value__h92112, 73u);
	backing.DEF_re_value__h92112 = DEF_re_value__h92112;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544) != DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544 = DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542) != DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542, 89u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542 = DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d537) != DEF_ret_ifc_dmhc_evictee_gslots_0___d537)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0___d537, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d537 = DEF_ret_ifc_dmhc_evictee_gslots_0___d537;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553) != DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553 = DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551) != DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551, 89u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551 = DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d546) != DEF_ret_ifc_dmhc_evictee_gslots_1___d546)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1___d546, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d546 = DEF_ret_ifc_dmhc_evictee_gslots_1___d546;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562) != DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562 = DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560) != DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560, 89u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560 = DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d555) != DEF_ret_ifc_dmhc_evictee_gslots_2___d555)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2___d555, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d555 = DEF_ret_ifc_dmhc_evictee_gslots_2___d555;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571) != DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571 = DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569) != DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569, 89u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569 = DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d564) != DEF_ret_ifc_dmhc_evictee_gslots_3___d564)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3___d564, 91u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d564 = DEF_ret_ifc_dmhc_evictee_gslots_3___d564;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_mslot___d367) != DEF_ret_ifc_dmhc_evictee_mslot___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_mslot___d367, 119u);
	backing.DEF_ret_ifc_dmhc_evictee_mslot___d367 = DEF_ret_ifc_dmhc_evictee_mslot___d367;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869, 73u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871, 73u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873, 73u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231, 91u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386) != DEF_ret_ifc_dmhc_hash_units_0_init__h386)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232) != DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232, 91u);
	backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233) != DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233, 91u);
	backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234) != DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234, 91u);
	backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_inited___d857) != DEF_ret_ifc_dmhc_inited___d857)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_inited___d857, 1u);
	backing.DEF_ret_ifc_dmhc_inited___d857 = DEF_ret_ifc_dmhc_inited___d857;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070) != DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071) != DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071 = DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081) != DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081, 74u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081 = DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069) != DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_m_table_a_read____d61) != DEF_ret_ifc_dmhc_m_table_a_read____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_m_table_a_read____d61, 119u);
	backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_miss_service__h107441) != DEF_ret_ifc_dmhc_miss_service__h107441)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_miss_service__h107441, 1u);
	backing.DEF_ret_ifc_dmhc_miss_service__h107441 = DEF_ret_ifc_dmhc_miss_service__h107441;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333) != DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752) != DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359, 4u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64) != DEF_ret_ifc_dmhc_mslot_to_repair___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 119u);
	backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814) != DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814 = DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812) != DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812, 81u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812 = DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0___d757) != DEF_ret_ifc_dmhc_new_gslots_0___d757)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0___d757, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0___d757 = DEF_ret_ifc_dmhc_new_gslots_0___d757;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818) != DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816) != DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816, 81u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1___d755) != DEF_ret_ifc_dmhc_new_gslots_1___d755)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1___d755, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1___d755 = DEF_ret_ifc_dmhc_new_gslots_1___d755;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822) != DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820) != DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820, 81u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2___d753) != DEF_ret_ifc_dmhc_new_gslots_2___d753)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2___d753, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2___d753 = DEF_ret_ifc_dmhc_new_gslots_2___d753;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826) != DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824) != DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824, 81u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3___d751) != DEF_ret_ifc_dmhc_new_gslots_3___d751)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3___d751, 91u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3___d751 = DEF_ret_ifc_dmhc_new_gslots_3___d751;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_mslot___d582) != DEF_ret_ifc_dmhc_new_mslot___d582)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_mslot___d582, 119u);
	backing.DEF_ret_ifc_dmhc_new_mslot___d582 = DEF_ret_ifc_dmhc_new_mslot___d582;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293) != DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293 = DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290) != DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290, 81u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290 = DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0___d243) != DEF_ret_ifc_dmhc_repair_gslots_0___d243)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0___d243, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0___d243 = DEF_ret_ifc_dmhc_repair_gslots_0___d243;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298) != DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295) != DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295, 81u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1___d241) != DEF_ret_ifc_dmhc_repair_gslots_1___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1___d241, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1___d241 = DEF_ret_ifc_dmhc_repair_gslots_1___d241;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303) != DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300) != DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300, 81u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2___d239) != DEF_ret_ifc_dmhc_repair_gslots_2___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2___d239, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2___d239 = DEF_ret_ifc_dmhc_repair_gslots_2___d239;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308) != DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305) != DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305, 81u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3___d237) != DEF_ret_ifc_dmhc_repair_gslots_3___d237)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3___d237, 91u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3___d237 = DEF_ret_ifc_dmhc_repair_gslots_3___d237;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840) != DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840, 1u);
	backing.DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840 = DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_victim_gslot___d838) != DEF_ret_ifc_dmhc_victim_gslot___d838)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_victim_gslot___d838, 91u);
	backing.DEF_ret_ifc_dmhc_victim_gslot___d838 = DEF_ret_ifc_dmhc_victim_gslot___d838;
      }
      ++num;
      if ((backing.DEF_ret_ifc_readDataFifo_first____d1088) != DEF_ret_ifc_readDataFifo_first____d1088)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_readDataFifo_first____d1088, 74u);
	backing.DEF_ret_ifc_readDataFifo_first____d1088 = DEF_ret_ifc_readDataFifo_first____d1088;
      }
      ++num;
      if ((backing.DEF_v___1__h106624) != DEF_v___1__h106624)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h106624, 64u);
	backing.DEF_v___1__h106624 = DEF_v___1__h106624;
      }
      ++num;
      if ((backing.DEF_v___1__h107393) != DEF_v___1__h107393)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h107393, 64u);
	backing.DEF_v___1__h107393 = DEF_v___1__h107393;
      }
      ++num;
      if ((backing.DEF_v___1__h93228) != DEF_v___1__h93228)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h93228, 64u);
	backing.DEF_v___1__h93228 = DEF_v___1__h93228;
      }
      ++num;
      if ((backing.DEF_v__h106534) != DEF_v__h106534)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h106534, 64u);
	backing.DEF_v__h106534 = DEF_v__h106534;
      }
      ++num;
      if ((backing.DEF_v__h106793) != DEF_v__h106793)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h106793, 64u);
	backing.DEF_v__h106793 = DEF_v__h106793;
      }
      ++num;
      if ((backing.DEF_v__h106923) != DEF_v__h106923)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h106923, 64u);
	backing.DEF_v__h106923 = DEF_v__h106923;
      }
      ++num;
      if ((backing.DEF_v__h107195) != DEF_v__h107195)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h107195, 64u);
	backing.DEF_v__h107195 = DEF_v__h107195;
      }
      ++num;
      if ((backing.DEF_v__h91173) != DEF_v__h91173)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h91173, 64u);
	backing.DEF_v__h91173 = DEF_v__h91173;
      }
      ++num;
      if ((backing.DEF_v__h91837) != DEF_v__h91837)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h91837, 64u);
	backing.DEF_v__h91837 = DEF_v__h91837;
      }
      ++num;
      if ((backing.DEF_v__h92400) != DEF_v__h92400)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h92400, 64u);
	backing.DEF_v__h92400 = DEF_v__h92400;
      }
      ++num;
      if ((backing.DEF_v__h92579) != DEF_v__h92579)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h92579, 64u);
	backing.DEF_v__h92579 = DEF_v__h92579;
      }
      ++num;
      if ((backing.DEF_v_snd__h107424) != DEF_v_snd__h107424)
      {
	vcd_write_val(sim_hdl, num, DEF_v_snd__h107424, 73u);
	backing.DEF_v_snd__h107424 = DEF_v_snd__h107424;
      }
      ++num;
      if ((backing.DEF_value__h107255) != DEF_value__h107255)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h107255, 73u);
	backing.DEF_value__h107255 = DEF_value__h107255;
      }
      ++num;
      if ((backing.DEF_x2__h107525) != DEF_x2__h107525)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h107525, 8u);
	backing.DEF_x2__h107525 = DEF_x2__h107525;
      }
      ++num;
      if ((backing.DEF_x2__h91229) != DEF_x2__h91229)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h91229, 8u);
	backing.DEF_x2__h91229 = DEF_x2__h91229;
      }
      ++num;
      if ((backing.DEF_x__h90765) != DEF_x__h90765)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h90765, 8u);
	backing.DEF_x__h90765 = DEF_x__h90765;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h17927) != DEF_x_a_read_value__h17927)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h17927, 73u);
	backing.DEF_x_a_read_value__h17927 = DEF_x_a_read_value__h17927;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h32809) != DEF_x_a_read_value__h32809)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h32809, 73u);
	backing.DEF_x_a_read_value__h32809 = DEF_x_a_read_value__h32809;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h32926) != DEF_x_a_read_value__h32926)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h32926, 73u);
	backing.DEF_x_a_read_value__h32926 = DEF_x_a_read_value__h32926;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h33043) != DEF_x_a_read_value__h33043)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h33043, 73u);
	backing.DEF_x_a_read_value__h33043 = DEF_x_a_read_value__h33043;
      }
      ++num;
      if ((backing.DEF_x_wget__h2155) != DEF_x_wget__h2155)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h2155, 73u);
	backing.DEF_x_wget__h2155 = DEF_x_wget__h2155;
      }
      ++num;
      if ((backing.PORT_EN_add_entry_put) != PORT_EN_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_add_entry_put, 1u);
	backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
      }
      ++num;
      if ((backing.PORT_add_entry_put) != PORT_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_add_entry_put, 118u);
	backing.PORT_add_entry_put = PORT_add_entry_put;
      }
      ++num;
      if ((backing.PORT_lookupPort_response_get) != PORT_lookupPort_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_lookupPort_response_get, 74u);
	backing.PORT_lookupPort_response_get = PORT_lookupPort_response_get;
      }
      ++num;
      if ((backing.PORT_modify_entry_put) != PORT_modify_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_modify_entry_put, 81u);
	backing.PORT_modify_entry_put = PORT_modify_entry_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545, 91u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545 = DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554, 91u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554 = DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563, 91u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563 = DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572, 91u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572 = DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080, 73u);
      backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080 = DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764, 91u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764 = DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765, 91u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765 = DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766, 91u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766 = DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079, 73u);
      backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 = DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309 = DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250 = DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251 = DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252, 91u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252 = DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815, 91u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819, 91u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823, 91u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811, 91u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827, 91u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827 = DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092, 73u);
      backing.DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092 = DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_add_entry_put, 1u);
      backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_add_entry_put___d1098, 119u);
      backing.DEF__1_CONCAT_add_entry_put___d1098 = DEF__1_CONCAT_add_entry_put___d1098;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h33449, 2u);
      backing.DEF__read_degree__h33449 = DEF__read_degree__h33449;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h33477, 2u);
      backing.DEF__read_degree__h33477 = DEF__read_degree__h33477;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h33505, 2u);
      backing.DEF__read_degree__h33505 = DEF__read_degree__h33505;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h33527, 2u);
      backing.DEF__read_degree__h33527 = DEF__read_degree__h33527;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h88181, 2u);
      backing.DEF__read_degree__h88181 = DEF__read_degree__h88181;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h88209, 2u);
      backing.DEF__read_degree__h88209 = DEF__read_degree__h88209;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h88237, 2u);
      backing.DEF__read_degree__h88237 = DEF__read_degree__h88237;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h88259, 2u);
      backing.DEF__read_degree__h88259 = DEF__read_degree__h88259;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h91048, 2u);
      backing.DEF__read_degree__h91048 = DEF__read_degree__h91048;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h18848, 73u);
      backing.DEF__read_value__h18848 = DEF__read_value__h18848;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h33446, 73u);
      backing.DEF__read_value__h33446 = DEF__read_value__h33446;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h33474, 73u);
      backing.DEF__read_value__h33474 = DEF__read_value__h33474;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h33502, 73u);
      backing.DEF__read_value__h33502 = DEF__read_value__h33502;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h33524, 73u);
      backing.DEF__read_value__h33524 = DEF__read_value__h33524;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h73774, 73u);
      backing.DEF__read_value__h73774 = DEF__read_value__h73774;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h88178, 73u);
      backing.DEF__read_value__h88178 = DEF__read_value__h88178;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h88206, 73u);
      backing.DEF__read_value__h88206 = DEF__read_value__h88206;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h88234, 73u);
      backing.DEF__read_value__h88234 = DEF__read_value__h88234;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h88256, 73u);
      backing.DEF__read_value__h88256 = DEF__read_value__h88256;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34317, 73u);
      backing.DEF__theResult_____2_fst_value__h34317 = DEF__theResult_____2_fst_value__h34317;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34321, 73u);
      backing.DEF__theResult_____2_fst_value__h34321 = DEF__theResult_____2_fst_value__h34321;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34325, 73u);
      backing.DEF__theResult_____2_fst_value__h34325 = DEF__theResult_____2_fst_value__h34325;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34341, 73u);
      backing.DEF__theResult_____2_fst_value__h34341 = DEF__theResult_____2_fst_value__h34341;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34345, 73u);
      backing.DEF__theResult_____2_fst_value__h34345 = DEF__theResult_____2_fst_value__h34345;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34349, 73u);
      backing.DEF__theResult_____2_fst_value__h34349 = DEF__theResult_____2_fst_value__h34349;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h34353, 73u);
      backing.DEF__theResult_____2_fst_value__h34353 = DEF__theResult_____2_fst_value__h34353;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89170, 73u);
      backing.DEF__theResult_____2_fst_value__h89170 = DEF__theResult_____2_fst_value__h89170;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89174, 73u);
      backing.DEF__theResult_____2_fst_value__h89174 = DEF__theResult_____2_fst_value__h89174;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89178, 73u);
      backing.DEF__theResult_____2_fst_value__h89178 = DEF__theResult_____2_fst_value__h89178;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89194, 73u);
      backing.DEF__theResult_____2_fst_value__h89194 = DEF__theResult_____2_fst_value__h89194;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89198, 73u);
      backing.DEF__theResult_____2_fst_value__h89198 = DEF__theResult_____2_fst_value__h89198;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89202, 73u);
      backing.DEF__theResult_____2_fst_value__h89202 = DEF__theResult_____2_fst_value__h89202;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h89206, 73u);
      backing.DEF__theResult_____2_fst_value__h89206 = DEF__theResult_____2_fst_value__h89206;
      vcd_write_val(sim_hdl, num++, DEF_n_value__h34280, 73u);
      backing.DEF_n_value__h34280 = DEF_n_value__h34280;
      vcd_write_val(sim_hdl, num++, DEF_n_value__h89129, 73u);
      backing.DEF_n_value__h89129 = DEF_n_value__h89129;
      vcd_write_val(sim_hdl, num++, DEF_re_value__h92112, 73u);
      backing.DEF_re_value__h92112 = DEF_re_value__h92112;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544 = DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542, 89u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542 = DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0___d537, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d537 = DEF_ret_ifc_dmhc_evictee_gslots_0___d537;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553 = DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551, 89u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551 = DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1___d546, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d546 = DEF_ret_ifc_dmhc_evictee_gslots_1___d546;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562 = DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560, 89u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560 = DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2___d555, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d555 = DEF_ret_ifc_dmhc_evictee_gslots_2___d555;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571 = DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569, 89u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569 = DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3___d564, 91u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d564 = DEF_ret_ifc_dmhc_evictee_gslots_3___d564;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_mslot___d367, 119u);
      backing.DEF_ret_ifc_dmhc_evictee_mslot___d367 = DEF_ret_ifc_dmhc_evictee_mslot___d367;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869, 73u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871, 73u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873, 73u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231, 91u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232, 91u);
      backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233, 91u);
      backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234, 91u);
      backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_inited___d857, 1u);
      backing.DEF_ret_ifc_dmhc_inited___d857 = DEF_ret_ifc_dmhc_inited___d857;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071 = DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081, 74u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081 = DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_m_table_a_read____d61, 119u);
      backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_miss_service__h107441, 1u);
      backing.DEF_ret_ifc_dmhc_miss_service__h107441 = DEF_ret_ifc_dmhc_miss_service__h107441;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359, 4u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 119u);
      backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814 = DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812, 81u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812 = DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0___d757, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0___d757 = DEF_ret_ifc_dmhc_new_gslots_0___d757;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816, 81u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816 = DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1___d755, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1___d755 = DEF_ret_ifc_dmhc_new_gslots_1___d755;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820, 81u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820 = DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2___d753, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2___d753 = DEF_ret_ifc_dmhc_new_gslots_2___d753;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824, 81u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824 = DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3___d751, 91u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3___d751 = DEF_ret_ifc_dmhc_new_gslots_3___d751;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_mslot___d582, 119u);
      backing.DEF_ret_ifc_dmhc_new_mslot___d582 = DEF_ret_ifc_dmhc_new_mslot___d582;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293 = DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290, 81u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290 = DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0___d243, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0___d243 = DEF_ret_ifc_dmhc_repair_gslots_0___d243;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295, 81u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295 = DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1___d241, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1___d241 = DEF_ret_ifc_dmhc_repair_gslots_1___d241;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300, 81u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300 = DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2___d239, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2___d239 = DEF_ret_ifc_dmhc_repair_gslots_2___d239;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305, 81u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305 = DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3___d237, 91u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3___d237 = DEF_ret_ifc_dmhc_repair_gslots_3___d237;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840, 1u);
      backing.DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840 = DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_victim_gslot___d838, 91u);
      backing.DEF_ret_ifc_dmhc_victim_gslot___d838 = DEF_ret_ifc_dmhc_victim_gslot___d838;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_readDataFifo_first____d1088, 74u);
      backing.DEF_ret_ifc_readDataFifo_first____d1088 = DEF_ret_ifc_readDataFifo_first____d1088;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h106624, 64u);
      backing.DEF_v___1__h106624 = DEF_v___1__h106624;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h107393, 64u);
      backing.DEF_v___1__h107393 = DEF_v___1__h107393;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h93228, 64u);
      backing.DEF_v___1__h93228 = DEF_v___1__h93228;
      vcd_write_val(sim_hdl, num++, DEF_v__h106534, 64u);
      backing.DEF_v__h106534 = DEF_v__h106534;
      vcd_write_val(sim_hdl, num++, DEF_v__h106793, 64u);
      backing.DEF_v__h106793 = DEF_v__h106793;
      vcd_write_val(sim_hdl, num++, DEF_v__h106923, 64u);
      backing.DEF_v__h106923 = DEF_v__h106923;
      vcd_write_val(sim_hdl, num++, DEF_v__h107195, 64u);
      backing.DEF_v__h107195 = DEF_v__h107195;
      vcd_write_val(sim_hdl, num++, DEF_v__h91173, 64u);
      backing.DEF_v__h91173 = DEF_v__h91173;
      vcd_write_val(sim_hdl, num++, DEF_v__h91837, 64u);
      backing.DEF_v__h91837 = DEF_v__h91837;
      vcd_write_val(sim_hdl, num++, DEF_v__h92400, 64u);
      backing.DEF_v__h92400 = DEF_v__h92400;
      vcd_write_val(sim_hdl, num++, DEF_v__h92579, 64u);
      backing.DEF_v__h92579 = DEF_v__h92579;
      vcd_write_val(sim_hdl, num++, DEF_v_snd__h107424, 73u);
      backing.DEF_v_snd__h107424 = DEF_v_snd__h107424;
      vcd_write_val(sim_hdl, num++, DEF_value__h107255, 73u);
      backing.DEF_value__h107255 = DEF_value__h107255;
      vcd_write_val(sim_hdl, num++, DEF_x2__h107525, 8u);
      backing.DEF_x2__h107525 = DEF_x2__h107525;
      vcd_write_val(sim_hdl, num++, DEF_x2__h91229, 8u);
      backing.DEF_x2__h91229 = DEF_x2__h91229;
      vcd_write_val(sim_hdl, num++, DEF_x__h90765, 8u);
      backing.DEF_x__h90765 = DEF_x__h90765;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h17927, 73u);
      backing.DEF_x_a_read_value__h17927 = DEF_x_a_read_value__h17927;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h32809, 73u);
      backing.DEF_x_a_read_value__h32809 = DEF_x_a_read_value__h32809;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h32926, 73u);
      backing.DEF_x_a_read_value__h32926 = DEF_x_a_read_value__h32926;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h33043, 73u);
      backing.DEF_x_a_read_value__h33043 = DEF_x_a_read_value__h33043;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h2155, 73u);
      backing.DEF_x_wget__h2155 = DEF_x_wget__h2155;
      vcd_write_val(sim_hdl, num++, PORT_EN_add_entry_put, 1u);
      backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
      vcd_write_val(sim_hdl, num++, PORT_add_entry_put, 118u);
      backing.PORT_add_entry_put = PORT_add_entry_put;
      vcd_write_val(sim_hdl, num++, PORT_lookupPort_response_get, 74u);
      backing.PORT_lookupPort_response_get = PORT_lookupPort_response_get;
      vcd_write_val(sim_hdl, num++, PORT_modify_entry_put, 81u);
      backing.PORT_modify_entry_put = PORT_modify_entry_put;
    }
}

void MOD_mkMatchTable_PipelineRewindRewindTable::vcd_prims(tVCDDumpType dt,
							   MOD_mkMatchTable_PipelineRewindRewindTable &backing)
{
  INST_ret_ifc_delay2_ff.dump_VCD(dt, backing.INST_ret_ifc_delay2_ff);
  INST_ret_ifc_delay_ff.dump_VCD(dt, backing.INST_ret_ifc_delay_ff);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_0);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_1);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_2);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_3);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_0);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_1);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_2);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_3);
  INST_ret_ifc_dmhc_evictee_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_mslot);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_g_table);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_init);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_is_miss);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_g_table);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_init);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_is_miss);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_g_table);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_init);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_is_miss);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_g_table);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_init);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_is_miss);
  INST_ret_ifc_dmhc_inited.dump_VCD(dt, backing.INST_ret_ifc_dmhc_inited);
  INST_ret_ifc_dmhc_is_hit_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_is_hit_wire);
  INST_ret_ifc_dmhc_ldvn_abort.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_abort);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_1);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_2);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_wire);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD(dt,
						    backing.INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired_1);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_set_pw);
  INST_ret_ifc_dmhc_m_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_m_table);
  INST_ret_ifc_dmhc_miss_service.dump_VCD(dt, backing.INST_ret_ifc_dmhc_miss_service);
  INST_ret_ifc_dmhc_mslot_counter.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_counter);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD(dt,
						     backing.INST_ret_ifc_dmhc_mslot_replacement_abort);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD(dt,
							 backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD(dt,
							  backing.INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD(dt,
								 backing.INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD(dt,
							     backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD(dt,
							    backing.INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_to_repair);
  INST_ret_ifc_dmhc_new_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_0);
  INST_ret_ifc_dmhc_new_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_1);
  INST_ret_ifc_dmhc_new_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_2);
  INST_ret_ifc_dmhc_new_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_3);
  INST_ret_ifc_dmhc_new_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_0);
  INST_ret_ifc_dmhc_new_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_1);
  INST_ret_ifc_dmhc_new_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_2);
  INST_ret_ifc_dmhc_new_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_3);
  INST_ret_ifc_dmhc_new_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_mslot);
  INST_ret_ifc_dmhc_rec_value.dump_VCD(dt, backing.INST_ret_ifc_dmhc_rec_value);
  INST_ret_ifc_dmhc_repair_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_g_index);
  INST_ret_ifc_dmhc_repair_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslot);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_0);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_1);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_2);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_3);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_0);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_1);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_2);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_3);
  INST_ret_ifc_dmhc_repair_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_mslot);
  INST_ret_ifc_dmhc_stage.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage);
  INST_ret_ifc_dmhc_stage1_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage1_ff);
  INST_ret_ifc_dmhc_stage2_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage2_ff);
  INST_ret_ifc_dmhc_victim_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_g_index);
  INST_ret_ifc_dmhc_victim_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_gslot);
  INST_ret_ifc_dmhc_victim_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot_addr);
  INST_ret_ifc_readDataFifo.dump_VCD(dt, backing.INST_ret_ifc_readDataFifo);
  INST_ret_ifc_readReqFifo.dump_VCD(dt, backing.INST_ret_ifc_readReqFifo);
}
