
p
Command: %s
53*	vivadotcl2H
4synth_design -top xillydemo -part xc7vx485tffg1761-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.777 ; gain = 159.910
2default:default
È
synthesizing module '%s'638*oasys2
	xillydemo2default:default2[
E/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v2default:default2
12default:default8@Z8-638
Æ
synthesizing module '%s'638*oasys2
xillybus2default:default2Z
D/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v2default:default2
32default:default8@Z8-638
À
synthesizing module '%s'638*oasys2
IBUFDS_GTE22default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-638
W
%s*synth2H
4	Parameter CLKCM_CFG bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22default:default2
12default:default2
12default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2

pcie_k7_8x2default:default2f
P/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v2default:default2
42default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
–
synthesizing module '%s'638*oasys2"
pcie_k7_vivado2default:default2£
Œ/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/pcie_k7_vivado_stub.v2default:default2
72default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2"
pcie_k7_vivado2default:default2
22default:default2
12default:default2£
Œ/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/pcie_k7_vivado_stub.v2default:default2
72default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2

pcie_k7_8x2default:default2
32default:default2
12default:default2f
P/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v2default:default2
42default:default8@Z8-256
Ä
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
pcie2default:default2

pcie_k7_8x2default:default2
1672default:default2
942default:default2Z
D/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v2default:default2
1092default:default8@Z8-350
ê
synthesizing module '%s'638*oasys2)
pcie_k7_8x_pipe_clock2default:default2q
[/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v2default:default2
32default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
¡
synthesizing module '%s'638*oasys2-
pcie_k7_vivado_pipe_clock2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PCIE_GEN1_MODE bound to: 1'b1 
2default:default
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1372default:default8@Z8-4472
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1382default:default8@Z8-4472
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1392default:default8@Z8-4472
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1412default:default8@Z8-4472
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1422default:default8@Z8-4472
¼
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
1432default:default8@Z8-4472
·
synthesizing module '%s'638*oasys2
BUFG2default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
42default:default2
12default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
52default:default2
12default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
62default:default2
12default:default2M
7/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2-
pcie_k7_vivado_pipe_clock2default:default2
72default:default2
12default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v2default:default2
672default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_k7_8x_pipe_clock2default:default2
82default:default2
12default:default2q
[/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v2default:default2
32default:default8@Z8-256
Ô
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

pipe_clock2default:default2)
pcie_k7_8x_pipe_clock2default:default2
162default:default2
142default:default2Z
D/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v2default:default2
2352default:default8@Z8-350
Ð
synthesizing module '%s'638*oasys2!
xillybus_core2default:default2_
I/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v2default:default2
12default:default8@Z8-638
‹
%done synthesizing module '%s' (%s#%s)256*oasys2!
xillybus_core2default:default2
92default:default2
12default:default2_
I/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v2default:default2
12default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
xillybus2default:default2
102default:default2
12default:default2Z
D/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v2default:default2
32default:default8@Z8-256

synthesizing module '%s'638*oasys2
fifo_32x5122default:default2 
‰/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_32x512_stub.v2default:default2
72default:default8@Z8-638
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_32x5122default:default2
112default:default2
12default:default2 
‰/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_32x512_stub.v2default:default2
72default:default8@Z8-256

synthesizing module '%s'638*oasys2
fifo_8x20482default:default2 
‰/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_8x2048_stub.v2default:default2
72default:default8@Z8-638
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_8x20482default:default2
122default:default2
12default:default2 
‰/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_8x2048_stub.v2default:default2
72default:default8@Z8-256
„
synthesizing module '%s'638*oasys2$
xillybus_wrapper2default:default2Ž
x/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v2default:default2
122default:default8@Z8-638
O
%s*synth2@
,	Parameter ap_const_logic_1 bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter ap_const_logic_0 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
2default:default
R
%s*synth2C
/	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st11_fsm_10 bound to: 4'b1010 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_0 bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_0 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_D bound to: 4'b1101 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_1 bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
2default:default
F
%s*synth27
#	Parameter ap_true bound to: 1'b1 
2default:default
’
synthesizing module '%s'638*oasys2+
xillybus_wrapper_p_str32default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
432default:default8@Z8-638
U
%s*synth2F
2	Parameter DataWidth bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
92default:default8@Z8-638
R
%s*synth2C
/	Parameter DWIDTH bound to: 7 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MEM_SIZE bound to: 14 - type: integer 
2default:default
’
%s, ignoring3604*oasys25
!could not open $readmem data file2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
242default:default8@Z8-4445
±
%s*synth2¡
Œ
Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
2default:default
a
%s*synth2R
>	1: Unable to determine number of words or word size in RAM. 
2default:default
@
%s*synth21
RAM dissolved into registers
2default:default
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2/
xillybus_wrapper_p_str3_rom2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
212default:default8@Z8-3848
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2/
xillybus_wrapper_p_str3_rom2default:default2
132default:default2
12default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
92default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
xillybus_wrapper_p_str32default:default2
142default:default2
12default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v2default:default2
432default:default8@Z8-256
’
synthesizing module '%s'638*oasys2+
xillybus_wrapper_a_real2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 9 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys2/
xillybus_wrapper_a_real_ram2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter DWIDTH bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MEM_SIZE bound to: 512 - type: integer 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
block2default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v2default:default2
222default:default8@Z8-4472
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2/
xillybus_wrapper_a_real_ram2default:default2
152default:default2
12default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v2default:default2
92default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
xillybus_wrapper_a_real2default:default2
162default:default2
12default:default2•
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v2default:default2
462default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2'
fft_nrvs_two_arrays2default:default2‘
{/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v2default:default2
102default:default8@Z8-638
O
%s*synth2@
,	Parameter ap_const_logic_1 bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter ap_const_logic_0 bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st1_fsm_0 bound to: 6'b000000 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st2_fsm_1 bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st3_fsm_2 bound to: 6'b000010 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st4_fsm_3 bound to: 6'b000011 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st5_fsm_4 bound to: 6'b000100 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st6_fsm_5 bound to: 6'b000101 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st7_fsm_6 bound to: 6'b000110 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st8_fsm_7 bound to: 6'b000111 
2default:default
S
%s*synth2D
0	Parameter ap_ST_st9_fsm_8 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter ap_ST_st10_fsm_9 bound to: 6'b001001 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st11_fsm_10 bound to: 6'b001010 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st12_fsm_11 bound to: 6'b001011 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st13_fsm_12 bound to: 6'b001100 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st14_fsm_13 bound to: 6'b001101 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st15_fsm_14 bound to: 6'b001110 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st16_fsm_15 bound to: 6'b001111 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st17_fsm_16 bound to: 6'b010000 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st18_fsm_17 bound to: 6'b010001 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st19_fsm_18 bound to: 6'b010010 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st20_fsm_19 bound to: 6'b010011 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st21_fsm_20 bound to: 6'b010100 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st22_fsm_21 bound to: 6'b010101 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st23_fsm_22 bound to: 6'b010110 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st24_fsm_23 bound to: 6'b010111 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st25_fsm_24 bound to: 6'b011000 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st26_fsm_25 bound to: 6'b011001 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st27_fsm_26 bound to: 6'b011010 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st28_fsm_27 bound to: 6'b011011 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st29_fsm_28 bound to: 6'b011100 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st30_fsm_29 bound to: 6'b011101 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st31_fsm_30 bound to: 6'b011110 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st32_fsm_31 bound to: 6'b011111 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st33_fsm_32 bound to: 6'b100000 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st34_fsm_33 bound to: 6'b100001 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st35_fsm_34 bound to: 6'b100010 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st36_fsm_35 bound to: 6'b100011 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st37_fsm_36 bound to: 6'b100100 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st38_fsm_37 bound to: 6'b100101 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st39_fsm_38 bound to: 6'b100110 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st40_fsm_39 bound to: 6'b100111 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st41_fsm_40 bound to: 6'b101000 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st42_fsm_41 bound to: 6'b101001 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st43_fsm_42 bound to: 6'b101010 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st44_fsm_43 bound to: 6'b101011 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st45_fsm_44 bound to: 6'b101100 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st46_fsm_45 bound to: 6'b101101 
2default:default
U
%s*synth2F
2	Parameter ap_ST_st47_fsm_46 bound to: 6'b101110 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_0 bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
2default:default
ž
%s*synth2Ž
z	Parameter ap_const_lv64_401921FB54442D18 bound to: 64'b0100000000011001001000011111101101010100010001000010110100011000 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter ap_const_lv32_FFFFFFFF bound to: -1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter ap_const_lv2_0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter ap_const_lv2_1 bound to: 2'b01 
2default:default
F
%s*synth27
#	Parameter ap_true bound to: 1'b1 
2default:default
™
synthesizing module '%s'638*oasys2.
sin_cos_range_redux_cordic2default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v2default:default2
102default:default8@Z8-638
O
%s*synth2@
,	Parameter ap_const_logic_1 bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter ap_const_logic_0 bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st2_fsm_1 bound to: 3'b001 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st3_fsm_2 bound to: 3'b010 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st4_fsm_3 bound to: 3'b011 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st5_fsm_4 bound to: 3'b100 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st6_fsm_5 bound to: 3'b101 
2default:default
P
%s*synth2A
-	Parameter ap_ST_st7_fsm_6 bound to: 3'b110 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_0 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_0 bound to: 3'b000 
2default:default
ž
%s*synth2Ž
z	Parameter ap_const_lv79_0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
±
%s*synth2¡
Œ	Parameter ap_const_lv79_9B74EDA8435E5A67F5F bound to: 79'b0001001101101110100111011011010100001000011010111100101101001100111111101011111 
2default:default
S
%s*synth2D
0	Parameter ap_const_lv7_0 bound to: 7'b0000000 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv12_C01 bound to: 12'b110000000001 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv32_B bound to: 11 - type: integer 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv12_C4D bound to: 12'b110001001101 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv32_A bound to: 10 - type: integer 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_1 bound to: 1'b1 
2default:default
g
%s*synth2X
D	Parameter ap_const_lv25_0 bound to: 25'b0000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv12_3FE bound to: 12'b001111111110 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_83 bound to: 131 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_FF bound to: 255 - type: integer 
2default:default
Ï
%s*synth2¿
ª	Parameter ap_const_lv125_0 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_79 bound to: 121 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_7A bound to: 122 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_7C bound to: 124 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_4D bound to: 77 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_9B bound to: 155 - type: integer 
2default:default
²
%s*synth2¢
	Parameter ap_const_lv79_6487ED5110B4611A6263 bound to: 79'b1100100100001111110110101010001000100001011010001100001000110100110001001100011 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_4E bound to: 78 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ap_const_lv7_4E bound to: 7'b1001110 
2default:default
S
%s*synth2D
0	Parameter ap_const_lv7_1 bound to: 7'b0000001 
2default:default
›
%s*synth2‹
w	Parameter ap_const_lv76_0 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default

%s*synth2
y	Parameter ap_const_lv78_0 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
±
%s*synth2¡
Œ	Parameter ap_const_lv78_20000000000000000000 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter ap_const_lv16_8000 bound to: 16'b1000000000000000 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
2default:default
\
%s*synth2M
9	Parameter ap_const_lv32_E bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv11_3FF bound to: 11'b01111111111 
2default:default
Y
%s*synth2J
6	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_7 bound to: 3'b111 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv11_7FF bound to: 11'b11111111111 
2default:default
[
%s*synth2L
8	Parameter ap_const_lv11_3E7 bound to: 11'b01111100111 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_7D bound to: 125 - type: integer 
2default:default
ž
%s*synth2Ž
z	Parameter ap_const_lv64_8000000000000000 bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_6 bound to: 3'b110 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_5 bound to: 3'b101 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_4 bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_3 bound to: 3'b011 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_2 bound to: 3'b010 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_1 bound to: 3'b001 
2default:default
ž
%s*synth2Ž
z	Parameter ap_const_lv64_7FFFFFFFFFFFFFFF bound to: 64'b0111111111111111111111111111111111111111111111111111111111111111 
2default:default
F
%s*synth27
#	Parameter ap_true bound to: 1'b1 
2default:default
Ë
synthesizing module '%s'638*oasys2G
3sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
432default:default8@Z8-638
W
%s*synth2H
4	Parameter DataWidth bound to: 256 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter DWIDTH bound to: 256 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MEM_SIZE bound to: 10 - type: integer 
2default:default
¯
%s, ignoring3604*oasys25
!could not open $readmem data file2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
242default:default8@Z8-4445
±
%s*synth2¡
Œ
Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
2default:default
a
%s*synth2R
>	1: Unable to determine number of words or word size in RAM. 
2default:default
@
%s*synth21
RAM dissolved into registers
2default:default
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
212default:default8@Z8-3848
Š
%done synthesizing module '%s' (%s#%s)256*oasys2K
7sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom2default:default2
172default:default2
12default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
92default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2G
3sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V2default:default2
182default:default2
12default:default2²
›/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v2default:default2
432default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2J
6sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
432default:default8@Z8-638
W
%s*synth2H
4	Parameter DataWidth bound to: 126 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 7 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter DWIDTH bound to: 126 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MEM_SIZE bound to: 128 - type: integer 
2default:default
²
%s, ignoring3604*oasys25
!could not open $readmem data file2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
242default:default8@Z8-4445
±
%s*synth2¡
Œ
Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
2default:default
a
%s*synth2R
>	1: Unable to determine number of words or word size in RAM. 
2default:default
@
%s*synth21
RAM dissolved into registers
2default:default
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
ram2default:default2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
212default:default8@Z8-3848
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14

%done synthesizing module '%s' (%s#%s)256*oasys2N
:sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom2default:default2
192default:default2
12default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
92default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2J
6sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V2default:default2
202default:default2
12default:default2µ
ž/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v2default:default2
432default:default8@Z8-256

synthesizing module '%s'638*oasys20
big_mult_v3small_125_53_17_s2default:default2›
„/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v2default:default2
102default:default8@Z8-638
O
%s*synth2@
,	Parameter ap_const_logic_1 bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter ap_const_logic_0 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
2default:default
R
%s*synth2C
/	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_0 bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_1 bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_0 bound to: 3'b000 
2default:default
Ž
%s*synth2
k	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ž
%s*synth2
k	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_8 bound to: 4'b1000 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_7 bound to: 4'b0111 
2default:default
T
%s*synth2E
1	Parameter ap_const_lv7_10 bound to: 7'b0010000 
2default:default
T
%s*synth2E
1	Parameter ap_const_lv7_7C bound to: 7'b1111100 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_7 bound to: 3'b111 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_45 bound to: 69 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_1 bound to: 3'b001 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_77 bound to: 119 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ap_const_lv32_B1 bound to: 177 - type: integer 
2default:default
‡
%s*synth2÷
â	Parameter ap_const_lv178_lc_1 bound to: 178'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
F
%s*synth27
#	Parameter ap_true bound to: 1'b1 
2default:default
«
synthesizing module '%s'638*oasys27
#big_mult_v3small_125_53_17_s_pp_V_12default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 70 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressRange bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 3 - type: integer 
2default:default
®
synthesizing module '%s'638*oasys2;
'big_mult_v3small_125_53_17_s_pp_V_1_ram2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter DWIDTH bound to: 70 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter MEM_SIZE bound to: 8 - type: integer 
2default:default
Â
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v2default:default2
222default:default8@Z8-4472
ê
%done synthesizing module '%s' (%s#%s)256*oasys2;
'big_mult_v3small_125_53_17_s_pp_V_1_ram2default:default2
212default:default2
12default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v2default:default2
92default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys27
#big_mult_v3small_125_53_17_s_pp_V_12default:default2
222default:default2
12default:default2¢
‹/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v2default:default2
462default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys20
big_mult_v3small_125_53_17_s2default:default2
232default:default2
12default:default2›
„/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v2default:default2
102default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2'
big_mult_v3_94_17_s2default:default2‘
{/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v2default:default2
102default:default8@Z8-638
O
%s*synth2@
,	Parameter ap_const_logic_1 bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter ap_const_logic_0 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
2default:default
Q
%s*synth2B
.	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
2default:default
R
%s*synth2C
/	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_0 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_1 bound to: 4'b0001 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_0 bound to: 4'b0000 
2default:default
Ž
%s*synth2
k	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_6 bound to: 3'b110 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_1 bound to: 3'b001 
2default:default
O
%s*synth2@
,	Parameter ap_const_lv3_5 bound to: 3'b101 
2default:default
T
%s*synth2E
1	Parameter ap_const_lv7_10 bound to: 7'b0010000 
2default:default
T
%s*synth2E
1	Parameter ap_const_lv7_5D bound to: 7'b1011101 
2default:default
Á
%s*synth2±
œ	Parameter ap_const_lv94_3243F6A8885A308D3131 bound to: 94'b0000000000000000110010010000111111011010101000100010000101101000110000100011010011000100110001 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_C bound to: 4'b1100 
2default:default
P
%s*synth2A
-	Parameter ap_const_lv4_F bound to: 4'b1111 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
2default:default
M
%s*synth2>
*	Parameter ap_const_lv1_1 bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter ap_const_lv5_6 bound to: 5'b00110 
2default:default
U
%s*synth2F
2	Parameter ap_const_lv8_BC bound to: 8'b10111100 
2default:default
U
%s*synth2F
2	Parameter ap_const_lv8_10 bound to: 8'b00010000 
2default:default
U
%s*synth2F
2	Parameter ap_const_lv8_BB bound to: 8'b10111011 
2default:default
‘
%s*synth2
ì	Parameter ap_const_lv188_lc_1 bound to: 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
F
%s*synth27
#	Parameter ap_true bound to: 1'b1 
2default:default
™
synthesizing module '%s'638*oasys2.
big_mult_v3_94_17_s_pp_V_12default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 34 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
œ
synthesizing module '%s'638*oasys22
big_mult_v3_94_17_s_pp_V_1_ram2default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter DWIDTH bound to: 34 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MEM_SIZE bound to: 36 - type: integer 
2default:default
³
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
block2default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v2default:default2
222default:default8@Z8-4472
Ø
%done synthesizing module '%s' (%s#%s)256*oasys22
big_mult_v3_94_17_s_pp_V_1_ram2default:default2
242default:default2
12default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v2default:default2
92default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
big_mult_v3_94_17_s_pp_V_12default:default2
252default:default2
12default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v2default:default2
462default:default8@Z8-256
—
synthesizing module '%s'638*oasys2-
big_mult_v3_94_17_s_pps_V2default:default2˜
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 48 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
š
synthesizing module '%s'638*oasys21
big_mult_v3_94_17_s_pps_V_ram2default:default2˜
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter DWIDTH bound to: 48 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AWIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MEM_SIZE bound to: 12 - type: integer 
2default:default
¸
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2˜
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v2default:default2
222default:default8@Z8-4472
Ö
%done synthesizing module '%s' (%s#%s)256*oasys21
big_mult_v3_94_17_s_pps_V_ram2default:default2
262default:default2
12default:default2˜
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v2default:default2
92default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
big_mult_v3_94_17_s_pps_V2default:default2
272default:default2
12default:default2˜
/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v2default:default2
462default:default8@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2'
big_mult_v3_94_17_s2default:default2
282default:default2
12default:default2‘
{/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v2default:default2
102default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
sin_cos_range_redux_cordic2default:default2
292default:default2
12default:default2™
‚/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v2default:default2
102default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2E
1xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp2default:default2°
™/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v2default:default2
112default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 10 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
º
module '%s' not found439*oasys2;
'xillybus_wrapper_ap_faddfsub_1_full_dsp2default:default2°
™/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v2default:default2
422default:default8@Z8-439
Î
failed synthesizing module '%s'285*oasys2E
1xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp2default:default2°
™/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v2default:default2
112default:default8@Z8-285
‘
failed synthesizing module '%s'285*oasys2'
fft_nrvs_two_arrays2default:default2‘
{/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v2default:default2
102default:default8@Z8-285
‹
failed synthesizing module '%s'285*oasys2$
xillybus_wrapper2default:default2Ž
x/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v2default:default2
122default:default8@Z8-285
Ï
failed synthesizing module '%s'285*oasys2
	xillydemo2default:default2[
E/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v2default:default2
12default:default8@Z8-285
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 830.637 ; gain = 206.770
2default:default
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
742default:default2
1022default:default2
32default:default2
62default:defaultZ4-41
E

%s failed
30*	vivadotcl2 
synth_design2default:defaultZ4-43
…
Command failed: %s
69*common2Y
ESynthesis failed - please see the console or run log file for details2default:defaultZ17-69
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Jul 31 14:56:04 20152default:defaultZ17-206