Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 25 01:58:50 2017
| Host         : DESKTOP-OHF3NJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uart_timing_summary_routed.rpt -rpx uart_timing_summary_routed.rpx
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: baud_gen/baud_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.239        0.000                      0                   37        0.264        0.000                      0                   37        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 6.239        0.000                      0                   37        0.264        0.000                      0                   37        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.704ns (21.520%)  route 2.567ns (78.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          1.000     8.358    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    baud_gen/s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.704ns (21.520%)  route 2.567ns (78.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          1.000     8.358    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    baud_gen/s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.704ns (21.520%)  route 2.567ns (78.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          1.000     8.358    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    baud_gen/s_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.704ns (21.520%)  route 2.567ns (78.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          1.000     8.358    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    baud_gen/s_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.828ns (22.375%)  route 2.873ns (77.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  baud_gen/s_reg[6]/Q
                         net (fo=8, routed)           0.983     6.526    baud_gen/s[6]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.650 f  baud_gen/baud_i_7/O
                         net (fo=1, routed)           0.797     7.447    baud_gen/baud_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.571 r  baud_gen/baud_i_2/O
                         net (fo=1, routed)           1.092     8.663    baud_gen/baud_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  baud_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     8.787    baud_gen/baud_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  baud_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  baud_gen/baud_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.057    baud_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.704ns (23.914%)  route 2.240ns (76.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          0.672     8.030    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    baud_gen/s_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.704ns (23.914%)  route 2.240ns (76.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          0.672     8.030    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    baud_gen/s_reg[14]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.704ns (23.914%)  route 2.240ns (76.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          0.672     8.030    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    baud_gen/s_reg[15]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.704ns (23.914%)  route 2.240ns (76.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          0.672     8.030    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    baud_gen/s_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 baud_gen/s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.966%)  route 2.233ns (76.034%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  baud_gen/s_reg[10]/Q
                         net (fo=6, routed)           0.898     6.441    baud_gen/s[10]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.565 f  baud_gen/s[17]_i_2/O
                         net (fo=1, routed)           0.669     7.234    baud_gen/s[17]_i_2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  baud_gen/s[17]_i_1/O
                         net (fo=17, routed)          0.666     8.024    baud_gen/s[17]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  baud_gen/s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baud_gen/s_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    baud_gen/s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  6.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/s_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    baud_gen/s[12]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  baud_gen/s0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    baud_gen/data0[12]
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/s_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    baud_gen/s[16]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  baud_gen/s0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.816    baud_gen/data0[16]
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/s_reg[13]/Q
                         net (fo=2, routed)           0.117     1.705    baud_gen/s[13]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  baud_gen/s0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.820    baud_gen/data0[13]
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  baud_gen/s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/s_reg[17]/Q
                         net (fo=2, routed)           0.117     1.705    baud_gen/s[17]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  baud_gen/s0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.820    baud_gen/data0[17]
    SLICE_X37Y48         FDRE                                         r  baud_gen/s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  baud_gen/s_reg[17]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/s_reg[15]/Q
                         net (fo=2, routed)           0.122     1.710    baud_gen/s[15]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  baud_gen/s0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.821    baud_gen/data0[15]
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/s_reg[11]/Q
                         net (fo=5, routed)           0.134     1.721    baud_gen/s[11]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  baud_gen/s0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.832    baud_gen/data0[11]
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.256ns (65.269%)  route 0.136ns (34.731%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/s_reg[9]/Q
                         net (fo=5, routed)           0.136     1.723    baud_gen/s[9]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  baud_gen/s0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.838    baud_gen/data0[9]
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/s_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.249ns (62.680%)  route 0.148ns (37.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/s_reg[8]/Q
                         net (fo=8, routed)           0.148     1.735    baud_gen/s[8]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  baud_gen/s0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    baud_gen/data0[8]
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baud_gen/s_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  baud_gen/s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  baud_gen/s_reg[0]/Q
                         net (fo=7, routed)           0.208     1.796    baud_gen/s[0]
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  baud_gen/s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    baud_gen/s[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  baud_gen/s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  baud_gen/s_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    baud_gen/s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 baud_gen/s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/s_reg[13]/Q
                         net (fo=2, routed)           0.117     1.705    baud_gen/s[13]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.856 r  baud_gen/s0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.856    baud_gen/data0[14]
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    baud_gen/sysclk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  baud_gen/s_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baud_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   baud_gen/s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   baud_gen/s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   baud_gen/s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   baud_gen/s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   baud_gen/s_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   baud_gen/s_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   baud_gen/s_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   baud_gen/s_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baud_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   baud_gen/s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   baud_gen/s_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   baud_gen/s_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   baud_gen/s_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   baud_gen/s_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   baud_gen/s_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   baud_gen/s_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   baud_gen/s_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   baud_gen/s_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    cont/data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    send/tx_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baud_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   baud_gen/s_reg[10]/C



