--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19866 paths analyzed, 947 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.017ns.
--------------------------------------------------------------------------------

Paths for end point _snake_body/length_2 (SLICE_X22Y6.C3), 654 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.C1       net (fanout=15)       1.073   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Tilo                  0.343   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_G
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X22Y6.C3       net (fanout=4)        0.484   N44
    SLICE_X22Y6.CLK      Tas                   0.289   _snake_body/length<2>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (2.218ns logic, 3.737ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.D2       net (fanout=15)       0.916   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X22Y6.C3       net (fanout=4)        0.484   N44
    SLICE_X22Y6.CLK      Tas                   0.289   _snake_body/length<2>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (2.213ns logic, 3.580ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_6 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_6 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.BQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_6
    SLICE_X28Y3.D1       net (fanout=15)       0.909   _random_box/rand_y<6>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X22Y6.C3       net (fanout=4)        0.484   N44
    SLICE_X22Y6.CLK      Tas                   0.289   _snake_body/length<2>
                                                       _snake_body/length_2_rstpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (2.213ns logic, 3.573ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_3 (SLICE_X23Y5.C2), 654 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.936ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.C1       net (fanout=15)       1.073   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Tilo                  0.343   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_G
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X23Y5.C2       net (fanout=4)        0.432   N44
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.936ns (2.251ns logic, 3.685ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.D2       net (fanout=15)       0.916   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X23Y5.C2       net (fanout=4)        0.432   N44
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (2.246ns logic, 3.528ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_6 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_6 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.BQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_6
    SLICE_X28Y3.D1       net (fanout=15)       0.909   _random_box/rand_y<6>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X23Y5.B1       net (fanout=5)        0.915   box_y<5>
    SLICE_X23Y5.B        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0_SW0
    SLICE_X23Y5.A5       net (fanout=1)        0.187   N49
    SLICE_X23Y5.A        Tilo                  0.259   _snake_body/length<3>
                                                       _snake_body/_n1331_inv29_SW0
    SLICE_X23Y5.C2       net (fanout=4)        0.432   N44
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (2.246ns logic, 3.521ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_3 (SLICE_X23Y5.C1), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.C1       net (fanout=15)       1.073   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Tilo                  0.343   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_G
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.DMUX     Tcind                 0.272   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X20Y6.A4       net (fanout=7)        0.985   box_y<8>
    SLICE_X20Y6.A        Tilo                  0.205   N58
                                                       _snake_body/_n1331_inv1_SW7
    SLICE_X23Y5.C1       net (fanout=1)        0.765   N64
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (2.033ns logic, 3.901ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_7 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_7 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_7
    SLICE_X28Y3.D2       net (fanout=15)       0.916   _random_box/rand_y<7>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.DMUX     Tcind                 0.272   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X20Y6.A4       net (fanout=7)        0.985   box_y<8>
    SLICE_X20Y6.A        Tilo                  0.205   N58
                                                       _snake_body/_n1331_inv1_SW7
    SLICE_X23Y5.C1       net (fanout=1)        0.765   N64
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.772ns (2.028ns logic, 3.744ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _random_box/rand_y_6 (FF)
  Destination:          _snake_body/length_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _random_box/rand_y_6 to _snake_body/length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.BQ       Tcko                  0.391   _random_box/rand_y<8>
                                                       _random_box/rand_y_6
    SLICE_X28Y3.D1       net (fanout=15)       0.909   _random_box/rand_y<6>
    SLICE_X28Y3.CMUX     Topdc                 0.338   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1_F
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/Mmux_a[0]_a[8]_MUX_1169_o13_SW1
    SLICE_X28Y3.A2       net (fanout=2)        0.600   N46
    SLICE_X28Y3.A        Tilo                  0.205   N47
                                                       _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o1
    SLICE_X28Y4.C3       net (fanout=1)        0.475   _random_box/rand_y[8]_PWR_12_o_mod_14/BUS_0010_INV_600_o
    SLICE_X28Y4.COUT     Topcyc                0.295   _random_box/Msub_y_box_cy<4>
                                                       _random_box/Msub_y_box_lut<3>
                                                       _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   _random_box/Msub_y_box_cy<4>
    SLICE_X28Y5.DMUX     Tcind                 0.272   box_y<8>
                                                       _random_box/Msub_y_box_xor<8>
    SLICE_X20Y6.A4       net (fanout=7)        0.985   box_y<8>
    SLICE_X20Y6.A        Tilo                  0.205   N58
                                                       _snake_body/_n1331_inv1_SW7
    SLICE_X23Y5.C1       net (fanout=1)        0.765   N64
    SLICE_X23Y5.CLK      Tas                   0.322   _snake_body/length<3>
                                                       _snake_body/length_3_rstpot
                                                       _snake_body/length_3
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (2.028ns logic, 3.737ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _snake_body/snake_y_8_3 (SLICE_X9Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _snake_body/snake_y_7_3 (FF)
  Destination:          _snake_body/snake_y_8_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _snake_body/snake_y_7_3 to _snake_body/snake_y_8_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.CQ       Tcko                  0.200   _snake_body/snake_y_7_4
                                                       _snake_body/snake_y_7_3
    SLICE_X9Y13.CX       net (fanout=7)        0.152   _snake_body/snake_y_7_3
    SLICE_X9Y13.CLK      Tckdi       (-Th)    -0.059   _snake_body/snake_y_8_4
                                                       _snake_body/snake_y_8_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.259ns logic, 0.152ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/cnt_15 (SLICE_X5Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/cnt_14 (FF)
  Destination:          _clock_divider/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/cnt_14 to _clock_divider/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.BQ        Tcko                  0.198   _clock_divider/cnt_14
                                                       _clock_divider/cnt_14
    SLICE_X5Y3.B5        net (fanout=1)        0.067   _clock_divider/cnt_14
    SLICE_X5Y3.CLK       Tah         (-Th)    -0.155   _clock_divider/cnt_14
                                                       _clock_divider/Madd_n0018_cy<15>11
                                                       _clock_divider/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/direction_FSM_FFd1 (SLICE_X12Y1.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _snake_body/direction_FSM_FFd1 (FF)
  Destination:          _snake_body/direction_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _snake_body/direction_FSM_FFd1 to _snake_body/direction_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.AQ       Tcko                  0.200   _snake_body/direction_FSM_FFd2
                                                       _snake_body/direction_FSM_FFd1
    SLICE_X12Y1.A6       net (fanout=3)        0.032   _snake_body/direction_FSM_FFd1
    SLICE_X12Y1.CLK      Tah         (-Th)    -0.190   _snake_body/direction_FSM_FFd2
                                                       _snake_body/direction_FSM_FFd1-In1
                                                       _snake_body/direction_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/h_count<3>/CLK
  Logical resource: vga_display/h_count_0/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/h_count<3>/CLK
  Logical resource: vga_display/h_count_1/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19866 paths, 0 nets, and 1736 connections

Design statistics:
   Minimum period:   6.017ns{1}   (Maximum frequency: 166.196MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 11 15:19:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



