name: hdlconvertor_p710
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module alu (
	alu_out,
	zero,
	ain,
	bin,
	opcode
);
	output wire [7:0] alu_out;
	output wire zero;
	input [7:0] ain;
	input [7:0] bin;
	input [2:0] opcode;
endmodule
module accum (
	dataout,
	datain,
	clk,
	rst_n
);
	parameter [7:0] My_DataIn = 8'hFF;
	output wire [7:0] dataout;
	input [7:0] datain = My_DataIn;
	input clk;
	input rst_n = 1'b1;
endmodule
module xtend (
	dout,
	din,
	clk,
	rst
);
	output wire [7:0] dout;
	input din;
	input clk;
	input rst = 1'b0;
endmodule
