
LAB5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003540  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  08003724  08003724  00013724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d90  08003d90  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d90  08003d90  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d90  08003d90  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d90  08003d90  00013d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d94  08003d94  00013d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000070  08003e08  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08003e08  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007d04  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c26  00000000  00000000  00027d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  000299c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  0002a1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c9f  00000000  00000000  0002a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097d2  00000000  00000000  00044567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096a14  00000000  00000000  0004dd39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e474d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002248  00000000  00000000  000e47a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	0800370c 	.word	0x0800370c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	0800370c 	.word	0x0800370c

08000224 <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	e002      	b.n	8000234 <Delay+0x10>
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	3b01      	subs	r3, #1
 8000232:	607b      	str	r3, [r7, #4]
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d1f9      	bne.n	800022e <Delay+0xa>
 800023a:	bf00      	nop
 800023c:	bf00      	nop
 800023e:	370c      	adds	r7, #12
 8000240:	46bd      	mov	sp, r7
 8000242:	bc80      	pop	{r7}
 8000244:	4770      	bx	lr

08000246 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000246:	b580      	push	{r7, lr}
 8000248:	b082      	sub	sp, #8
 800024a:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 800024c:	2001      	movs	r0, #1
 800024e:	f000 f829 	bl	80002a4 <LCD_BackLed_Control>
	LCD_Rst();
 8000252:	f000 f80f 	bl	8000274 <LCD_Rst>
	LCD_REG_Config();
 8000256:	f000 f85f 	bl	8000318 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 800025a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800025e:	9300      	str	r3, [sp, #0]
 8000260:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000264:	22f0      	movs	r2, #240	; 0xf0
 8000266:	2100      	movs	r1, #0
 8000268:	2000      	movs	r0, #0
 800026a:	f000 f9e6 	bl	800063a <LCD_Clear>
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}

08000274 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2102      	movs	r1, #2
 800027c:	4807      	ldr	r0, [pc, #28]	; (800029c <LCD_Rst+0x28>)
 800027e:	f001 febc 	bl	8001ffa <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000282:	4807      	ldr	r0, [pc, #28]	; (80002a0 <LCD_Rst+0x2c>)
 8000284:	f7ff ffce 	bl	8000224 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	2102      	movs	r1, #2
 800028c:	4803      	ldr	r0, [pc, #12]	; (800029c <LCD_Rst+0x28>)
 800028e:	f001 feb4 	bl	8001ffa <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000292:	4803      	ldr	r0, [pc, #12]	; (80002a0 <LCD_Rst+0x2c>)
 8000294:	f7ff ffc6 	bl	8000224 <Delay>
}
 8000298:	bf00      	nop
 800029a:	bd80      	pop	{r7, pc}
 800029c:	40011800 	.word	0x40011800
 80002a0:	0002bffc 	.word	0x0002bffc

080002a4 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	4603      	mov	r3, r0
 80002ac:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80002ae:	79fb      	ldrb	r3, [r7, #7]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d006      	beq.n	80002c2 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80002b4:	2200      	movs	r2, #0
 80002b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002ba:	4807      	ldr	r0, [pc, #28]	; (80002d8 <LCD_BackLed_Control+0x34>)
 80002bc:	f001 fe9d 	bl	8001ffa <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80002c0:	e005      	b.n	80002ce <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80002c2:	2201      	movs	r2, #1
 80002c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002c8:	4803      	ldr	r0, [pc, #12]	; (80002d8 <LCD_BackLed_Control+0x34>)
 80002ca:	f001 fe96 	bl	8001ffa <HAL_GPIO_WritePin>
}
 80002ce:	bf00      	nop
 80002d0:	3708      	adds	r7, #8
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	40011400 	.word	0x40011400

080002dc <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80002e6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80002ea:	88fb      	ldrh	r3, [r7, #6]
 80002ec:	8013      	strh	r3, [r2, #0]
}
 80002ee:	bf00      	nop
 80002f0:	370c      	adds	r7, #12
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bc80      	pop	{r7}
 80002f6:	4770      	bx	lr

080002f8 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000302:	4a04      	ldr	r2, [pc, #16]	; (8000314 <LCD_Write_Data+0x1c>)
 8000304:	88fb      	ldrh	r3, [r7, #6]
 8000306:	8013      	strh	r3, [r2, #0]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	bc80      	pop	{r7}
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	60020000 	.word	0x60020000

08000318 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 800031c:	20cf      	movs	r0, #207	; 0xcf
 800031e:	f7ff ffdd 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000322:	2000      	movs	r0, #0
 8000324:	f7ff ffe8 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000328:	2081      	movs	r0, #129	; 0x81
 800032a:	f7ff ffe5 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 800032e:	2030      	movs	r0, #48	; 0x30
 8000330:	f7ff ffe2 	bl	80002f8 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000334:	20ed      	movs	r0, #237	; 0xed
 8000336:	f7ff ffd1 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800033a:	2064      	movs	r0, #100	; 0x64
 800033c:	f7ff ffdc 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000340:	2003      	movs	r0, #3
 8000342:	f7ff ffd9 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000346:	2012      	movs	r0, #18
 8000348:	f7ff ffd6 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 800034c:	2081      	movs	r0, #129	; 0x81
 800034e:	f7ff ffd3 	bl	80002f8 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000352:	20e8      	movs	r0, #232	; 0xe8
 8000354:	f7ff ffc2 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000358:	2085      	movs	r0, #133	; 0x85
 800035a:	f7ff ffcd 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 800035e:	2010      	movs	r0, #16
 8000360:	f7ff ffca 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000364:	2078      	movs	r0, #120	; 0x78
 8000366:	f7ff ffc7 	bl	80002f8 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800036a:	20cb      	movs	r0, #203	; 0xcb
 800036c:	f7ff ffb6 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000370:	2039      	movs	r0, #57	; 0x39
 8000372:	f7ff ffc1 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000376:	202c      	movs	r0, #44	; 0x2c
 8000378:	f7ff ffbe 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800037c:	2000      	movs	r0, #0
 800037e:	f7ff ffbb 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000382:	2034      	movs	r0, #52	; 0x34
 8000384:	f7ff ffb8 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000388:	2002      	movs	r0, #2
 800038a:	f7ff ffb5 	bl	80002f8 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 800038e:	20f7      	movs	r0, #247	; 0xf7
 8000390:	f7ff ffa4 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000394:	2020      	movs	r0, #32
 8000396:	f7ff ffaf 	bl	80002f8 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800039a:	20ea      	movs	r0, #234	; 0xea
 800039c:	f7ff ff9e 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80003a0:	2000      	movs	r0, #0
 80003a2:	f7ff ffa9 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80003a6:	2000      	movs	r0, #0
 80003a8:	f7ff ffa6 	bl	80002f8 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80003ac:	20b1      	movs	r0, #177	; 0xb1
 80003ae:	f7ff ff95 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80003b2:	2000      	movs	r0, #0
 80003b4:	f7ff ffa0 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80003b8:	201b      	movs	r0, #27
 80003ba:	f7ff ff9d 	bl	80002f8 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80003be:	20b6      	movs	r0, #182	; 0xb6
 80003c0:	f7ff ff8c 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80003c4:	200a      	movs	r0, #10
 80003c6:	f7ff ff97 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80003ca:	20a2      	movs	r0, #162	; 0xa2
 80003cc:	f7ff ff94 	bl	80002f8 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80003d0:	20c0      	movs	r0, #192	; 0xc0
 80003d2:	f7ff ff83 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80003d6:	2035      	movs	r0, #53	; 0x35
 80003d8:	f7ff ff8e 	bl	80002f8 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80003dc:	20c1      	movs	r0, #193	; 0xc1
 80003de:	f7ff ff7d 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80003e2:	2011      	movs	r0, #17
 80003e4:	f7ff ff88 	bl	80002f8 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80003e8:	20c5      	movs	r0, #197	; 0xc5
 80003ea:	f7ff ff77 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80003ee:	2045      	movs	r0, #69	; 0x45
 80003f0:	f7ff ff82 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80003f4:	2045      	movs	r0, #69	; 0x45
 80003f6:	f7ff ff7f 	bl	80002f8 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80003fa:	20c7      	movs	r0, #199	; 0xc7
 80003fc:	f7ff ff6e 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000400:	20a2      	movs	r0, #162	; 0xa2
 8000402:	f7ff ff79 	bl	80002f8 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000406:	20f2      	movs	r0, #242	; 0xf2
 8000408:	f7ff ff68 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800040c:	2000      	movs	r0, #0
 800040e:	f7ff ff73 	bl	80002f8 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000412:	2026      	movs	r0, #38	; 0x26
 8000414:	f7ff ff62 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000418:	2001      	movs	r0, #1
 800041a:	f7ff ff6d 	bl	80002f8 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 800041e:	20e0      	movs	r0, #224	; 0xe0
 8000420:	f7ff ff5c 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000424:	200f      	movs	r0, #15
 8000426:	f7ff ff67 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800042a:	2026      	movs	r0, #38	; 0x26
 800042c:	f7ff ff64 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000430:	2024      	movs	r0, #36	; 0x24
 8000432:	f7ff ff61 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000436:	200b      	movs	r0, #11
 8000438:	f7ff ff5e 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 800043c:	200e      	movs	r0, #14
 800043e:	f7ff ff5b 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000442:	2009      	movs	r0, #9
 8000444:	f7ff ff58 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8000448:	2054      	movs	r0, #84	; 0x54
 800044a:	f7ff ff55 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 800044e:	20a8      	movs	r0, #168	; 0xa8
 8000450:	f7ff ff52 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000454:	2046      	movs	r0, #70	; 0x46
 8000456:	f7ff ff4f 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800045a:	200c      	movs	r0, #12
 800045c:	f7ff ff4c 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000460:	2017      	movs	r0, #23
 8000462:	f7ff ff49 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000466:	2009      	movs	r0, #9
 8000468:	f7ff ff46 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 800046c:	200f      	movs	r0, #15
 800046e:	f7ff ff43 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000472:	2007      	movs	r0, #7
 8000474:	f7ff ff40 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000478:	2000      	movs	r0, #0
 800047a:	f7ff ff3d 	bl	80002f8 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 800047e:	20e1      	movs	r0, #225	; 0xe1
 8000480:	f7ff ff2c 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000484:	2000      	movs	r0, #0
 8000486:	f7ff ff37 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800048a:	2019      	movs	r0, #25
 800048c:	f7ff ff34 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000490:	201b      	movs	r0, #27
 8000492:	f7ff ff31 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8000496:	2004      	movs	r0, #4
 8000498:	f7ff ff2e 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 800049c:	2010      	movs	r0, #16
 800049e:	f7ff ff2b 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80004a2:	2007      	movs	r0, #7
 80004a4:	f7ff ff28 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80004a8:	202a      	movs	r0, #42	; 0x2a
 80004aa:	f7ff ff25 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80004ae:	2047      	movs	r0, #71	; 0x47
 80004b0:	f7ff ff22 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80004b4:	2039      	movs	r0, #57	; 0x39
 80004b6:	f7ff ff1f 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80004ba:	2003      	movs	r0, #3
 80004bc:	f7ff ff1c 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80004c0:	2006      	movs	r0, #6
 80004c2:	f7ff ff19 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80004c6:	2006      	movs	r0, #6
 80004c8:	f7ff ff16 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80004cc:	2030      	movs	r0, #48	; 0x30
 80004ce:	f7ff ff13 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80004d2:	2038      	movs	r0, #56	; 0x38
 80004d4:	f7ff ff10 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80004d8:	200f      	movs	r0, #15
 80004da:	f7ff ff0d 	bl	80002f8 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80004de:	2036      	movs	r0, #54	; 0x36
 80004e0:	f7ff fefc 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80004e4:	20c8      	movs	r0, #200	; 0xc8
 80004e6:	f7ff ff07 	bl	80002f8 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80004ea:	202a      	movs	r0, #42	; 0x2a
 80004ec:	f7ff fef6 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80004f0:	2000      	movs	r0, #0
 80004f2:	f7ff ff01 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80004f6:	2000      	movs	r0, #0
 80004f8:	f7ff fefe 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80004fc:	2000      	movs	r0, #0
 80004fe:	f7ff fefb 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000502:	20ef      	movs	r0, #239	; 0xef
 8000504:	f7ff fef8 	bl	80002f8 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000508:	202b      	movs	r0, #43	; 0x2b
 800050a:	f7ff fee7 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800050e:	2000      	movs	r0, #0
 8000510:	f7ff fef2 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000514:	2000      	movs	r0, #0
 8000516:	f7ff feef 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800051a:	2001      	movs	r0, #1
 800051c:	f7ff feec 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000520:	203f      	movs	r0, #63	; 0x3f
 8000522:	f7ff fee9 	bl	80002f8 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000526:	203a      	movs	r0, #58	; 0x3a
 8000528:	f7ff fed8 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 800052c:	2055      	movs	r0, #85	; 0x55
 800052e:	f7ff fee3 	bl	80002f8 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000532:	2011      	movs	r0, #17
 8000534:	f7ff fed2 	bl	80002dc <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8000538:	4803      	ldr	r0, [pc, #12]	; (8000548 <LCD_REG_Config+0x230>)
 800053a:	f7ff fe73 	bl	8000224 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 800053e:	2029      	movs	r0, #41	; 0x29
 8000540:	f7ff fecc 	bl	80002dc <LCD_Write_Cmd>
	
	
}
 8000544:	bf00      	nop
 8000546:	bd80      	pop	{r7, pc}
 8000548:	0002bffc 	.word	0x0002bffc

0800054c <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 800054c:	b590      	push	{r4, r7, lr}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4604      	mov	r4, r0
 8000554:	4608      	mov	r0, r1
 8000556:	4611      	mov	r1, r2
 8000558:	461a      	mov	r2, r3
 800055a:	4623      	mov	r3, r4
 800055c:	80fb      	strh	r3, [r7, #6]
 800055e:	4603      	mov	r3, r0
 8000560:	80bb      	strh	r3, [r7, #4]
 8000562:	460b      	mov	r3, r1
 8000564:	807b      	strh	r3, [r7, #2]
 8000566:	4613      	mov	r3, r2
 8000568:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800056a:	202a      	movs	r0, #42	; 0x2a
 800056c:	f7ff feb6 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000570:	88fb      	ldrh	r3, [r7, #6]
 8000572:	0a1b      	lsrs	r3, r3, #8
 8000574:	b29b      	uxth	r3, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff febe 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 800057c:	88fb      	ldrh	r3, [r7, #6]
 800057e:	b2db      	uxtb	r3, r3
 8000580:	b29b      	uxth	r3, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff feb8 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000588:	88fa      	ldrh	r2, [r7, #6]
 800058a:	887b      	ldrh	r3, [r7, #2]
 800058c:	4413      	add	r3, r2
 800058e:	3b01      	subs	r3, #1
 8000590:	121b      	asrs	r3, r3, #8
 8000592:	b29b      	uxth	r3, r3
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff feaf 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800059a:	88fa      	ldrh	r2, [r7, #6]
 800059c:	887b      	ldrh	r3, [r7, #2]
 800059e:	4413      	add	r3, r2
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	3b01      	subs	r3, #1
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff fea4 	bl	80002f8 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80005b0:	202b      	movs	r0, #43	; 0x2b
 80005b2:	f7ff fe93 	bl	80002dc <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80005b6:	88bb      	ldrh	r3, [r7, #4]
 80005b8:	0a1b      	lsrs	r3, r3, #8
 80005ba:	b29b      	uxth	r3, r3
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe9b 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80005c2:	88bb      	ldrh	r3, [r7, #4]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff fe95 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80005ce:	88ba      	ldrh	r2, [r7, #4]
 80005d0:	883b      	ldrh	r3, [r7, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	3b01      	subs	r3, #1
 80005d6:	121b      	asrs	r3, r3, #8
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	f7ff fe8c 	bl	80002f8 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80005e0:	88ba      	ldrh	r2, [r7, #4]
 80005e2:	883b      	ldrh	r3, [r7, #0]
 80005e4:	4413      	add	r3, r2
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	3b01      	subs	r3, #1
 80005ea:	b29b      	uxth	r3, r3
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fe81 	bl	80002f8 <LCD_Write_Data>
	
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd90      	pop	{r4, r7, pc}

080005fe <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b084      	sub	sp, #16
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
 8000606:	460b      	mov	r3, r1
 8000608:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 800060e:	202c      	movs	r0, #44	; 0x2c
 8000610:	f7ff fe64 	bl	80002dc <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	e006      	b.n	8000628 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800061a:	887b      	ldrh	r3, [r7, #2]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff fe6b 	bl	80002f8 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	3301      	adds	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fa      	ldr	r2, [r7, #12]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3f4      	bcc.n	800061a <LCD_FillColor+0x1c>
		
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3710      	adds	r7, #16
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 800063a:	b590      	push	{r4, r7, lr}
 800063c:	b083      	sub	sp, #12
 800063e:	af00      	add	r7, sp, #0
 8000640:	4604      	mov	r4, r0
 8000642:	4608      	mov	r0, r1
 8000644:	4611      	mov	r1, r2
 8000646:	461a      	mov	r2, r3
 8000648:	4623      	mov	r3, r4
 800064a:	80fb      	strh	r3, [r7, #6]
 800064c:	4603      	mov	r3, r0
 800064e:	80bb      	strh	r3, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	807b      	strh	r3, [r7, #2]
 8000654:	4613      	mov	r3, r2
 8000656:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8000658:	883b      	ldrh	r3, [r7, #0]
 800065a:	887a      	ldrh	r2, [r7, #2]
 800065c:	88b9      	ldrh	r1, [r7, #4]
 800065e:	88f8      	ldrh	r0, [r7, #6]
 8000660:	f7ff ff74 	bl	800054c <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000664:	887b      	ldrh	r3, [r7, #2]
 8000666:	883a      	ldrh	r2, [r7, #0]
 8000668:	fb02 f303 	mul.w	r3, r2, r3
 800066c:	461a      	mov	r2, r3
 800066e:	8b3b      	ldrh	r3, [r7, #24]
 8000670:	4619      	mov	r1, r3
 8000672:	4610      	mov	r0, r2
 8000674:	f7ff ffc3 	bl	80005fe <LCD_FillColor>
	
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bd90      	pop	{r4, r7, pc}

08000680 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	80fb      	strh	r3, [r7, #6]
 800068a:	460b      	mov	r3, r1
 800068c:	80bb      	strh	r3, [r7, #4]
 800068e:	4613      	mov	r3, r2
 8000690:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000692:	78fb      	ldrb	r3, [r7, #3]
 8000694:	3b20      	subs	r3, #32
 8000696:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8000698:	88b9      	ldrh	r1, [r7, #4]
 800069a:	88f8      	ldrh	r0, [r7, #6]
 800069c:	2310      	movs	r3, #16
 800069e:	2208      	movs	r2, #8
 80006a0:	f7ff ff54 	bl	800054c <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80006a4:	202c      	movs	r0, #44	; 0x2c
 80006a6:	f7ff fe19 	bl	80002dc <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80006aa:	2300      	movs	r3, #0
 80006ac:	73bb      	strb	r3, [r7, #14]
 80006ae:	e023      	b.n	80006f8 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80006b0:	7b3a      	ldrb	r2, [r7, #12]
 80006b2:	7bbb      	ldrb	r3, [r7, #14]
 80006b4:	4914      	ldr	r1, [pc, #80]	; (8000708 <LCD_DrawChar+0x88>)
 80006b6:	0112      	lsls	r2, r2, #4
 80006b8:	440a      	add	r2, r1
 80006ba:	4413      	add	r3, r2
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80006c0:	2300      	movs	r3, #0
 80006c2:	737b      	strb	r3, [r7, #13]
 80006c4:	e012      	b.n	80006ec <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	f003 0301 	and.w	r3, r3, #1
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d003      	beq.n	80006d8 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 80006d0:	201f      	movs	r0, #31
 80006d2:	f7ff fe11 	bl	80002f8 <LCD_Write_Data>
 80006d6:	e003      	b.n	80006e0 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80006d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80006dc:	f7ff fe0c 	bl	80002f8 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	085b      	lsrs	r3, r3, #1
 80006e4:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80006e6:	7b7b      	ldrb	r3, [r7, #13]
 80006e8:	3301      	adds	r3, #1
 80006ea:	737b      	strb	r3, [r7, #13]
 80006ec:	7b7b      	ldrb	r3, [r7, #13]
 80006ee:	2b07      	cmp	r3, #7
 80006f0:	d9e9      	bls.n	80006c6 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80006f2:	7bbb      	ldrb	r3, [r7, #14]
 80006f4:	3301      	adds	r3, #1
 80006f6:	73bb      	strb	r3, [r7, #14]
 80006f8:	7bbb      	ldrb	r3, [r7, #14]
 80006fa:	2b0f      	cmp	r3, #15
 80006fc:	d9d8      	bls.n	80006b0 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 80006fe:	bf00      	nop
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	08003754 	.word	0x08003754

0800070c <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	603a      	str	r2, [r7, #0]
 8000716:	80fb      	strh	r3, [r7, #6]
 8000718:	460b      	mov	r3, r1
 800071a:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 800071c:	e01c      	b.n	8000758 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800071e:	88fb      	ldrh	r3, [r7, #6]
 8000720:	2be8      	cmp	r3, #232	; 0xe8
 8000722:	d904      	bls.n	800072e <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8000724:	2300      	movs	r3, #0
 8000726:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	3310      	adds	r3, #16
 800072c:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800072e:	88bb      	ldrh	r3, [r7, #4]
 8000730:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8000734:	d903      	bls.n	800073e <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8000736:	2300      	movs	r3, #0
 8000738:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800073a:	2300      	movs	r3, #0
 800073c:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	781a      	ldrb	r2, [r3, #0]
 8000742:	88b9      	ldrh	r1, [r7, #4]
 8000744:	88fb      	ldrh	r3, [r7, #6]
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff9a 	bl	8000680 <LCD_DrawChar>
		
		pStr ++;
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	3301      	adds	r3, #1
 8000750:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8000752:	88fb      	ldrh	r3, [r7, #6]
 8000754:	3308      	adds	r3, #8
 8000756:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1de      	bne.n	800071e <LCD_DrawString+0x12>
		
	}
	
}
 8000760:	bf00      	nop
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
	...

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b0a8      	sub	sp, #160	; 0xa0
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000772:	f000 fc3b 	bl	8000fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000776:	f000 f8db 	bl	8000930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077a:	f000 f9b3 	bl	8000ae4 <MX_GPIO_Init>
  MX_FSMC_Init();
 800077e:	f000 fa5b 	bl	8000c38 <MX_FSMC_Init>
  MX_ADC1_Init();
 8000782:	f000 f933 	bl	80009ec <MX_ADC1_Init>
  MX_ADC2_Init();
 8000786:	f000 f96f 	bl	8000a68 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 800078a:	f7ff fd5c 	bl	8000246 <LCD_INIT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADCEx_Calibration_Start(&hadc1);
 800078e:	4863      	ldr	r0, [pc, #396]	; (800091c <main+0x1b0>)
 8000790:	f001 f8f8 	bl	8001984 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2);
 8000794:	4862      	ldr	r0, [pc, #392]	; (8000920 <main+0x1b4>)
 8000796:	f001 f8f5 	bl	8001984 <HAL_ADCEx_Calibration_Start>

  uint32_t last_tick = HAL_GetTick();
 800079a:	f000 fc7f 	bl	800109c <HAL_GetTick>
 800079e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
  uint32_t prev_SR = 0, prev_LR = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80007a8:	2300      	movs	r3, #0
 80007aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t now_SR = 0, now_LR = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80007b4:	2300      	movs	r3, #0
 80007b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint8_t screen_state = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
  uint8_t btn_k2_pressed = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
  char buff[120];

  uint32_t res = 1234;
 80007c6:	f240 43d2 	movw	r3, #1234	; 0x4d2
 80007ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  uint32_t res2 = 1234;
 80007ce:	f240 43d2 	movw	r3, #1234	; 0x4d2
 80007d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   * screen_state
   * 0 = normal
   * 1 = name
   * 2 = image
   */
  HAL_ADC_Start(&hadc2);
 80007d4:	4852      	ldr	r0, [pc, #328]	; (8000920 <main+0x1b4>)
 80007d6:	f000 fd55 	bl	8001284 <HAL_ADC_Start>
  //	  LCD_Clear(0, 0, 240, 320, BACKGROUND);
  //	  if (HAL_GetTick() - last_tick > 1000) {
  //		  last_tick = HAL_GetTick();
  //	  }

	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	4851      	ldr	r0, [pc, #324]	; (8000924 <main+0x1b8>)
 80007e0:	f001 fbf4 	bl	8001fcc <HAL_GPIO_ReadPin>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d117      	bne.n	800081a <main+0xae>
		  if (!btn_k2_pressed) {
 80007ea:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d116      	bne.n	8000820 <main+0xb4>
			  btn_k2_pressed = 1;
 80007f2:	2301      	movs	r3, #1
 80007f4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

			  HAL_ADC_Start(&hadc1);
 80007f8:	4848      	ldr	r0, [pc, #288]	; (800091c <main+0x1b0>)
 80007fa:	f000 fd43 	bl	8001284 <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, 1000);
 80007fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000802:	4846      	ldr	r0, [pc, #280]	; (800091c <main+0x1b0>)
 8000804:	f000 fe18 	bl	8001438 <HAL_ADC_PollForConversion>
			  res = HAL_ADC_GetValue(&hadc1);
 8000808:	4844      	ldr	r0, [pc, #272]	; (800091c <main+0x1b0>)
 800080a:	f000 ff1b 	bl	8001644 <HAL_ADC_GetValue>
 800080e:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
			  HAL_ADC_Stop(&hadc1);
 8000812:	4842      	ldr	r0, [pc, #264]	; (800091c <main+0x1b0>)
 8000814:	f000 fde4 	bl	80013e0 <HAL_ADC_Stop>
 8000818:	e002      	b.n	8000820 <main+0xb4>

		  }
	  } else {
		  btn_k2_pressed = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	  }

	  sprintf(buff, "Value: %4d %4x", res, res);
 8000820:	1d38      	adds	r0, r7, #4
 8000822:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000826:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800082a:	493f      	ldr	r1, [pc, #252]	; (8000928 <main+0x1bc>)
 800082c:	f002 faf4 	bl	8002e18 <siprintf>
	  LCD_DrawString(0, 0, buff);
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	461a      	mov	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	2000      	movs	r0, #0
 8000838:	f7ff ff68 	bl	800070c <LCD_DrawString>

	  res2 = HAL_ADC_GetValue(&hadc2);
 800083c:	4838      	ldr	r0, [pc, #224]	; (8000920 <main+0x1b4>)
 800083e:	f000 ff01 	bl	8001644 <HAL_ADC_GetValue>
 8000842:	67f8      	str	r0, [r7, #124]	; 0x7c
	  sprintf(buff, "Value: %4d %4x", res2, res2);
 8000844:	1d38      	adds	r0, r7, #4
 8000846:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000848:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800084a:	4937      	ldr	r1, [pc, #220]	; (8000928 <main+0x1bc>)
 800084c:	f002 fae4 	bl	8002e18 <siprintf>
	  LCD_DrawString(0, 100, buff);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	461a      	mov	r2, r3
 8000854:	2164      	movs	r1, #100	; 0x64
 8000856:	2000      	movs	r0, #0
 8000858:	f7ff ff58 	bl	800070c <LCD_DrawString>

	  if (res2 > 850*3.3/5) {
 800085c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800085e:	f240 2231 	movw	r2, #561	; 0x231
 8000862:	4293      	cmp	r3, r2
 8000864:	d90f      	bls.n	8000886 <main+0x11a>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2101      	movs	r1, #1
 800086a:	4830      	ldr	r0, [pc, #192]	; (800092c <main+0x1c0>)
 800086c:	f001 fbc5 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2102      	movs	r1, #2
 8000874:	482d      	ldr	r0, [pc, #180]	; (800092c <main+0x1c0>)
 8000876:	f001 fbc0 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2120      	movs	r1, #32
 800087e:	482b      	ldr	r0, [pc, #172]	; (800092c <main+0x1c0>)
 8000880:	f001 fbbb 	bl	8001ffa <HAL_GPIO_WritePin>
 8000884:	e7a9      	b.n	80007da <main+0x6e>
	  } else if (res2 > 700*3.3/5) {
 8000886:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000888:	f5b3 7fe7 	cmp.w	r3, #462	; 0x1ce
 800088c:	d90f      	bls.n	80008ae <main+0x142>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2101      	movs	r1, #1
 8000892:	4826      	ldr	r0, [pc, #152]	; (800092c <main+0x1c0>)
 8000894:	f001 fbb1 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000898:	2201      	movs	r2, #1
 800089a:	2102      	movs	r1, #2
 800089c:	4823      	ldr	r0, [pc, #140]	; (800092c <main+0x1c0>)
 800089e:	f001 fbac 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80008a2:	2201      	movs	r2, #1
 80008a4:	2120      	movs	r1, #32
 80008a6:	4821      	ldr	r0, [pc, #132]	; (800092c <main+0x1c0>)
 80008a8:	f001 fba7 	bl	8001ffa <HAL_GPIO_WritePin>
 80008ac:	e795      	b.n	80007da <main+0x6e>
	  } else if (res2 > 500*3.3/5) {
 80008ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80008b0:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 80008b4:	d90f      	bls.n	80008d6 <main+0x16a>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80008b6:	2201      	movs	r2, #1
 80008b8:	2101      	movs	r1, #1
 80008ba:	481c      	ldr	r0, [pc, #112]	; (800092c <main+0x1c0>)
 80008bc:	f001 fb9d 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2102      	movs	r1, #2
 80008c4:	4819      	ldr	r0, [pc, #100]	; (800092c <main+0x1c0>)
 80008c6:	f001 fb98 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	2120      	movs	r1, #32
 80008ce:	4817      	ldr	r0, [pc, #92]	; (800092c <main+0x1c0>)
 80008d0:	f001 fb93 	bl	8001ffa <HAL_GPIO_WritePin>
 80008d4:	e781      	b.n	80007da <main+0x6e>
	  } else if (res2 > 250*3.3/5) {
 80008d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80008d8:	2ba5      	cmp	r3, #165	; 0xa5
 80008da:	d90f      	bls.n	80008fc <main+0x190>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	2101      	movs	r1, #1
 80008e0:	4812      	ldr	r0, [pc, #72]	; (800092c <main+0x1c0>)
 80008e2:	f001 fb8a 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2102      	movs	r1, #2
 80008ea:	4810      	ldr	r0, [pc, #64]	; (800092c <main+0x1c0>)
 80008ec:	f001 fb85 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2120      	movs	r1, #32
 80008f4:	480d      	ldr	r0, [pc, #52]	; (800092c <main+0x1c0>)
 80008f6:	f001 fb80 	bl	8001ffa <HAL_GPIO_WritePin>
 80008fa:	e76e      	b.n	80007da <main+0x6e>
	  } else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	2101      	movs	r1, #1
 8000900:	480a      	ldr	r0, [pc, #40]	; (800092c <main+0x1c0>)
 8000902:	f001 fb7a 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000906:	2201      	movs	r2, #1
 8000908:	2102      	movs	r1, #2
 800090a:	4808      	ldr	r0, [pc, #32]	; (800092c <main+0x1c0>)
 800090c:	f001 fb75 	bl	8001ffa <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	2120      	movs	r1, #32
 8000914:	4805      	ldr	r0, [pc, #20]	; (800092c <main+0x1c0>)
 8000916:	f001 fb70 	bl	8001ffa <HAL_GPIO_WritePin>
  {
 800091a:	e75e      	b.n	80007da <main+0x6e>
 800091c:	2000008c 	.word	0x2000008c
 8000920:	200000bc 	.word	0x200000bc
 8000924:	40011000 	.word	0x40011000
 8000928:	08003724 	.word	0x08003724
 800092c:	40010c00 	.word	0x40010c00

08000930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b096      	sub	sp, #88	; 0x58
 8000934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000936:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800093a:	2228      	movs	r2, #40	; 0x28
 800093c:	2100      	movs	r1, #0
 800093e:	4618      	mov	r0, r3
 8000940:	f002 fa62 	bl	8002e08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]
 8000950:	60da      	str	r2, [r3, #12]
 8000952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]
 8000962:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000964:	2301      	movs	r3, #1
 8000966:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000968:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800096c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000972:	2301      	movs	r3, #1
 8000974:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000976:	2302      	movs	r3, #2
 8000978:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800097a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800097e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000980:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000984:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000986:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800098a:	4618      	mov	r0, r3
 800098c:	f001 fb4e 	bl	800202c <HAL_RCC_OscConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000996:	f000 f9b3 	bl	8000d00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099a:	230f      	movs	r3, #15
 800099c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800099e:	2302      	movs	r3, #2
 80009a0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ac:	2300      	movs	r3, #0
 80009ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	2102      	movs	r1, #2
 80009b6:	4618      	mov	r0, r3
 80009b8:	f001 fdba 	bl	8002530 <HAL_RCC_ClockConfig>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009c2:	f000 f99d 	bl	8000d00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009c6:	2302      	movs	r3, #2
 80009c8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80009ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009ce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 ff30 	bl	8002838 <HAL_RCCEx_PeriphCLKConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80009de:	f000 f98f 	bl	8000d00 <Error_Handler>
  }
}
 80009e2:	bf00      	nop
 80009e4:	3758      	adds	r7, #88	; 0x58
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009fc:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <MX_ADC1_Init+0x74>)
 80009fe:	4a19      	ldr	r2, [pc, #100]	; (8000a64 <MX_ADC1_Init+0x78>)
 8000a00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a02:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a08:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a16:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a1a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a22:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a28:	480d      	ldr	r0, [pc, #52]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a2a:	f000 fb41 	bl	80010b0 <HAL_ADC_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a34:	f000 f964 	bl	8000d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a38:	230d      	movs	r3, #13
 8000a3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000a40:	2305      	movs	r3, #5
 8000a42:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	4619      	mov	r1, r3
 8000a48:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_ADC1_Init+0x74>)
 8000a4a:	f000 fe07 	bl	800165c <HAL_ADC_ConfigChannel>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a54:	f000 f954 	bl	8000d00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000008c 	.word	0x2000008c
 8000a64:	40012400 	.word	0x40012400

08000a68 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a78:	4b18      	ldr	r3, [pc, #96]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a7a:	4a19      	ldr	r2, [pc, #100]	; (8000ae0 <MX_ADC2_Init+0x78>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a7e:	4b17      	ldr	r3, [pc, #92]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000a84:	4b15      	ldr	r3, [pc, #84]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000a8a:	4b14      	ldr	r3, [pc, #80]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a90:	4b12      	ldr	r3, [pc, #72]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a92:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a96:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a98:	4b10      	ldr	r3, [pc, #64]	; (8000adc <MX_ADC2_Init+0x74>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <MX_ADC2_Init+0x74>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <MX_ADC2_Init+0x74>)
 8000aa6:	f000 fb03 	bl	80010b0 <HAL_ADC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000ab0:	f000 f926 	bl	8000d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ab4:	230d      	movs	r3, #13
 8000ab6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4805      	ldr	r0, [pc, #20]	; (8000adc <MX_ADC2_Init+0x74>)
 8000ac6:	f000 fdc9 	bl	800165c <HAL_ADC_ConfigChannel>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000ad0:	f000 f916 	bl	8000d00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000ad4:	bf00      	nop
 8000ad6:	3710      	adds	r7, #16
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	200000bc 	.word	0x200000bc
 8000ae0:	40012800 	.word	0x40012800

08000ae4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	; 0x28
 8000ae8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aea:	f107 0318 	add.w	r3, r7, #24
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	609a      	str	r2, [r3, #8]
 8000af6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af8:	4b49      	ldr	r3, [pc, #292]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	4a48      	ldr	r2, [pc, #288]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000afe:	f043 0310 	orr.w	r3, r3, #16
 8000b02:	6193      	str	r3, [r2, #24]
 8000b04:	4b46      	ldr	r3, [pc, #280]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	f003 0310 	and.w	r3, r3, #16
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b10:	4b43      	ldr	r3, [pc, #268]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	4a42      	ldr	r2, [pc, #264]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b16:	f043 0304 	orr.w	r3, r3, #4
 8000b1a:	6193      	str	r3, [r2, #24]
 8000b1c:	4b40      	ldr	r3, [pc, #256]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	f003 0304 	and.w	r3, r3, #4
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b28:	4b3d      	ldr	r3, [pc, #244]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a3c      	ldr	r2, [pc, #240]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b2e:	f043 0308 	orr.w	r3, r3, #8
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b3a      	ldr	r3, [pc, #232]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f003 0308 	and.w	r3, r3, #8
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b40:	4b37      	ldr	r3, [pc, #220]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a36      	ldr	r2, [pc, #216]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b34      	ldr	r3, [pc, #208]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b58:	4b31      	ldr	r3, [pc, #196]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a30      	ldr	r2, [pc, #192]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b5e:	f043 0320 	orr.w	r3, r3, #32
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b2e      	ldr	r3, [pc, #184]	; (8000c20 <MX_GPIO_Init+0x13c>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0320 	and.w	r3, r3, #32
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2123      	movs	r1, #35	; 0x23
 8000b74:	482b      	ldr	r0, [pc, #172]	; (8000c24 <MX_GPIO_Init+0x140>)
 8000b76:	f001 fa40 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b80:	4829      	ldr	r0, [pc, #164]	; (8000c28 <MX_GPIO_Init+0x144>)
 8000b82:	f001 fa3a 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2102      	movs	r1, #2
 8000b8a:	4828      	ldr	r0, [pc, #160]	; (8000c2c <MX_GPIO_Init+0x148>)
 8000b8c:	f001 fa35 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b96:	2300      	movs	r3, #0
 8000b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9e:	f107 0318 	add.w	r3, r7, #24
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4822      	ldr	r0, [pc, #136]	; (8000c30 <MX_GPIO_Init+0x14c>)
 8000ba6:	f001 f87d 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000baa:	2301      	movs	r3, #1
 8000bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0318 	add.w	r3, r7, #24
 8000bba:	4619      	mov	r1, r3
 8000bbc:	481d      	ldr	r0, [pc, #116]	; (8000c34 <MX_GPIO_Init+0x150>)
 8000bbe:	f001 f871 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8000bc2:	2323      	movs	r3, #35	; 0x23
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd2:	f107 0318 	add.w	r3, r7, #24
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4812      	ldr	r0, [pc, #72]	; (8000c24 <MX_GPIO_Init+0x140>)
 8000bda:	f001 f863 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf0:	f107 0318 	add.w	r3, r7, #24
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	480c      	ldr	r0, [pc, #48]	; (8000c28 <MX_GPIO_Init+0x144>)
 8000bf8:	f001 f854 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c0c:	f107 0318 	add.w	r3, r7, #24
 8000c10:	4619      	mov	r1, r3
 8000c12:	4806      	ldr	r0, [pc, #24]	; (8000c2c <MX_GPIO_Init+0x148>)
 8000c14:	f001 f846 	bl	8001ca4 <HAL_GPIO_Init>

}
 8000c18:	bf00      	nop
 8000c1a:	3728      	adds	r7, #40	; 0x28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40021000 	.word	0x40021000
 8000c24:	40010c00 	.word	0x40010c00
 8000c28:	40011400 	.word	0x40011400
 8000c2c:	40011800 	.word	0x40011800
 8000c30:	40011000 	.word	0x40011000
 8000c34:	40010800 	.word	0x40010800

08000c38 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
 8000c4c:	615a      	str	r2, [r3, #20]
 8000c4e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c50:	4b28      	ldr	r3, [pc, #160]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c52:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000c56:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c58:	4b26      	ldr	r3, [pc, #152]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c5a:	4a27      	ldr	r2, [pc, #156]	; (8000cf8 <MX_FSMC_Init+0xc0>)
 8000c5c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c5e:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c64:	4b23      	ldr	r3, [pc, #140]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c6a:	4b22      	ldr	r3, [pc, #136]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c70:	4b20      	ldr	r3, [pc, #128]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c72:	2210      	movs	r2, #16
 8000c74:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c76:	4b1f      	ldr	r3, [pc, #124]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c7c:	4b1d      	ldr	r3, [pc, #116]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c82:	4b1c      	ldr	r3, [pc, #112]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c88:	4b1a      	ldr	r3, [pc, #104]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c8e:	4b19      	ldr	r3, [pc, #100]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c94:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c96:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000c9c:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000ca8:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000cae:	230f      	movs	r3, #15
 8000cb0:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000cb2:	230f      	movs	r3, #15
 8000cb4:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000cb6:	23ff      	movs	r3, #255	; 0xff
 8000cb8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000cba:	230f      	movs	r3, #15
 8000cbc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000cbe:	2310      	movs	r3, #16
 8000cc0:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000cc2:	2311      	movs	r3, #17
 8000cc4:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4808      	ldr	r0, [pc, #32]	; (8000cf4 <MX_FSMC_Init+0xbc>)
 8000cd2:	f001 ff4b 	bl	8002b6c <HAL_SRAM_Init>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000cdc:	f000 f810 	bl	8000d00 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <MX_FSMC_Init+0xc4>)
 8000ce2:	69db      	ldr	r3, [r3, #28]
 8000ce4:	4a05      	ldr	r2, [pc, #20]	; (8000cfc <MX_FSMC_Init+0xc4>)
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cea:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200000ec 	.word	0x200000ec
 8000cf8:	a0000104 	.word	0xa0000104
 8000cfc:	40010000 	.word	0x40010000

08000d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d04:	b672      	cpsid	i
}
 8000d06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <Error_Handler+0x8>
	...

08000d0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d14:	699b      	ldr	r3, [r3, #24]
 8000d16:	4a14      	ldr	r2, [pc, #80]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6193      	str	r3, [r2, #24]
 8000d1e:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d20:	699b      	ldr	r3, [r3, #24]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	60bb      	str	r3, [r7, #8]
 8000d28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	4a0e      	ldr	r2, [pc, #56]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d34:	61d3      	str	r3, [r2, #28]
 8000d36:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <HAL_MspInit+0x5c>)
 8000d38:	69db      	ldr	r3, [r3, #28]
 8000d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d42:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <HAL_MspInit+0x60>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <HAL_MspInit+0x60>)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40010000 	.word	0x40010000

08000d70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	; 0x28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	f107 0318 	add.w	r3, r7, #24
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a28      	ldr	r2, [pc, #160]	; (8000e2c <HAL_ADC_MspInit+0xbc>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d122      	bne.n	8000dd6 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d90:	4b27      	ldr	r3, [pc, #156]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	4a26      	ldr	r2, [pc, #152]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d9a:	6193      	str	r3, [r2, #24]
 8000d9c:	4b24      	ldr	r3, [pc, #144]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da8:	4b21      	ldr	r3, [pc, #132]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	4a20      	ldr	r2, [pc, #128]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000dae:	f043 0310 	orr.w	r3, r3, #16
 8000db2:	6193      	str	r3, [r2, #24]
 8000db4:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	f003 0310 	and.w	r3, r3, #16
 8000dbc:	613b      	str	r3, [r7, #16]
 8000dbe:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dc0:	2308      	movs	r3, #8
 8000dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc8:	f107 0318 	add.w	r3, r7, #24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4819      	ldr	r0, [pc, #100]	; (8000e34 <HAL_ADC_MspInit+0xc4>)
 8000dd0:	f000 ff68 	bl	8001ca4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000dd4:	e026      	b.n	8000e24 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a17      	ldr	r2, [pc, #92]	; (8000e38 <HAL_ADC_MspInit+0xc8>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d121      	bne.n	8000e24 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	4a12      	ldr	r2, [pc, #72]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000de6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dea:	6193      	str	r3, [r2, #24]
 8000dec:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a0c      	ldr	r2, [pc, #48]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000dfe:	f043 0310 	orr.w	r3, r3, #16
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <HAL_ADC_MspInit+0xc0>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e10:	2308      	movs	r3, #8
 8000e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e14:	2303      	movs	r3, #3
 8000e16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e18:	f107 0318 	add.w	r3, r7, #24
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <HAL_ADC_MspInit+0xc4>)
 8000e20:	f000 ff40 	bl	8001ca4 <HAL_GPIO_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3728      	adds	r7, #40	; 0x28
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40012400 	.word	0x40012400
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40011000 	.word	0x40011000
 8000e38:	40012800 	.word	0x40012800

08000e3c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000e42:	f107 0308 	add.w	r3, r7, #8
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000e50:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <HAL_FSMC_MspInit+0x78>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d129      	bne.n	8000eac <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8000e58:	4b16      	ldr	r3, [pc, #88]	; (8000eb4 <HAL_FSMC_MspInit+0x78>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000e5e:	4b16      	ldr	r3, [pc, #88]	; (8000eb8 <HAL_FSMC_MspInit+0x7c>)
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	4a15      	ldr	r2, [pc, #84]	; (8000eb8 <HAL_FSMC_MspInit+0x7c>)
 8000e64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e68:	6153      	str	r3, [r2, #20]
 8000e6a:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <HAL_FSMC_MspInit+0x7c>)
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000e76:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000e7a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e84:	f107 0308 	add.w	r3, r7, #8
 8000e88:	4619      	mov	r1, r3
 8000e8a:	480c      	ldr	r0, [pc, #48]	; (8000ebc <HAL_FSMC_MspInit+0x80>)
 8000e8c:	f000 ff0a 	bl	8001ca4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000e90:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8000e94:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e9e:	f107 0308 	add.w	r3, r7, #8
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4806      	ldr	r0, [pc, #24]	; (8000ec0 <HAL_FSMC_MspInit+0x84>)
 8000ea6:	f000 fefd 	bl	8001ca4 <HAL_GPIO_Init>
 8000eaa:	e000      	b.n	8000eae <HAL_FSMC_MspInit+0x72>
    return;
 8000eac:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000134 	.word	0x20000134
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	40011800 	.word	0x40011800
 8000ec0:	40011400 	.word	0x40011400

08000ec4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000ecc:	f7ff ffb6 	bl	8000e3c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <NMI_Handler+0x4>

08000ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <HardFault_Handler+0x4>

08000ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <MemManage_Handler+0x4>

08000eea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eee:	e7fe      	b.n	8000eee <BusFault_Handler+0x4>

08000ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <UsageFault_Handler+0x4>

08000ef6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr

08000f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr

08000f0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f1e:	f000 f8ab 	bl	8001078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f30:	4a14      	ldr	r2, [pc, #80]	; (8000f84 <_sbrk+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <_sbrk+0x60>)
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d102      	bne.n	8000f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f44:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <_sbrk+0x64>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	; (8000f90 <_sbrk+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d207      	bcs.n	8000f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f58:	f001 ff2c 	bl	8002db4 <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	e009      	b.n	8000f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f68:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <_sbrk+0x64>)
 8000f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20010000 	.word	0x20010000
 8000f88:	00000400 	.word	0x00000400
 8000f8c:	20000138 	.word	0x20000138
 8000f90:	20000150 	.word	0x20000150

08000f94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr

08000fa0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa0:	480c      	ldr	r0, [pc, #48]	; (8000fd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fa2:	490d      	ldr	r1, [pc, #52]	; (8000fd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa8:	e002      	b.n	8000fb0 <LoopCopyDataInit>

08000faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fae:	3304      	adds	r3, #4

08000fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb4:	d3f9      	bcc.n	8000faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fb8:	4c0a      	ldr	r4, [pc, #40]	; (8000fe4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fbc:	e001      	b.n	8000fc2 <LoopFillZerobss>

08000fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc0:	3204      	adds	r2, #4

08000fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc4:	d3fb      	bcc.n	8000fbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fc6:	f7ff ffe5 	bl	8000f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fca:	f001 fef9 	bl	8002dc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fce:	f7ff fbcd 	bl	800076c <main>
  bx lr
 8000fd2:	4770      	bx	lr
  ldr r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fdc:	08003d98 	.word	0x08003d98
  ldr r2, =_sbss
 8000fe0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fe4:	20000150 	.word	0x20000150

08000fe8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC1_2_IRQHandler>
	...

08000fec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <HAL_Init+0x28>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <HAL_Init+0x28>)
 8000ff6:	f043 0310 	orr.w	r3, r3, #16
 8000ffa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	f000 fe1d 	bl	8001c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001002:	200f      	movs	r0, #15
 8001004:	f000 f808 	bl	8001018 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001008:	f7ff fe80 	bl	8000d0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40022000 	.word	0x40022000

08001018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <HAL_InitTick+0x54>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <HAL_InitTick+0x58>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	4619      	mov	r1, r3
 800102a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001032:	fbb2 f3f3 	udiv	r3, r2, r3
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fe27 	bl	8001c8a <HAL_SYSTICK_Config>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e00e      	b.n	8001064 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b0f      	cmp	r3, #15
 800104a:	d80a      	bhi.n	8001062 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800104c:	2200      	movs	r2, #0
 800104e:	6879      	ldr	r1, [r7, #4]
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f000 fdfd 	bl	8001c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001058:	4a06      	ldr	r2, [pc, #24]	; (8001074 <HAL_InitTick+0x5c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	e000      	b.n	8001064 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000000 	.word	0x20000000
 8001070:	20000008 	.word	0x20000008
 8001074:	20000004 	.word	0x20000004

08001078 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_IncTick+0x1c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	4b05      	ldr	r3, [pc, #20]	; (8001098 <HAL_IncTick+0x20>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4413      	add	r3, r2
 8001088:	4a03      	ldr	r2, [pc, #12]	; (8001098 <HAL_IncTick+0x20>)
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	20000008 	.word	0x20000008
 8001098:	2000013c 	.word	0x2000013c

0800109c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b02      	ldr	r3, [pc, #8]	; (80010ac <HAL_GetTick+0x10>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr
 80010ac:	2000013c 	.word	0x2000013c

080010b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80010bc:	2300      	movs	r3, #0
 80010be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80010c0:	2300      	movs	r3, #0
 80010c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e0ce      	b.n	8001270 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d109      	bne.n	80010f4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2200      	movs	r2, #0
 80010e4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff fe3e 	bl	8000d70 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f000 fc03 	bl	8001900 <ADC_ConversionStop_Disable>
 80010fa:	4603      	mov	r3, r0
 80010fc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001102:	f003 0310 	and.w	r3, r3, #16
 8001106:	2b00      	cmp	r3, #0
 8001108:	f040 80a9 	bne.w	800125e <HAL_ADC_Init+0x1ae>
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	2b00      	cmp	r3, #0
 8001110:	f040 80a5 	bne.w	800125e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001118:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800111c:	f023 0302 	bic.w	r3, r3, #2
 8001120:	f043 0202 	orr.w	r2, r3, #2
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4951      	ldr	r1, [pc, #324]	; (8001278 <HAL_ADC_Init+0x1c8>)
 8001132:	428b      	cmp	r3, r1
 8001134:	d10a      	bne.n	800114c <HAL_ADC_Init+0x9c>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800113e:	d002      	beq.n	8001146 <HAL_ADC_Init+0x96>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	69db      	ldr	r3, [r3, #28]
 8001144:	e004      	b.n	8001150 <HAL_ADC_Init+0xa0>
 8001146:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800114a:	e001      	b.n	8001150 <HAL_ADC_Init+0xa0>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001150:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7b1b      	ldrb	r3, [r3, #12]
 8001156:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001158:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	4313      	orrs	r3, r2
 800115e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001168:	d003      	beq.n	8001172 <HAL_ADC_Init+0xc2>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d102      	bne.n	8001178 <HAL_ADC_Init+0xc8>
 8001172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001176:	e000      	b.n	800117a <HAL_ADC_Init+0xca>
 8001178:	2300      	movs	r3, #0
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	7d1b      	ldrb	r3, [r3, #20]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d119      	bne.n	80011bc <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	7b1b      	ldrb	r3, [r3, #12]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d109      	bne.n	80011a4 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	3b01      	subs	r3, #1
 8001196:	035a      	lsls	r2, r3, #13
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4313      	orrs	r3, r2
 800119c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	e00b      	b.n	80011bc <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011a8:	f043 0220 	orr.w	r2, r3, #32
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b4:	f043 0201 	orr.w	r2, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	689a      	ldr	r2, [r3, #8]
 80011d6:	4b29      	ldr	r3, [pc, #164]	; (800127c <HAL_ADC_Init+0x1cc>)
 80011d8:	4013      	ands	r3, r2
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	6812      	ldr	r2, [r2, #0]
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	430b      	orrs	r3, r1
 80011e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011ec:	d003      	beq.n	80011f6 <HAL_ADC_Init+0x146>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d104      	bne.n	8001200 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	051b      	lsls	r3, r3, #20
 80011fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001206:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	430a      	orrs	r2, r1
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	689a      	ldr	r2, [r3, #8]
 800121a:	4b19      	ldr	r3, [pc, #100]	; (8001280 <HAL_ADC_Init+0x1d0>)
 800121c:	4013      	ands	r3, r2
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	429a      	cmp	r2, r3
 8001222:	d10b      	bne.n	800123c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122e:	f023 0303 	bic.w	r3, r3, #3
 8001232:	f043 0201 	orr.w	r2, r3, #1
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800123a:	e018      	b.n	800126e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001240:	f023 0312 	bic.w	r3, r3, #18
 8001244:	f043 0210 	orr.w	r2, r3, #16
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001250:	f043 0201 	orr.w	r2, r3, #1
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800125c:	e007      	b.n	800126e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001262:	f043 0210 	orr.w	r2, r3, #16
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800126e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40013c00 	.word	0x40013c00
 800127c:	ffe1f7fd 	.word	0xffe1f7fd
 8001280:	ff1f0efe 	.word	0xff1f0efe

08001284 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001296:	2b01      	cmp	r3, #1
 8001298:	d101      	bne.n	800129e <HAL_ADC_Start+0x1a>
 800129a:	2302      	movs	r3, #2
 800129c:	e098      	b.n	80013d0 <HAL_ADC_Start+0x14c>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2201      	movs	r2, #1
 80012a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f000 fad0 	bl	800184c <ADC_Enable>
 80012ac:	4603      	mov	r3, r0
 80012ae:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 8087 	bne.w	80013c6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012c0:	f023 0301 	bic.w	r3, r3, #1
 80012c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a41      	ldr	r2, [pc, #260]	; (80013d8 <HAL_ADC_Start+0x154>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d105      	bne.n	80012e2 <HAL_ADC_Start+0x5e>
 80012d6:	4b41      	ldr	r3, [pc, #260]	; (80013dc <HAL_ADC_Start+0x158>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d115      	bne.n	800130e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d026      	beq.n	800134a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001300:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001304:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800130c:	e01d      	b.n	800134a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001312:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a2f      	ldr	r2, [pc, #188]	; (80013dc <HAL_ADC_Start+0x158>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d004      	beq.n	800132e <HAL_ADC_Start+0xaa>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a2b      	ldr	r2, [pc, #172]	; (80013d8 <HAL_ADC_Start+0x154>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d10d      	bne.n	800134a <HAL_ADC_Start+0xc6>
 800132e:	4b2b      	ldr	r3, [pc, #172]	; (80013dc <HAL_ADC_Start+0x158>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800133e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001342:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d006      	beq.n	8001364 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135a:	f023 0206 	bic.w	r2, r3, #6
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	62da      	str	r2, [r3, #44]	; 0x2c
 8001362:	e002      	b.n	800136a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f06f 0202 	mvn.w	r2, #2
 800137a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001386:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800138a:	d113      	bne.n	80013b4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001390:	4a11      	ldr	r2, [pc, #68]	; (80013d8 <HAL_ADC_Start+0x154>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d105      	bne.n	80013a2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001396:	4b11      	ldr	r3, [pc, #68]	; (80013dc <HAL_ADC_Start+0x158>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d108      	bne.n	80013b4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	e00c      	b.n	80013ce <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	e003      	b.n	80013ce <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40012800 	.word	0x40012800
 80013dc:	40012400 	.word	0x40012400

080013e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d101      	bne.n	80013fa <HAL_ADC_Stop+0x1a>
 80013f6:	2302      	movs	r3, #2
 80013f8:	e01a      	b.n	8001430 <HAL_ADC_Stop+0x50>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2201      	movs	r2, #1
 80013fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 fa7c 	bl	8001900 <ADC_ConversionStop_Disable>
 8001408:	4603      	mov	r3, r0
 800140a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800140c:	7bfb      	ldrb	r3, [r7, #15]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d109      	bne.n	8001426 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001416:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	f043 0201 	orr.w	r2, r3, #1
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b087      	sub	sp, #28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800144e:	f7ff fe25 	bl	800109c <HAL_GetTick>
 8001452:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145e:	2b00      	cmp	r3, #0
 8001460:	d00b      	beq.n	800147a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001466:	f043 0220 	orr.w	r2, r3, #32
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e0d3      	b.n	8001622 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001484:	2b00      	cmp	r3, #0
 8001486:	d131      	bne.n	80014ec <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001492:	2b00      	cmp	r3, #0
 8001494:	d12a      	bne.n	80014ec <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001496:	e021      	b.n	80014dc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800149e:	d01d      	beq.n	80014dc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d007      	beq.n	80014b6 <HAL_ADC_PollForConversion+0x7e>
 80014a6:	f7ff fdf9 	bl	800109c <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d212      	bcs.n	80014dc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d10b      	bne.n	80014dc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	f043 0204 	orr.w	r2, r3, #4
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e0a2      	b.n	8001622 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0d6      	beq.n	8001498 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80014ea:	e070      	b.n	80015ce <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80014ec:	4b4f      	ldr	r3, [pc, #316]	; (800162c <HAL_ADC_PollForConversion+0x1f4>)
 80014ee:	681c      	ldr	r4, [r3, #0]
 80014f0:	2002      	movs	r0, #2
 80014f2:	f001 fa57 	bl	80029a4 <HAL_RCCEx_GetPeriphCLKFreq>
 80014f6:	4603      	mov	r3, r0
 80014f8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	6919      	ldr	r1, [r3, #16]
 8001502:	4b4b      	ldr	r3, [pc, #300]	; (8001630 <HAL_ADC_PollForConversion+0x1f8>)
 8001504:	400b      	ands	r3, r1
 8001506:	2b00      	cmp	r3, #0
 8001508:	d118      	bne.n	800153c <HAL_ADC_PollForConversion+0x104>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68d9      	ldr	r1, [r3, #12]
 8001510:	4b48      	ldr	r3, [pc, #288]	; (8001634 <HAL_ADC_PollForConversion+0x1fc>)
 8001512:	400b      	ands	r3, r1
 8001514:	2b00      	cmp	r3, #0
 8001516:	d111      	bne.n	800153c <HAL_ADC_PollForConversion+0x104>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	6919      	ldr	r1, [r3, #16]
 800151e:	4b46      	ldr	r3, [pc, #280]	; (8001638 <HAL_ADC_PollForConversion+0x200>)
 8001520:	400b      	ands	r3, r1
 8001522:	2b00      	cmp	r3, #0
 8001524:	d108      	bne.n	8001538 <HAL_ADC_PollForConversion+0x100>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68d9      	ldr	r1, [r3, #12]
 800152c:	4b43      	ldr	r3, [pc, #268]	; (800163c <HAL_ADC_PollForConversion+0x204>)
 800152e:	400b      	ands	r3, r1
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_ADC_PollForConversion+0x100>
 8001534:	2314      	movs	r3, #20
 8001536:	e020      	b.n	800157a <HAL_ADC_PollForConversion+0x142>
 8001538:	2329      	movs	r3, #41	; 0x29
 800153a:	e01e      	b.n	800157a <HAL_ADC_PollForConversion+0x142>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6919      	ldr	r1, [r3, #16]
 8001542:	4b3d      	ldr	r3, [pc, #244]	; (8001638 <HAL_ADC_PollForConversion+0x200>)
 8001544:	400b      	ands	r3, r1
 8001546:	2b00      	cmp	r3, #0
 8001548:	d106      	bne.n	8001558 <HAL_ADC_PollForConversion+0x120>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	68d9      	ldr	r1, [r3, #12]
 8001550:	4b3a      	ldr	r3, [pc, #232]	; (800163c <HAL_ADC_PollForConversion+0x204>)
 8001552:	400b      	ands	r3, r1
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00d      	beq.n	8001574 <HAL_ADC_PollForConversion+0x13c>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6919      	ldr	r1, [r3, #16]
 800155e:	4b38      	ldr	r3, [pc, #224]	; (8001640 <HAL_ADC_PollForConversion+0x208>)
 8001560:	400b      	ands	r3, r1
 8001562:	2b00      	cmp	r3, #0
 8001564:	d108      	bne.n	8001578 <HAL_ADC_PollForConversion+0x140>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	68d9      	ldr	r1, [r3, #12]
 800156c:	4b34      	ldr	r3, [pc, #208]	; (8001640 <HAL_ADC_PollForConversion+0x208>)
 800156e:	400b      	ands	r3, r1
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <HAL_ADC_PollForConversion+0x140>
 8001574:	2354      	movs	r3, #84	; 0x54
 8001576:	e000      	b.n	800157a <HAL_ADC_PollForConversion+0x142>
 8001578:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800157a:	fb02 f303 	mul.w	r3, r2, r3
 800157e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001580:	e021      	b.n	80015c6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001588:	d01a      	beq.n	80015c0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d007      	beq.n	80015a0 <HAL_ADC_PollForConversion+0x168>
 8001590:	f7ff fd84 	bl	800109c <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	429a      	cmp	r2, r3
 800159e:	d20f      	bcs.n	80015c0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d90b      	bls.n	80015c0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ac:	f043 0204 	orr.w	r2, r3, #4
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80015bc:	2303      	movs	r3, #3
 80015be:	e030      	b.n	8001622 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3301      	adds	r3, #1
 80015c4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d8d9      	bhi.n	8001582 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f06f 0212 	mvn.w	r2, #18
 80015d6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80015ee:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80015f2:	d115      	bne.n	8001620 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d111      	bne.n	8001620 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001600:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d105      	bne.n	8001620 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001618:	f043 0201 	orr.w	r2, r3, #1
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	371c      	adds	r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	bd90      	pop	{r4, r7, pc}
 800162a:	bf00      	nop
 800162c:	20000000 	.word	0x20000000
 8001630:	24924924 	.word	0x24924924
 8001634:	00924924 	.word	0x00924924
 8001638:	12492492 	.word	0x12492492
 800163c:	00492492 	.word	0x00492492
 8001640:	00249249 	.word	0x00249249

08001644 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001666:	2300      	movs	r3, #0
 8001668:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800166a:	2300      	movs	r3, #0
 800166c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001674:	2b01      	cmp	r3, #1
 8001676:	d101      	bne.n	800167c <HAL_ADC_ConfigChannel+0x20>
 8001678:	2302      	movs	r3, #2
 800167a:	e0dc      	b.n	8001836 <HAL_ADC_ConfigChannel+0x1da>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	2b06      	cmp	r3, #6
 800168a:	d81c      	bhi.n	80016c6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	4613      	mov	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	3b05      	subs	r3, #5
 800169e:	221f      	movs	r2, #31
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	4019      	ands	r1, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685a      	ldr	r2, [r3, #4]
 80016b0:	4613      	mov	r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	4413      	add	r3, r2
 80016b6:	3b05      	subs	r3, #5
 80016b8:	fa00 f203 	lsl.w	r2, r0, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	430a      	orrs	r2, r1
 80016c2:	635a      	str	r2, [r3, #52]	; 0x34
 80016c4:	e03c      	b.n	8001740 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	d81c      	bhi.n	8001708 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	4613      	mov	r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4413      	add	r3, r2
 80016de:	3b23      	subs	r3, #35	; 0x23
 80016e0:	221f      	movs	r2, #31
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	4019      	ands	r1, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	6818      	ldr	r0, [r3, #0]
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	3b23      	subs	r3, #35	; 0x23
 80016fa:	fa00 f203 	lsl.w	r2, r0, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	631a      	str	r2, [r3, #48]	; 0x30
 8001706:	e01b      	b.n	8001740 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	4613      	mov	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	3b41      	subs	r3, #65	; 0x41
 800171a:	221f      	movs	r2, #31
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	4019      	ands	r1, r3
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	4613      	mov	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	3b41      	subs	r3, #65	; 0x41
 8001734:	fa00 f203 	lsl.w	r2, r0, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	430a      	orrs	r2, r1
 800173e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b09      	cmp	r3, #9
 8001746:	d91c      	bls.n	8001782 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68d9      	ldr	r1, [r3, #12]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	3b1e      	subs	r3, #30
 800175a:	2207      	movs	r2, #7
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	4019      	ands	r1, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	6898      	ldr	r0, [r3, #8]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4613      	mov	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4413      	add	r3, r2
 8001772:	3b1e      	subs	r3, #30
 8001774:	fa00 f203 	lsl.w	r2, r0, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	60da      	str	r2, [r3, #12]
 8001780:	e019      	b.n	80017b6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6919      	ldr	r1, [r3, #16]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	2207      	movs	r2, #7
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	4019      	ands	r1, r3
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6898      	ldr	r0, [r3, #8]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	fa00 f203 	lsl.w	r2, r0, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b10      	cmp	r3, #16
 80017bc:	d003      	beq.n	80017c6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017c2:	2b11      	cmp	r3, #17
 80017c4:	d132      	bne.n	800182c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a1d      	ldr	r2, [pc, #116]	; (8001840 <HAL_ADC_ConfigChannel+0x1e4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d125      	bne.n	800181c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d126      	bne.n	800182c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80017ec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b10      	cmp	r3, #16
 80017f4:	d11a      	bne.n	800182c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017f6:	4b13      	ldr	r3, [pc, #76]	; (8001844 <HAL_ADC_ConfigChannel+0x1e8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a13      	ldr	r2, [pc, #76]	; (8001848 <HAL_ADC_ConfigChannel+0x1ec>)
 80017fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001800:	0c9a      	lsrs	r2, r3, #18
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800180c:	e002      	b.n	8001814 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	3b01      	subs	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d1f9      	bne.n	800180e <HAL_ADC_ConfigChannel+0x1b2>
 800181a:	e007      	b.n	800182c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001820:	f043 0220 	orr.w	r2, r3, #32
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001834:	7bfb      	ldrb	r3, [r7, #15]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	40012400 	.word	0x40012400
 8001844:	20000000 	.word	0x20000000
 8001848:	431bde83 	.word	0x431bde83

0800184c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b01      	cmp	r3, #1
 8001868:	d040      	beq.n	80018ec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f042 0201 	orr.w	r2, r2, #1
 8001878:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800187a:	4b1f      	ldr	r3, [pc, #124]	; (80018f8 <ADC_Enable+0xac>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a1f      	ldr	r2, [pc, #124]	; (80018fc <ADC_Enable+0xb0>)
 8001880:	fba2 2303 	umull	r2, r3, r2, r3
 8001884:	0c9b      	lsrs	r3, r3, #18
 8001886:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001888:	e002      	b.n	8001890 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	3b01      	subs	r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f9      	bne.n	800188a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001896:	f7ff fc01 	bl	800109c <HAL_GetTick>
 800189a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800189c:	e01f      	b.n	80018de <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800189e:	f7ff fbfd 	bl	800109c <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d918      	bls.n	80018de <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d011      	beq.n	80018de <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018be:	f043 0210 	orr.w	r2, r3, #16
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ca:	f043 0201 	orr.w	r2, r3, #1
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e007      	b.n	80018ee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d1d8      	bne.n	800189e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000000 	.word	0x20000000
 80018fc:	431bde83 	.word	0x431bde83

08001900 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b01      	cmp	r3, #1
 8001918:	d12e      	bne.n	8001978 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0201 	bic.w	r2, r2, #1
 8001928:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800192a:	f7ff fbb7 	bl	800109c <HAL_GetTick>
 800192e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001930:	e01b      	b.n	800196a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001932:	f7ff fbb3 	bl	800109c <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d914      	bls.n	800196a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b01      	cmp	r3, #1
 800194c:	d10d      	bne.n	800196a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	f043 0210 	orr.w	r2, r3, #16
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195e:	f043 0201 	orr.w	r2, r3, #1
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e007      	b.n	800197a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b01      	cmp	r3, #1
 8001976:	d0dc      	beq.n	8001932 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800199a:	2b01      	cmp	r3, #1
 800199c:	d101      	bne.n	80019a2 <HAL_ADCEx_Calibration_Start+0x1e>
 800199e:	2302      	movs	r3, #2
 80019a0:	e095      	b.n	8001ace <HAL_ADCEx_Calibration_Start+0x14a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2201      	movs	r2, #1
 80019a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffa8 	bl	8001900 <ADC_ConversionStop_Disable>
 80019b0:	4603      	mov	r3, r0
 80019b2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80019b4:	7dfb      	ldrb	r3, [r7, #23]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f040 8084 	bne.w	8001ac4 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019c4:	f023 0302 	bic.w	r3, r3, #2
 80019c8:	f043 0202 	orr.w	r2, r3, #2
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80019d0:	4b41      	ldr	r3, [pc, #260]	; (8001ad8 <HAL_ADCEx_Calibration_Start+0x154>)
 80019d2:	681c      	ldr	r4, [r3, #0]
 80019d4:	2002      	movs	r0, #2
 80019d6:	f000 ffe5 	bl	80029a4 <HAL_RCCEx_GetPeriphCLKFreq>
 80019da:	4603      	mov	r3, r0
 80019dc:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80019e0:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80019e2:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80019e4:	e002      	b.n	80019ec <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f9      	bne.n	80019e6 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ff2a 	bl	800184c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f042 0208 	orr.w	r2, r2, #8
 8001a06:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001a08:	f7ff fb48 	bl	800109c <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a0e:	e01b      	b.n	8001a48 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a10:	f7ff fb44 	bl	800109c <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b0a      	cmp	r3, #10
 8001a1c:	d914      	bls.n	8001a48 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 0308 	and.w	r3, r3, #8
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00d      	beq.n	8001a48 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	f023 0312 	bic.w	r3, r3, #18
 8001a34:	f043 0210 	orr.w	r2, r3, #16
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e042      	b.n	8001ace <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1dc      	bne.n	8001a10 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f042 0204 	orr.w	r2, r2, #4
 8001a64:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001a66:	f7ff fb19 	bl	800109c <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a6c:	e01b      	b.n	8001aa6 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a6e:	f7ff fb15 	bl	800109c <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b0a      	cmp	r3, #10
 8001a7a:	d914      	bls.n	8001aa6 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00d      	beq.n	8001aa6 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	f023 0312 	bic.w	r3, r3, #18
 8001a92:	f043 0210 	orr.w	r2, r3, #16
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e013      	b.n	8001ace <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1dc      	bne.n	8001a6e <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab8:	f023 0303 	bic.w	r3, r3, #3
 8001abc:	f043 0201 	orr.w	r2, r3, #1
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	371c      	adds	r7, #28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd90      	pop	{r4, r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000000 	.word	0x20000000

08001adc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aec:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <__NVIC_SetPriorityGrouping+0x44>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001af8:	4013      	ands	r3, r2
 8001afa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b0e:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <__NVIC_SetPriorityGrouping+0x44>)
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	60d3      	str	r3, [r2, #12]
}
 8001b14:	bf00      	nop
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b28:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <__NVIC_GetPriorityGrouping+0x18>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	0a1b      	lsrs	r3, r3, #8
 8001b2e:	f003 0307 	and.w	r3, r3, #7
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	6039      	str	r1, [r7, #0]
 8001b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	db0a      	blt.n	8001b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	490c      	ldr	r1, [pc, #48]	; (8001b8c <__NVIC_SetPriority+0x4c>)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	0112      	lsls	r2, r2, #4
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	440b      	add	r3, r1
 8001b64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b68:	e00a      	b.n	8001b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	4908      	ldr	r1, [pc, #32]	; (8001b90 <__NVIC_SetPriority+0x50>)
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	3b04      	subs	r3, #4
 8001b78:	0112      	lsls	r2, r2, #4
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	761a      	strb	r2, [r3, #24]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000e100 	.word	0xe000e100
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	; 0x24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f1c3 0307 	rsb	r3, r3, #7
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	bf28      	it	cs
 8001bb2:	2304      	movcs	r3, #4
 8001bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	2b06      	cmp	r3, #6
 8001bbc:	d902      	bls.n	8001bc4 <NVIC_EncodePriority+0x30>
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3b03      	subs	r3, #3
 8001bc2:	e000      	b.n	8001bc6 <NVIC_EncodePriority+0x32>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43da      	mvns	r2, r3
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	fa01 f303 	lsl.w	r3, r1, r3
 8001be6:	43d9      	mvns	r1, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	4313      	orrs	r3, r2
         );
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3724      	adds	r7, #36	; 0x24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c08:	d301      	bcc.n	8001c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00f      	b.n	8001c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <SysTick_Config+0x40>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c16:	210f      	movs	r1, #15
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f7ff ff90 	bl	8001b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <SysTick_Config+0x40>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c26:	4b04      	ldr	r3, [pc, #16]	; (8001c38 <SysTick_Config+0x40>)
 8001c28:	2207      	movs	r2, #7
 8001c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	e000e010 	.word	0xe000e010

08001c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff49 	bl	8001adc <__NVIC_SetPriorityGrouping>
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c64:	f7ff ff5e 	bl	8001b24 <__NVIC_GetPriorityGrouping>
 8001c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	6978      	ldr	r0, [r7, #20]
 8001c70:	f7ff ff90 	bl	8001b94 <NVIC_EncodePriority>
 8001c74:	4602      	mov	r2, r0
 8001c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ff5f 	bl	8001b40 <__NVIC_SetPriority>
}
 8001c82:	bf00      	nop
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff ffb0 	bl	8001bf8 <SysTick_Config>
 8001c98:	4603      	mov	r3, r0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b08b      	sub	sp, #44	; 0x2c
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cb6:	e179      	b.n	8001fac <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	f040 8168 	bne.w	8001fa6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4a96      	ldr	r2, [pc, #600]	; (8001f34 <HAL_GPIO_Init+0x290>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d05e      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
 8001ce0:	4a94      	ldr	r2, [pc, #592]	; (8001f34 <HAL_GPIO_Init+0x290>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d875      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001ce6:	4a94      	ldr	r2, [pc, #592]	; (8001f38 <HAL_GPIO_Init+0x294>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d058      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
 8001cec:	4a92      	ldr	r2, [pc, #584]	; (8001f38 <HAL_GPIO_Init+0x294>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d86f      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001cf2:	4a92      	ldr	r2, [pc, #584]	; (8001f3c <HAL_GPIO_Init+0x298>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d052      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
 8001cf8:	4a90      	ldr	r2, [pc, #576]	; (8001f3c <HAL_GPIO_Init+0x298>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d869      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001cfe:	4a90      	ldr	r2, [pc, #576]	; (8001f40 <HAL_GPIO_Init+0x29c>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d04c      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
 8001d04:	4a8e      	ldr	r2, [pc, #568]	; (8001f40 <HAL_GPIO_Init+0x29c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d863      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001d0a:	4a8e      	ldr	r2, [pc, #568]	; (8001f44 <HAL_GPIO_Init+0x2a0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d046      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
 8001d10:	4a8c      	ldr	r2, [pc, #560]	; (8001f44 <HAL_GPIO_Init+0x2a0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d85d      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001d16:	2b12      	cmp	r3, #18
 8001d18:	d82a      	bhi.n	8001d70 <HAL_GPIO_Init+0xcc>
 8001d1a:	2b12      	cmp	r3, #18
 8001d1c:	d859      	bhi.n	8001dd2 <HAL_GPIO_Init+0x12e>
 8001d1e:	a201      	add	r2, pc, #4	; (adr r2, 8001d24 <HAL_GPIO_Init+0x80>)
 8001d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d24:	08001d9f 	.word	0x08001d9f
 8001d28:	08001d79 	.word	0x08001d79
 8001d2c:	08001d8b 	.word	0x08001d8b
 8001d30:	08001dcd 	.word	0x08001dcd
 8001d34:	08001dd3 	.word	0x08001dd3
 8001d38:	08001dd3 	.word	0x08001dd3
 8001d3c:	08001dd3 	.word	0x08001dd3
 8001d40:	08001dd3 	.word	0x08001dd3
 8001d44:	08001dd3 	.word	0x08001dd3
 8001d48:	08001dd3 	.word	0x08001dd3
 8001d4c:	08001dd3 	.word	0x08001dd3
 8001d50:	08001dd3 	.word	0x08001dd3
 8001d54:	08001dd3 	.word	0x08001dd3
 8001d58:	08001dd3 	.word	0x08001dd3
 8001d5c:	08001dd3 	.word	0x08001dd3
 8001d60:	08001dd3 	.word	0x08001dd3
 8001d64:	08001dd3 	.word	0x08001dd3
 8001d68:	08001d81 	.word	0x08001d81
 8001d6c:	08001d95 	.word	0x08001d95
 8001d70:	4a75      	ldr	r2, [pc, #468]	; (8001f48 <HAL_GPIO_Init+0x2a4>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d013      	beq.n	8001d9e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d76:	e02c      	b.n	8001dd2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	623b      	str	r3, [r7, #32]
          break;
 8001d7e:	e029      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	3304      	adds	r3, #4
 8001d86:	623b      	str	r3, [r7, #32]
          break;
 8001d88:	e024      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	3308      	adds	r3, #8
 8001d90:	623b      	str	r3, [r7, #32]
          break;
 8001d92:	e01f      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	330c      	adds	r3, #12
 8001d9a:	623b      	str	r3, [r7, #32]
          break;
 8001d9c:	e01a      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d102      	bne.n	8001dac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001da6:	2304      	movs	r3, #4
 8001da8:	623b      	str	r3, [r7, #32]
          break;
 8001daa:	e013      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d105      	bne.n	8001dc0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001db4:	2308      	movs	r3, #8
 8001db6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69fa      	ldr	r2, [r7, #28]
 8001dbc:	611a      	str	r2, [r3, #16]
          break;
 8001dbe:	e009      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	69fa      	ldr	r2, [r7, #28]
 8001dc8:	615a      	str	r2, [r3, #20]
          break;
 8001dca:	e003      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	623b      	str	r3, [r7, #32]
          break;
 8001dd0:	e000      	b.n	8001dd4 <HAL_GPIO_Init+0x130>
          break;
 8001dd2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	2bff      	cmp	r3, #255	; 0xff
 8001dd8:	d801      	bhi.n	8001dde <HAL_GPIO_Init+0x13a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	e001      	b.n	8001de2 <HAL_GPIO_Init+0x13e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	3304      	adds	r3, #4
 8001de2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	2bff      	cmp	r3, #255	; 0xff
 8001de8:	d802      	bhi.n	8001df0 <HAL_GPIO_Init+0x14c>
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	e002      	b.n	8001df6 <HAL_GPIO_Init+0x152>
 8001df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df2:	3b08      	subs	r3, #8
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	210f      	movs	r1, #15
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	fa01 f303 	lsl.w	r3, r1, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	401a      	ands	r2, r3
 8001e08:	6a39      	ldr	r1, [r7, #32]
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e10:	431a      	orrs	r2, r3
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80c1 	beq.w	8001fa6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e24:	4b49      	ldr	r3, [pc, #292]	; (8001f4c <HAL_GPIO_Init+0x2a8>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	4a48      	ldr	r2, [pc, #288]	; (8001f4c <HAL_GPIO_Init+0x2a8>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6193      	str	r3, [r2, #24]
 8001e30:	4b46      	ldr	r3, [pc, #280]	; (8001f4c <HAL_GPIO_Init+0x2a8>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e3c:	4a44      	ldr	r2, [pc, #272]	; (8001f50 <HAL_GPIO_Init+0x2ac>)
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e40:	089b      	lsrs	r3, r3, #2
 8001e42:	3302      	adds	r3, #2
 8001e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	220f      	movs	r2, #15
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a3c      	ldr	r2, [pc, #240]	; (8001f54 <HAL_GPIO_Init+0x2b0>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d01f      	beq.n	8001ea8 <HAL_GPIO_Init+0x204>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a3b      	ldr	r2, [pc, #236]	; (8001f58 <HAL_GPIO_Init+0x2b4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d019      	beq.n	8001ea4 <HAL_GPIO_Init+0x200>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a3a      	ldr	r2, [pc, #232]	; (8001f5c <HAL_GPIO_Init+0x2b8>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d013      	beq.n	8001ea0 <HAL_GPIO_Init+0x1fc>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a39      	ldr	r2, [pc, #228]	; (8001f60 <HAL_GPIO_Init+0x2bc>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d00d      	beq.n	8001e9c <HAL_GPIO_Init+0x1f8>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a38      	ldr	r2, [pc, #224]	; (8001f64 <HAL_GPIO_Init+0x2c0>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d007      	beq.n	8001e98 <HAL_GPIO_Init+0x1f4>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a37      	ldr	r2, [pc, #220]	; (8001f68 <HAL_GPIO_Init+0x2c4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d101      	bne.n	8001e94 <HAL_GPIO_Init+0x1f0>
 8001e90:	2305      	movs	r3, #5
 8001e92:	e00a      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001e94:	2306      	movs	r3, #6
 8001e96:	e008      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	e006      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e004      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e002      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_GPIO_Init+0x206>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eac:	f002 0203 	and.w	r2, r2, #3
 8001eb0:	0092      	lsls	r2, r2, #2
 8001eb2:	4093      	lsls	r3, r2
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eba:	4925      	ldr	r1, [pc, #148]	; (8001f50 <HAL_GPIO_Init+0x2ac>)
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	089b      	lsrs	r3, r3, #2
 8001ec0:	3302      	adds	r3, #2
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d006      	beq.n	8001ee2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ed4:	4b25      	ldr	r3, [pc, #148]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4924      	ldr	r1, [pc, #144]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	600b      	str	r3, [r1, #0]
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	4920      	ldr	r1, [pc, #128]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001efc:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	491a      	ldr	r1, [pc, #104]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
 8001f08:	e006      	b.n	8001f18 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f0a:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4916      	ldr	r1, [pc, #88]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d025      	beq.n	8001f70 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	4910      	ldr	r1, [pc, #64]	; (8001f6c <HAL_GPIO_Init+0x2c8>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	608b      	str	r3, [r1, #8]
 8001f30:	e025      	b.n	8001f7e <HAL_GPIO_Init+0x2da>
 8001f32:	bf00      	nop
 8001f34:	10320000 	.word	0x10320000
 8001f38:	10310000 	.word	0x10310000
 8001f3c:	10220000 	.word	0x10220000
 8001f40:	10210000 	.word	0x10210000
 8001f44:	10120000 	.word	0x10120000
 8001f48:	10110000 	.word	0x10110000
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40010000 	.word	0x40010000
 8001f54:	40010800 	.word	0x40010800
 8001f58:	40010c00 	.word	0x40010c00
 8001f5c:	40011000 	.word	0x40011000
 8001f60:	40011400 	.word	0x40011400
 8001f64:	40011800 	.word	0x40011800
 8001f68:	40011c00 	.word	0x40011c00
 8001f6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f70:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	43db      	mvns	r3, r3
 8001f78:	4913      	ldr	r1, [pc, #76]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d006      	beq.n	8001f98 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	490e      	ldr	r1, [pc, #56]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	60cb      	str	r3, [r1, #12]
 8001f96:	e006      	b.n	8001fa6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	4909      	ldr	r1, [pc, #36]	; (8001fc8 <HAL_GPIO_Init+0x324>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	3301      	adds	r3, #1
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f47f ae7e 	bne.w	8001cb8 <HAL_GPIO_Init+0x14>
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	372c      	adds	r7, #44	; 0x2c
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	40010400 	.word	0x40010400

08001fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	887b      	ldrh	r3, [r7, #2]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	e001      	b.n	8001fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr

08001ffa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	807b      	strh	r3, [r7, #2]
 8002006:	4613      	mov	r3, r2
 8002008:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800200a:	787b      	ldrb	r3, [r7, #1]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002016:	e003      	b.n	8002020 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	041a      	lsls	r2, r3, #16
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	611a      	str	r2, [r3, #16]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
	...

0800202c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e272      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 8087 	beq.w	800215a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800204c:	4b92      	ldr	r3, [pc, #584]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b04      	cmp	r3, #4
 8002056:	d00c      	beq.n	8002072 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002058:	4b8f      	ldr	r3, [pc, #572]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 030c 	and.w	r3, r3, #12
 8002060:	2b08      	cmp	r3, #8
 8002062:	d112      	bne.n	800208a <HAL_RCC_OscConfig+0x5e>
 8002064:	4b8c      	ldr	r3, [pc, #560]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002070:	d10b      	bne.n	800208a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002072:	4b89      	ldr	r3, [pc, #548]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d06c      	beq.n	8002158 <HAL_RCC_OscConfig+0x12c>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d168      	bne.n	8002158 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e24c      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_OscConfig+0x76>
 8002094:	4b80      	ldr	r3, [pc, #512]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a7f      	ldr	r2, [pc, #508]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800209a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	e02e      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x98>
 80020aa:	4b7b      	ldr	r3, [pc, #492]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a7a      	ldr	r2, [pc, #488]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	4b78      	ldr	r3, [pc, #480]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a77      	ldr	r2, [pc, #476]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e01d      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0xbc>
 80020ce:	4b72      	ldr	r3, [pc, #456]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a71      	ldr	r2, [pc, #452]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b6f      	ldr	r3, [pc, #444]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a6e      	ldr	r2, [pc, #440]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020e8:	4b6b      	ldr	r3, [pc, #428]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a6a      	ldr	r2, [pc, #424]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a67      	ldr	r2, [pc, #412]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d013      	beq.n	8002130 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7fe ffc8 	bl	800109c <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7fe ffc4 	bl	800109c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e200      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b5d      	ldr	r3, [pc, #372]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xe4>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7fe ffb4 	bl	800109c <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7fe ffb0 	bl	800109c <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1ec      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214a:	4b53      	ldr	r3, [pc, #332]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x10c>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d063      	beq.n	800222e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002166:	4b4c      	ldr	r3, [pc, #304]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002172:	4b49      	ldr	r3, [pc, #292]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b08      	cmp	r3, #8
 800217c:	d11c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x18c>
 800217e:	4b46      	ldr	r3, [pc, #280]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d116      	bne.n	80021b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218a:	4b43      	ldr	r3, [pc, #268]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <HAL_RCC_OscConfig+0x176>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d001      	beq.n	80021a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e1c0      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a2:	4b3d      	ldr	r3, [pc, #244]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4939      	ldr	r1, [pc, #228]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	e03a      	b.n	800222e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c0:	4b36      	ldr	r3, [pc, #216]	; (800229c <HAL_RCC_OscConfig+0x270>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7fe ff69 	bl	800109c <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ce:	f7fe ff65 	bl	800109c <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e1a1      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	4b2d      	ldr	r3, [pc, #180]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b2a      	ldr	r3, [pc, #168]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4927      	ldr	r1, [pc, #156]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e015      	b.n	800222e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002202:	4b26      	ldr	r3, [pc, #152]	; (800229c <HAL_RCC_OscConfig+0x270>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002208:	f7fe ff48 	bl	800109c <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002210:	f7fe ff44 	bl	800109c <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e180      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002222:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d03a      	beq.n	80022b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d019      	beq.n	8002276 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <HAL_RCC_OscConfig+0x274>)
 8002244:	2201      	movs	r2, #1
 8002246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002248:	f7fe ff28 	bl	800109c <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002250:	f7fe ff24 	bl	800109c <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e160      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002262:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800226e:	2001      	movs	r0, #1
 8002270:	f000 fac4 	bl	80027fc <RCC_Delay>
 8002274:	e01c      	b.n	80022b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_RCC_OscConfig+0x274>)
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227c:	f7fe ff0e 	bl	800109c <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002282:	e00f      	b.n	80022a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002284:	f7fe ff0a 	bl	800109c <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d908      	bls.n	80022a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e146      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	42420000 	.word	0x42420000
 80022a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a4:	4b92      	ldr	r3, [pc, #584]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1e9      	bne.n	8002284 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80a6 	beq.w	800240a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022be:	2300      	movs	r3, #0
 80022c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c2:	4b8b      	ldr	r3, [pc, #556]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10d      	bne.n	80022ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	4b88      	ldr	r3, [pc, #544]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	4a87      	ldr	r2, [pc, #540]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d8:	61d3      	str	r3, [r2, #28]
 80022da:	4b85      	ldr	r3, [pc, #532]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e6:	2301      	movs	r3, #1
 80022e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ea:	4b82      	ldr	r3, [pc, #520]	; (80024f4 <HAL_RCC_OscConfig+0x4c8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d118      	bne.n	8002328 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022f6:	4b7f      	ldr	r3, [pc, #508]	; (80024f4 <HAL_RCC_OscConfig+0x4c8>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a7e      	ldr	r2, [pc, #504]	; (80024f4 <HAL_RCC_OscConfig+0x4c8>)
 80022fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002302:	f7fe fecb 	bl	800109c <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230a:	f7fe fec7 	bl	800109c <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b64      	cmp	r3, #100	; 0x64
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e103      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800231c:	4b75      	ldr	r3, [pc, #468]	; (80024f4 <HAL_RCC_OscConfig+0x4c8>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d106      	bne.n	800233e <HAL_RCC_OscConfig+0x312>
 8002330:	4b6f      	ldr	r3, [pc, #444]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	4a6e      	ldr	r2, [pc, #440]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	e02d      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10c      	bne.n	8002360 <HAL_RCC_OscConfig+0x334>
 8002346:	4b6a      	ldr	r3, [pc, #424]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4a69      	ldr	r2, [pc, #420]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	6213      	str	r3, [r2, #32]
 8002352:	4b67      	ldr	r3, [pc, #412]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a66      	ldr	r2, [pc, #408]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	f023 0304 	bic.w	r3, r3, #4
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	e01c      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	2b05      	cmp	r3, #5
 8002366:	d10c      	bne.n	8002382 <HAL_RCC_OscConfig+0x356>
 8002368:	4b61      	ldr	r3, [pc, #388]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a60      	ldr	r2, [pc, #384]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	f043 0304 	orr.w	r3, r3, #4
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	4b5e      	ldr	r3, [pc, #376]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4a5d      	ldr	r2, [pc, #372]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	6213      	str	r3, [r2, #32]
 8002380:	e00b      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 8002382:	4b5b      	ldr	r3, [pc, #364]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	4a5a      	ldr	r2, [pc, #360]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	6213      	str	r3, [r2, #32]
 800238e:	4b58      	ldr	r3, [pc, #352]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	4a57      	ldr	r2, [pc, #348]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	f023 0304 	bic.w	r3, r3, #4
 8002398:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d015      	beq.n	80023ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a2:	f7fe fe7b 	bl	800109c <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7fe fe77 	bl	800109c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e0b1      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c0:	4b4b      	ldr	r3, [pc, #300]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0ee      	beq.n	80023aa <HAL_RCC_OscConfig+0x37e>
 80023cc:	e014      	b.n	80023f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ce:	f7fe fe65 	bl	800109c <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d4:	e00a      	b.n	80023ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fe61 	bl	800109c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e09b      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ec:	4b40      	ldr	r3, [pc, #256]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1ee      	bne.n	80023d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d105      	bne.n	800240a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fe:	4b3c      	ldr	r3, [pc, #240]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4a3b      	ldr	r2, [pc, #236]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002408:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8087 	beq.w	8002522 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002414:	4b36      	ldr	r3, [pc, #216]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b08      	cmp	r3, #8
 800241e:	d061      	beq.n	80024e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d146      	bne.n	80024b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002428:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <HAL_RCC_OscConfig+0x4cc>)
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242e:	f7fe fe35 	bl	800109c <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002436:	f7fe fe31 	bl	800109c <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e06d      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002448:	4b29      	ldr	r3, [pc, #164]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f0      	bne.n	8002436 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800245c:	d108      	bne.n	8002470 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800245e:	4b24      	ldr	r3, [pc, #144]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	4921      	ldr	r1, [pc, #132]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	4313      	orrs	r3, r2
 800246e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002470:	4b1f      	ldr	r3, [pc, #124]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a19      	ldr	r1, [r3, #32]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	430b      	orrs	r3, r1
 8002482:	491b      	ldr	r1, [pc, #108]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002488:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <HAL_RCC_OscConfig+0x4cc>)
 800248a:	2201      	movs	r2, #1
 800248c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248e:	f7fe fe05 	bl	800109c <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002496:	f7fe fe01 	bl	800109c <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e03d      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x46a>
 80024b4:	e035      	b.n	8002522 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <HAL_RCC_OscConfig+0x4cc>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7fe fdee 	bl	800109c <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7fe fdea 	bl	800109c <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e026      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d6:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <HAL_RCC_OscConfig+0x4c4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f0      	bne.n	80024c4 <HAL_RCC_OscConfig+0x498>
 80024e2:	e01e      	b.n	8002522 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d107      	bne.n	80024fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e019      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
 80024f0:	40021000 	.word	0x40021000
 80024f4:	40007000 	.word	0x40007000
 80024f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <HAL_RCC_OscConfig+0x500>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	429a      	cmp	r2, r3
 800250e:	d106      	bne.n	800251e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251a:	429a      	cmp	r2, r3
 800251c:	d001      	beq.n	8002522 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e000      	b.n	8002524 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40021000 	.word	0x40021000

08002530 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0d0      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002544:	4b6a      	ldr	r3, [pc, #424]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d910      	bls.n	8002574 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b67      	ldr	r3, [pc, #412]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 0207 	bic.w	r2, r3, #7
 800255a:	4965      	ldr	r1, [pc, #404]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	4313      	orrs	r3, r2
 8002560:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002562:	4b63      	ldr	r3, [pc, #396]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	d001      	beq.n	8002574 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0b8      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d020      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800258c:	4b59      	ldr	r3, [pc, #356]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	4a58      	ldr	r2, [pc, #352]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002596:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a4:	4b53      	ldr	r3, [pc, #332]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	4a52      	ldr	r2, [pc, #328]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4b50      	ldr	r3, [pc, #320]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	494d      	ldr	r1, [pc, #308]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d040      	beq.n	8002650 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d6:	4b47      	ldr	r3, [pc, #284]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d115      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e07f      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ee:	4b41      	ldr	r3, [pc, #260]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e073      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fe:	4b3d      	ldr	r3, [pc, #244]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e06b      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800260e:	4b39      	ldr	r3, [pc, #228]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f023 0203 	bic.w	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4936      	ldr	r1, [pc, #216]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 800261c:	4313      	orrs	r3, r2
 800261e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002620:	f7fe fd3c 	bl	800109c <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	e00a      	b.n	800263e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7fe fd38 	bl	800109c <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	; 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e053      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f003 020c 	and.w	r2, r3, #12
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d1eb      	bne.n	8002628 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d210      	bcs.n	8002680 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b24      	ldr	r3, [pc, #144]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 0207 	bic.w	r2, r3, #7
 8002666:	4922      	ldr	r1, [pc, #136]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	4b20      	ldr	r3, [pc, #128]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e032      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d008      	beq.n	800269e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	4916      	ldr	r1, [pc, #88]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 800269a:	4313      	orrs	r3, r2
 800269c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d009      	beq.n	80026be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026aa:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	490e      	ldr	r1, [pc, #56]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026be:	f000 f821 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 80026c2:	4602      	mov	r2, r0
 80026c4:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	490a      	ldr	r1, [pc, #40]	; (80026f8 <HAL_RCC_ClockConfig+0x1c8>)
 80026d0:	5ccb      	ldrb	r3, [r1, r3]
 80026d2:	fa22 f303 	lsr.w	r3, r2, r3
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <HAL_RCC_ClockConfig+0x1cc>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026da:	4b09      	ldr	r3, [pc, #36]	; (8002700 <HAL_RCC_ClockConfig+0x1d0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fc9a 	bl	8001018 <HAL_InitTick>

  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40022000 	.word	0x40022000
 80026f4:	40021000 	.word	0x40021000
 80026f8:	08003d44 	.word	0x08003d44
 80026fc:	20000000 	.word	0x20000000
 8002700:	20000004 	.word	0x20000004

08002704 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002704:	b490      	push	{r4, r7}
 8002706:	b08a      	sub	sp, #40	; 0x28
 8002708:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800270a:	4b29      	ldr	r3, [pc, #164]	; (80027b0 <HAL_RCC_GetSysClockFreq+0xac>)
 800270c:	1d3c      	adds	r4, r7, #4
 800270e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002710:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002714:	f240 2301 	movw	r3, #513	; 0x201
 8002718:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	2300      	movs	r3, #0
 8002720:	61bb      	str	r3, [r7, #24]
 8002722:	2300      	movs	r3, #0
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800272e:	4b21      	ldr	r3, [pc, #132]	; (80027b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f003 030c 	and.w	r3, r3, #12
 800273a:	2b04      	cmp	r3, #4
 800273c:	d002      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x40>
 800273e:	2b08      	cmp	r3, #8
 8002740:	d003      	beq.n	800274a <HAL_RCC_GetSysClockFreq+0x46>
 8002742:	e02b      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002744:	4b1c      	ldr	r3, [pc, #112]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002746:	623b      	str	r3, [r7, #32]
      break;
 8002748:	e02b      	b.n	80027a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	0c9b      	lsrs	r3, r3, #18
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	3328      	adds	r3, #40	; 0x28
 8002754:	443b      	add	r3, r7
 8002756:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800275a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d012      	beq.n	800278c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002766:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	0c5b      	lsrs	r3, r3, #17
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	3328      	adds	r3, #40	; 0x28
 8002772:	443b      	add	r3, r7
 8002774:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002778:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	4a0e      	ldr	r2, [pc, #56]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800277e:	fb03 f202 	mul.w	r2, r3, r2
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	fbb2 f3f3 	udiv	r3, r2, r3
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	e004      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	4a0b      	ldr	r2, [pc, #44]	; (80027bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002790:	fb02 f303 	mul.w	r3, r2, r3
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	623b      	str	r3, [r7, #32]
      break;
 800279a:	e002      	b.n	80027a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800279e:	623b      	str	r3, [r7, #32]
      break;
 80027a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027a2:	6a3b      	ldr	r3, [r7, #32]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc90      	pop	{r4, r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	08003734 	.word	0x08003734
 80027b4:	40021000 	.word	0x40021000
 80027b8:	007a1200 	.word	0x007a1200
 80027bc:	003d0900 	.word	0x003d0900

080027c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c4:	4b02      	ldr	r3, [pc, #8]	; (80027d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80027c6:	681b      	ldr	r3, [r3, #0]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	20000000 	.word	0x20000000

080027d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027d8:	f7ff fff2 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 80027dc:	4602      	mov	r2, r0
 80027de:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	0adb      	lsrs	r3, r3, #11
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	4903      	ldr	r1, [pc, #12]	; (80027f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027ea:	5ccb      	ldrb	r3, [r1, r3]
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40021000 	.word	0x40021000
 80027f8:	08003d54 	.word	0x08003d54

080027fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002804:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <RCC_Delay+0x34>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <RCC_Delay+0x38>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	0a5b      	lsrs	r3, r3, #9
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	fb02 f303 	mul.w	r3, r2, r3
 8002816:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002818:	bf00      	nop
  }
  while (Delay --);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	1e5a      	subs	r2, r3, #1
 800281e:	60fa      	str	r2, [r7, #12]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1f9      	bne.n	8002818 <RCC_Delay+0x1c>
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr
 8002830:	20000000 	.word	0x20000000
 8002834:	10624dd3 	.word	0x10624dd3

08002838 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d07d      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002854:	2300      	movs	r3, #0
 8002856:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002858:	4b4f      	ldr	r3, [pc, #316]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10d      	bne.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002864:	4b4c      	ldr	r3, [pc, #304]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	4a4b      	ldr	r2, [pc, #300]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800286a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800286e:	61d3      	str	r3, [r2, #28]
 8002870:	4b49      	ldr	r3, [pc, #292]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002872:	69db      	ldr	r3, [r3, #28]
 8002874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800287c:	2301      	movs	r3, #1
 800287e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002880:	4b46      	ldr	r3, [pc, #280]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d118      	bne.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800288c:	4b43      	ldr	r3, [pc, #268]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a42      	ldr	r2, [pc, #264]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002896:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002898:	f7fe fc00 	bl	800109c <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289e:	e008      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a0:	f7fe fbfc 	bl	800109c <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	; 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e06d      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b2:	4b3a      	ldr	r3, [pc, #232]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028be:	4b36      	ldr	r3, [pc, #216]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d02e      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d027      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028dc:	4b2e      	ldr	r3, [pc, #184]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028e6:	4b2e      	ldr	r3, [pc, #184]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028ec:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028f2:	4a29      	ldr	r2, [pc, #164]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d014      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002902:	f7fe fbcb 	bl	800109c <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002908:	e00a      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f7fe fbc7 	bl	800109c <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	f241 3288 	movw	r2, #5000	; 0x1388
 8002918:	4293      	cmp	r3, r2
 800291a:	d901      	bls.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e036      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002920:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0ee      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800292c:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	4917      	ldr	r1, [pc, #92]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800293a:	4313      	orrs	r3, r2
 800293c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800293e:	7dfb      	ldrb	r3, [r7, #23]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d105      	bne.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002944:	4b14      	ldr	r3, [pc, #80]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	4a13      	ldr	r2, [pc, #76]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800294a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800294e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800295c:	4b0e      	ldr	r3, [pc, #56]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	490b      	ldr	r1, [pc, #44]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296a:	4313      	orrs	r3, r2
 800296c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	2b00      	cmp	r3, #0
 8002978:	d008      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800297a:	4b07      	ldr	r3, [pc, #28]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	4904      	ldr	r1, [pc, #16]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	40007000 	.word	0x40007000
 80029a0:	42420440 	.word	0x42420440

080029a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b08d      	sub	sp, #52	; 0x34
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80029ac:	4b6a      	ldr	r3, [pc, #424]	; (8002b58 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 80029ae:	f107 040c 	add.w	r4, r7, #12
 80029b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80029b8:	f240 2301 	movw	r3, #513	; 0x201
 80029bc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	627b      	str	r3, [r7, #36]	; 0x24
 80029c2:	2300      	movs	r3, #0
 80029c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029c6:	2300      	movs	r3, #0
 80029c8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	2300      	movs	r3, #0
 80029d0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3b01      	subs	r3, #1
 80029d6:	2b0f      	cmp	r3, #15
 80029d8:	f200 80b4 	bhi.w	8002b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 80029dc:	a201      	add	r2, pc, #4	; (adr r2, 80029e4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80029de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e2:	bf00      	nop
 80029e4:	08002ac3 	.word	0x08002ac3
 80029e8:	08002b29 	.word	0x08002b29
 80029ec:	08002b45 	.word	0x08002b45
 80029f0:	08002ab3 	.word	0x08002ab3
 80029f4:	08002b45 	.word	0x08002b45
 80029f8:	08002b45 	.word	0x08002b45
 80029fc:	08002b45 	.word	0x08002b45
 8002a00:	08002abb 	.word	0x08002abb
 8002a04:	08002b45 	.word	0x08002b45
 8002a08:	08002b45 	.word	0x08002b45
 8002a0c:	08002b45 	.word	0x08002b45
 8002a10:	08002b45 	.word	0x08002b45
 8002a14:	08002b45 	.word	0x08002b45
 8002a18:	08002b45 	.word	0x08002b45
 8002a1c:	08002b45 	.word	0x08002b45
 8002a20:	08002a25 	.word	0x08002a25
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002a24:	4b4d      	ldr	r3, [pc, #308]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002a2a:	4b4c      	ldr	r3, [pc, #304]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 8088 	beq.w	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	0c9b      	lsrs	r3, r3, #18
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	3330      	adds	r3, #48	; 0x30
 8002a42:	443b      	add	r3, r7
 8002a44:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002a48:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d017      	beq.n	8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a54:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	0c5b      	lsrs	r3, r3, #17
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	3330      	adds	r3, #48	; 0x30
 8002a60:	443b      	add	r3, r7
 8002a62:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002a66:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00d      	beq.n	8002a8e <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002a72:	4a3b      	ldr	r2, [pc, #236]	; (8002b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	fb02 f303 	mul.w	r3, r2, r3
 8002a80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a82:	e004      	b.n	8002a8e <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	4a37      	ldr	r2, [pc, #220]	; (8002b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8002a88:	fb02 f303 	mul.w	r3, r2, r3
 8002a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002a8e:	4b33      	ldr	r3, [pc, #204]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a9a:	d102      	bne.n	8002aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8002a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8002aa0:	e052      	b.n	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          frequency = (pllclk * 2) / 3;
 8002aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	4a30      	ldr	r2, [pc, #192]	; (8002b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	085b      	lsrs	r3, r3, #1
 8002aae:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002ab0:	e04a      	b.n	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002ab2:	f7ff fe27 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 8002ab6:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002ab8:	e049      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002aba:	f7ff fe23 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 8002abe:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002ac0:	e045      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002ac2:	4b26      	ldr	r3, [pc, #152]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad2:	d108      	bne.n	8002ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8002ade:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ae2:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ae4:	e01f      	b.n	8002b26 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002af0:	d109      	bne.n	8002b06 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8002af2:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8002afe:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002b02:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b04:	e00f      	b.n	8002b26 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b10:	d11c      	bne.n	8002b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8002b12:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d016      	beq.n	8002b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        frequency = HSE_VALUE / 128U;
 8002b1e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8002b24:	e012      	b.n	8002b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8002b26:	e011      	b.n	8002b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002b28:	f7ff fe54 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	0b9b      	lsrs	r3, r3, #14
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	3301      	adds	r3, #1
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b40:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002b42:	e004      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    default:
    {
      break;
 8002b44:	bf00      	nop
 8002b46:	e002      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 8002b48:	bf00      	nop
 8002b4a:	e000      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 8002b4c:	bf00      	nop
    }
  }
  return (frequency);
 8002b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3734      	adds	r7, #52	; 0x34
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd90      	pop	{r4, r7, pc}
 8002b58:	08003744 	.word	0x08003744
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	007a1200 	.word	0x007a1200
 8002b64:	003d0900 	.word	0x003d0900
 8002b68:	aaaaaaab 	.word	0xaaaaaaab

08002b6c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d004      	beq.n	8002b88 <HAL_SRAM_Init+0x1c>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b86:	d101      	bne.n	8002b8c <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e038      	b.n	8002bfe <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d106      	bne.n	8002ba6 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f7fe f98f 	bl	8000ec4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3308      	adds	r3, #8
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	f000 f829 	bl	8002c08 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68b9      	ldr	r1, [r7, #8]
 8002bc2:	f000 f88b 	bl	8002cdc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6858      	ldr	r0, [r3, #4]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	f000 f8b6 	bl	8002d44 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	6892      	ldr	r2, [r2, #8]
 8002be0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	6892      	ldr	r2, [r2, #8]
 8002bec:	f041 0101 	orr.w	r1, r1, #1
 8002bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
	...

08002c08 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	f023 0101 	bic.w	r1, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b08      	cmp	r3, #8
 8002c30:	d102      	bne.n	8002c38 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002c32:	2340      	movs	r3, #64	; 0x40
 8002c34:	617b      	str	r3, [r7, #20]
 8002c36:	e001      	b.n	8002c3c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8002c48:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8002c4e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8002c54:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8002c5a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8002c60:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8002c66:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8002c6c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8002c72:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8002c78:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8002c96:	4b10      	ldr	r3, [pc, #64]	; (8002cd8 <FSMC_NORSRAM_Init+0xd0>)
 8002c98:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ca0:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002ca8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	ea02 0103 	and.w	r1, r2, r3
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4319      	orrs	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	0008fb7f 	.word	0x0008fb7f

08002cdc <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	1c5a      	adds	r2, r3, #1
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf2:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	011b      	lsls	r3, r3, #4
 8002d00:	431a      	orrs	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	021b      	lsls	r3, r3, #8
 8002d08:	431a      	orrs	r2, r3
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	041b      	lsls	r3, r3, #16
 8002d10:	431a      	orrs	r2, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	3b01      	subs	r3, #1
 8002d18:	051b      	lsls	r3, r3, #20
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	3b02      	subs	r3, #2
 8002d22:	061b      	lsls	r3, r3, #24
 8002d24:	431a      	orrs	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	3201      	adds	r2, #1
 8002d30:	4319      	orrs	r1, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d58:	d11d      	bne.n	8002d96 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002d62:	4b13      	ldr	r3, [pc, #76]	; (8002db0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	6811      	ldr	r1, [r2, #0]
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	6852      	ldr	r2, [r2, #4]
 8002d6e:	0112      	lsls	r2, r2, #4
 8002d70:	4311      	orrs	r1, r2
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	6892      	ldr	r2, [r2, #8]
 8002d76:	0212      	lsls	r2, r2, #8
 8002d78:	4311      	orrs	r1, r2
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	6992      	ldr	r2, [r2, #24]
 8002d7e:	4311      	orrs	r1, r2
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	68d2      	ldr	r2, [r2, #12]
 8002d84:	0412      	lsls	r2, r2, #16
 8002d86:	430a      	orrs	r2, r1
 8002d88:	ea43 0102 	orr.w	r1, r3, r2
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002d94:	e005      	b.n	8002da2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	cff00000 	.word	0xcff00000

08002db4 <__errno>:
 8002db4:	4b01      	ldr	r3, [pc, #4]	; (8002dbc <__errno+0x8>)
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	2000000c 	.word	0x2000000c

08002dc0 <__libc_init_array>:
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	2600      	movs	r6, #0
 8002dc4:	4d0c      	ldr	r5, [pc, #48]	; (8002df8 <__libc_init_array+0x38>)
 8002dc6:	4c0d      	ldr	r4, [pc, #52]	; (8002dfc <__libc_init_array+0x3c>)
 8002dc8:	1b64      	subs	r4, r4, r5
 8002dca:	10a4      	asrs	r4, r4, #2
 8002dcc:	42a6      	cmp	r6, r4
 8002dce:	d109      	bne.n	8002de4 <__libc_init_array+0x24>
 8002dd0:	f000 fc9c 	bl	800370c <_init>
 8002dd4:	2600      	movs	r6, #0
 8002dd6:	4d0a      	ldr	r5, [pc, #40]	; (8002e00 <__libc_init_array+0x40>)
 8002dd8:	4c0a      	ldr	r4, [pc, #40]	; (8002e04 <__libc_init_array+0x44>)
 8002dda:	1b64      	subs	r4, r4, r5
 8002ddc:	10a4      	asrs	r4, r4, #2
 8002dde:	42a6      	cmp	r6, r4
 8002de0:	d105      	bne.n	8002dee <__libc_init_array+0x2e>
 8002de2:	bd70      	pop	{r4, r5, r6, pc}
 8002de4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002de8:	4798      	blx	r3
 8002dea:	3601      	adds	r6, #1
 8002dec:	e7ee      	b.n	8002dcc <__libc_init_array+0xc>
 8002dee:	f855 3b04 	ldr.w	r3, [r5], #4
 8002df2:	4798      	blx	r3
 8002df4:	3601      	adds	r6, #1
 8002df6:	e7f2      	b.n	8002dde <__libc_init_array+0x1e>
 8002df8:	08003d90 	.word	0x08003d90
 8002dfc:	08003d90 	.word	0x08003d90
 8002e00:	08003d90 	.word	0x08003d90
 8002e04:	08003d94 	.word	0x08003d94

08002e08 <memset>:
 8002e08:	4603      	mov	r3, r0
 8002e0a:	4402      	add	r2, r0
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d100      	bne.n	8002e12 <memset+0xa>
 8002e10:	4770      	bx	lr
 8002e12:	f803 1b01 	strb.w	r1, [r3], #1
 8002e16:	e7f9      	b.n	8002e0c <memset+0x4>

08002e18 <siprintf>:
 8002e18:	b40e      	push	{r1, r2, r3}
 8002e1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e1e:	b500      	push	{lr}
 8002e20:	b09c      	sub	sp, #112	; 0x70
 8002e22:	ab1d      	add	r3, sp, #116	; 0x74
 8002e24:	9002      	str	r0, [sp, #8]
 8002e26:	9006      	str	r0, [sp, #24]
 8002e28:	9107      	str	r1, [sp, #28]
 8002e2a:	9104      	str	r1, [sp, #16]
 8002e2c:	4808      	ldr	r0, [pc, #32]	; (8002e50 <siprintf+0x38>)
 8002e2e:	4909      	ldr	r1, [pc, #36]	; (8002e54 <siprintf+0x3c>)
 8002e30:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e34:	9105      	str	r1, [sp, #20]
 8002e36:	6800      	ldr	r0, [r0, #0]
 8002e38:	a902      	add	r1, sp, #8
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	f000 f868 	bl	8002f10 <_svfiprintf_r>
 8002e40:	2200      	movs	r2, #0
 8002e42:	9b02      	ldr	r3, [sp, #8]
 8002e44:	701a      	strb	r2, [r3, #0]
 8002e46:	b01c      	add	sp, #112	; 0x70
 8002e48:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e4c:	b003      	add	sp, #12
 8002e4e:	4770      	bx	lr
 8002e50:	2000000c 	.word	0x2000000c
 8002e54:	ffff0208 	.word	0xffff0208

08002e58 <__ssputs_r>:
 8002e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e5c:	688e      	ldr	r6, [r1, #8]
 8002e5e:	4682      	mov	sl, r0
 8002e60:	429e      	cmp	r6, r3
 8002e62:	460c      	mov	r4, r1
 8002e64:	4690      	mov	r8, r2
 8002e66:	461f      	mov	r7, r3
 8002e68:	d838      	bhi.n	8002edc <__ssputs_r+0x84>
 8002e6a:	898a      	ldrh	r2, [r1, #12]
 8002e6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e70:	d032      	beq.n	8002ed8 <__ssputs_r+0x80>
 8002e72:	6825      	ldr	r5, [r4, #0]
 8002e74:	6909      	ldr	r1, [r1, #16]
 8002e76:	3301      	adds	r3, #1
 8002e78:	eba5 0901 	sub.w	r9, r5, r1
 8002e7c:	6965      	ldr	r5, [r4, #20]
 8002e7e:	444b      	add	r3, r9
 8002e80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002e88:	106d      	asrs	r5, r5, #1
 8002e8a:	429d      	cmp	r5, r3
 8002e8c:	bf38      	it	cc
 8002e8e:	461d      	movcc	r5, r3
 8002e90:	0553      	lsls	r3, r2, #21
 8002e92:	d531      	bpl.n	8002ef8 <__ssputs_r+0xa0>
 8002e94:	4629      	mov	r1, r5
 8002e96:	f000 fb6f 	bl	8003578 <_malloc_r>
 8002e9a:	4606      	mov	r6, r0
 8002e9c:	b950      	cbnz	r0, 8002eb4 <__ssputs_r+0x5c>
 8002e9e:	230c      	movs	r3, #12
 8002ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea4:	f8ca 3000 	str.w	r3, [sl]
 8002ea8:	89a3      	ldrh	r3, [r4, #12]
 8002eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eae:	81a3      	strh	r3, [r4, #12]
 8002eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002eb4:	464a      	mov	r2, r9
 8002eb6:	6921      	ldr	r1, [r4, #16]
 8002eb8:	f000 face 	bl	8003458 <memcpy>
 8002ebc:	89a3      	ldrh	r3, [r4, #12]
 8002ebe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ec6:	81a3      	strh	r3, [r4, #12]
 8002ec8:	6126      	str	r6, [r4, #16]
 8002eca:	444e      	add	r6, r9
 8002ecc:	6026      	str	r6, [r4, #0]
 8002ece:	463e      	mov	r6, r7
 8002ed0:	6165      	str	r5, [r4, #20]
 8002ed2:	eba5 0509 	sub.w	r5, r5, r9
 8002ed6:	60a5      	str	r5, [r4, #8]
 8002ed8:	42be      	cmp	r6, r7
 8002eda:	d900      	bls.n	8002ede <__ssputs_r+0x86>
 8002edc:	463e      	mov	r6, r7
 8002ede:	4632      	mov	r2, r6
 8002ee0:	4641      	mov	r1, r8
 8002ee2:	6820      	ldr	r0, [r4, #0]
 8002ee4:	f000 fac6 	bl	8003474 <memmove>
 8002ee8:	68a3      	ldr	r3, [r4, #8]
 8002eea:	2000      	movs	r0, #0
 8002eec:	1b9b      	subs	r3, r3, r6
 8002eee:	60a3      	str	r3, [r4, #8]
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	4433      	add	r3, r6
 8002ef4:	6023      	str	r3, [r4, #0]
 8002ef6:	e7db      	b.n	8002eb0 <__ssputs_r+0x58>
 8002ef8:	462a      	mov	r2, r5
 8002efa:	f000 fbb1 	bl	8003660 <_realloc_r>
 8002efe:	4606      	mov	r6, r0
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d1e1      	bne.n	8002ec8 <__ssputs_r+0x70>
 8002f04:	4650      	mov	r0, sl
 8002f06:	6921      	ldr	r1, [r4, #16]
 8002f08:	f000 face 	bl	80034a8 <_free_r>
 8002f0c:	e7c7      	b.n	8002e9e <__ssputs_r+0x46>
	...

08002f10 <_svfiprintf_r>:
 8002f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f14:	4698      	mov	r8, r3
 8002f16:	898b      	ldrh	r3, [r1, #12]
 8002f18:	4607      	mov	r7, r0
 8002f1a:	061b      	lsls	r3, r3, #24
 8002f1c:	460d      	mov	r5, r1
 8002f1e:	4614      	mov	r4, r2
 8002f20:	b09d      	sub	sp, #116	; 0x74
 8002f22:	d50e      	bpl.n	8002f42 <_svfiprintf_r+0x32>
 8002f24:	690b      	ldr	r3, [r1, #16]
 8002f26:	b963      	cbnz	r3, 8002f42 <_svfiprintf_r+0x32>
 8002f28:	2140      	movs	r1, #64	; 0x40
 8002f2a:	f000 fb25 	bl	8003578 <_malloc_r>
 8002f2e:	6028      	str	r0, [r5, #0]
 8002f30:	6128      	str	r0, [r5, #16]
 8002f32:	b920      	cbnz	r0, 8002f3e <_svfiprintf_r+0x2e>
 8002f34:	230c      	movs	r3, #12
 8002f36:	603b      	str	r3, [r7, #0]
 8002f38:	f04f 30ff 	mov.w	r0, #4294967295
 8002f3c:	e0d1      	b.n	80030e2 <_svfiprintf_r+0x1d2>
 8002f3e:	2340      	movs	r3, #64	; 0x40
 8002f40:	616b      	str	r3, [r5, #20]
 8002f42:	2300      	movs	r3, #0
 8002f44:	9309      	str	r3, [sp, #36]	; 0x24
 8002f46:	2320      	movs	r3, #32
 8002f48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f4c:	2330      	movs	r3, #48	; 0x30
 8002f4e:	f04f 0901 	mov.w	r9, #1
 8002f52:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f56:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80030fc <_svfiprintf_r+0x1ec>
 8002f5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f5e:	4623      	mov	r3, r4
 8002f60:	469a      	mov	sl, r3
 8002f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f66:	b10a      	cbz	r2, 8002f6c <_svfiprintf_r+0x5c>
 8002f68:	2a25      	cmp	r2, #37	; 0x25
 8002f6a:	d1f9      	bne.n	8002f60 <_svfiprintf_r+0x50>
 8002f6c:	ebba 0b04 	subs.w	fp, sl, r4
 8002f70:	d00b      	beq.n	8002f8a <_svfiprintf_r+0x7a>
 8002f72:	465b      	mov	r3, fp
 8002f74:	4622      	mov	r2, r4
 8002f76:	4629      	mov	r1, r5
 8002f78:	4638      	mov	r0, r7
 8002f7a:	f7ff ff6d 	bl	8002e58 <__ssputs_r>
 8002f7e:	3001      	adds	r0, #1
 8002f80:	f000 80aa 	beq.w	80030d8 <_svfiprintf_r+0x1c8>
 8002f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f86:	445a      	add	r2, fp
 8002f88:	9209      	str	r2, [sp, #36]	; 0x24
 8002f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 80a2 	beq.w	80030d8 <_svfiprintf_r+0x1c8>
 8002f94:	2300      	movs	r3, #0
 8002f96:	f04f 32ff 	mov.w	r2, #4294967295
 8002f9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f9e:	f10a 0a01 	add.w	sl, sl, #1
 8002fa2:	9304      	str	r3, [sp, #16]
 8002fa4:	9307      	str	r3, [sp, #28]
 8002fa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002faa:	931a      	str	r3, [sp, #104]	; 0x68
 8002fac:	4654      	mov	r4, sl
 8002fae:	2205      	movs	r2, #5
 8002fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fb4:	4851      	ldr	r0, [pc, #324]	; (80030fc <_svfiprintf_r+0x1ec>)
 8002fb6:	f000 fa41 	bl	800343c <memchr>
 8002fba:	9a04      	ldr	r2, [sp, #16]
 8002fbc:	b9d8      	cbnz	r0, 8002ff6 <_svfiprintf_r+0xe6>
 8002fbe:	06d0      	lsls	r0, r2, #27
 8002fc0:	bf44      	itt	mi
 8002fc2:	2320      	movmi	r3, #32
 8002fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fc8:	0711      	lsls	r1, r2, #28
 8002fca:	bf44      	itt	mi
 8002fcc:	232b      	movmi	r3, #43	; 0x2b
 8002fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8002fd6:	2b2a      	cmp	r3, #42	; 0x2a
 8002fd8:	d015      	beq.n	8003006 <_svfiprintf_r+0xf6>
 8002fda:	4654      	mov	r4, sl
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f04f 0c0a 	mov.w	ip, #10
 8002fe2:	9a07      	ldr	r2, [sp, #28]
 8002fe4:	4621      	mov	r1, r4
 8002fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fea:	3b30      	subs	r3, #48	; 0x30
 8002fec:	2b09      	cmp	r3, #9
 8002fee:	d94e      	bls.n	800308e <_svfiprintf_r+0x17e>
 8002ff0:	b1b0      	cbz	r0, 8003020 <_svfiprintf_r+0x110>
 8002ff2:	9207      	str	r2, [sp, #28]
 8002ff4:	e014      	b.n	8003020 <_svfiprintf_r+0x110>
 8002ff6:	eba0 0308 	sub.w	r3, r0, r8
 8002ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8002ffe:	4313      	orrs	r3, r2
 8003000:	46a2      	mov	sl, r4
 8003002:	9304      	str	r3, [sp, #16]
 8003004:	e7d2      	b.n	8002fac <_svfiprintf_r+0x9c>
 8003006:	9b03      	ldr	r3, [sp, #12]
 8003008:	1d19      	adds	r1, r3, #4
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	9103      	str	r1, [sp, #12]
 800300e:	2b00      	cmp	r3, #0
 8003010:	bfbb      	ittet	lt
 8003012:	425b      	neglt	r3, r3
 8003014:	f042 0202 	orrlt.w	r2, r2, #2
 8003018:	9307      	strge	r3, [sp, #28]
 800301a:	9307      	strlt	r3, [sp, #28]
 800301c:	bfb8      	it	lt
 800301e:	9204      	strlt	r2, [sp, #16]
 8003020:	7823      	ldrb	r3, [r4, #0]
 8003022:	2b2e      	cmp	r3, #46	; 0x2e
 8003024:	d10c      	bne.n	8003040 <_svfiprintf_r+0x130>
 8003026:	7863      	ldrb	r3, [r4, #1]
 8003028:	2b2a      	cmp	r3, #42	; 0x2a
 800302a:	d135      	bne.n	8003098 <_svfiprintf_r+0x188>
 800302c:	9b03      	ldr	r3, [sp, #12]
 800302e:	3402      	adds	r4, #2
 8003030:	1d1a      	adds	r2, r3, #4
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	9203      	str	r2, [sp, #12]
 8003036:	2b00      	cmp	r3, #0
 8003038:	bfb8      	it	lt
 800303a:	f04f 33ff 	movlt.w	r3, #4294967295
 800303e:	9305      	str	r3, [sp, #20]
 8003040:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003100 <_svfiprintf_r+0x1f0>
 8003044:	2203      	movs	r2, #3
 8003046:	4650      	mov	r0, sl
 8003048:	7821      	ldrb	r1, [r4, #0]
 800304a:	f000 f9f7 	bl	800343c <memchr>
 800304e:	b140      	cbz	r0, 8003062 <_svfiprintf_r+0x152>
 8003050:	2340      	movs	r3, #64	; 0x40
 8003052:	eba0 000a 	sub.w	r0, r0, sl
 8003056:	fa03 f000 	lsl.w	r0, r3, r0
 800305a:	9b04      	ldr	r3, [sp, #16]
 800305c:	3401      	adds	r4, #1
 800305e:	4303      	orrs	r3, r0
 8003060:	9304      	str	r3, [sp, #16]
 8003062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003066:	2206      	movs	r2, #6
 8003068:	4826      	ldr	r0, [pc, #152]	; (8003104 <_svfiprintf_r+0x1f4>)
 800306a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800306e:	f000 f9e5 	bl	800343c <memchr>
 8003072:	2800      	cmp	r0, #0
 8003074:	d038      	beq.n	80030e8 <_svfiprintf_r+0x1d8>
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <_svfiprintf_r+0x1f8>)
 8003078:	bb1b      	cbnz	r3, 80030c2 <_svfiprintf_r+0x1b2>
 800307a:	9b03      	ldr	r3, [sp, #12]
 800307c:	3307      	adds	r3, #7
 800307e:	f023 0307 	bic.w	r3, r3, #7
 8003082:	3308      	adds	r3, #8
 8003084:	9303      	str	r3, [sp, #12]
 8003086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003088:	4433      	add	r3, r6
 800308a:	9309      	str	r3, [sp, #36]	; 0x24
 800308c:	e767      	b.n	8002f5e <_svfiprintf_r+0x4e>
 800308e:	460c      	mov	r4, r1
 8003090:	2001      	movs	r0, #1
 8003092:	fb0c 3202 	mla	r2, ip, r2, r3
 8003096:	e7a5      	b.n	8002fe4 <_svfiprintf_r+0xd4>
 8003098:	2300      	movs	r3, #0
 800309a:	f04f 0c0a 	mov.w	ip, #10
 800309e:	4619      	mov	r1, r3
 80030a0:	3401      	adds	r4, #1
 80030a2:	9305      	str	r3, [sp, #20]
 80030a4:	4620      	mov	r0, r4
 80030a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030aa:	3a30      	subs	r2, #48	; 0x30
 80030ac:	2a09      	cmp	r2, #9
 80030ae:	d903      	bls.n	80030b8 <_svfiprintf_r+0x1a8>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0c5      	beq.n	8003040 <_svfiprintf_r+0x130>
 80030b4:	9105      	str	r1, [sp, #20]
 80030b6:	e7c3      	b.n	8003040 <_svfiprintf_r+0x130>
 80030b8:	4604      	mov	r4, r0
 80030ba:	2301      	movs	r3, #1
 80030bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80030c0:	e7f0      	b.n	80030a4 <_svfiprintf_r+0x194>
 80030c2:	ab03      	add	r3, sp, #12
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	462a      	mov	r2, r5
 80030c8:	4638      	mov	r0, r7
 80030ca:	4b10      	ldr	r3, [pc, #64]	; (800310c <_svfiprintf_r+0x1fc>)
 80030cc:	a904      	add	r1, sp, #16
 80030ce:	f3af 8000 	nop.w
 80030d2:	1c42      	adds	r2, r0, #1
 80030d4:	4606      	mov	r6, r0
 80030d6:	d1d6      	bne.n	8003086 <_svfiprintf_r+0x176>
 80030d8:	89ab      	ldrh	r3, [r5, #12]
 80030da:	065b      	lsls	r3, r3, #25
 80030dc:	f53f af2c 	bmi.w	8002f38 <_svfiprintf_r+0x28>
 80030e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030e2:	b01d      	add	sp, #116	; 0x74
 80030e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030e8:	ab03      	add	r3, sp, #12
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	462a      	mov	r2, r5
 80030ee:	4638      	mov	r0, r7
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <_svfiprintf_r+0x1fc>)
 80030f2:	a904      	add	r1, sp, #16
 80030f4:	f000 f87c 	bl	80031f0 <_printf_i>
 80030f8:	e7eb      	b.n	80030d2 <_svfiprintf_r+0x1c2>
 80030fa:	bf00      	nop
 80030fc:	08003d5c 	.word	0x08003d5c
 8003100:	08003d62 	.word	0x08003d62
 8003104:	08003d66 	.word	0x08003d66
 8003108:	00000000 	.word	0x00000000
 800310c:	08002e59 	.word	0x08002e59

08003110 <_printf_common>:
 8003110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003114:	4616      	mov	r6, r2
 8003116:	4699      	mov	r9, r3
 8003118:	688a      	ldr	r2, [r1, #8]
 800311a:	690b      	ldr	r3, [r1, #16]
 800311c:	4607      	mov	r7, r0
 800311e:	4293      	cmp	r3, r2
 8003120:	bfb8      	it	lt
 8003122:	4613      	movlt	r3, r2
 8003124:	6033      	str	r3, [r6, #0]
 8003126:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800312a:	460c      	mov	r4, r1
 800312c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003130:	b10a      	cbz	r2, 8003136 <_printf_common+0x26>
 8003132:	3301      	adds	r3, #1
 8003134:	6033      	str	r3, [r6, #0]
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	0699      	lsls	r1, r3, #26
 800313a:	bf42      	ittt	mi
 800313c:	6833      	ldrmi	r3, [r6, #0]
 800313e:	3302      	addmi	r3, #2
 8003140:	6033      	strmi	r3, [r6, #0]
 8003142:	6825      	ldr	r5, [r4, #0]
 8003144:	f015 0506 	ands.w	r5, r5, #6
 8003148:	d106      	bne.n	8003158 <_printf_common+0x48>
 800314a:	f104 0a19 	add.w	sl, r4, #25
 800314e:	68e3      	ldr	r3, [r4, #12]
 8003150:	6832      	ldr	r2, [r6, #0]
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	42ab      	cmp	r3, r5
 8003156:	dc28      	bgt.n	80031aa <_printf_common+0x9a>
 8003158:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800315c:	1e13      	subs	r3, r2, #0
 800315e:	6822      	ldr	r2, [r4, #0]
 8003160:	bf18      	it	ne
 8003162:	2301      	movne	r3, #1
 8003164:	0692      	lsls	r2, r2, #26
 8003166:	d42d      	bmi.n	80031c4 <_printf_common+0xb4>
 8003168:	4649      	mov	r1, r9
 800316a:	4638      	mov	r0, r7
 800316c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003170:	47c0      	blx	r8
 8003172:	3001      	adds	r0, #1
 8003174:	d020      	beq.n	80031b8 <_printf_common+0xa8>
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	68e5      	ldr	r5, [r4, #12]
 800317a:	f003 0306 	and.w	r3, r3, #6
 800317e:	2b04      	cmp	r3, #4
 8003180:	bf18      	it	ne
 8003182:	2500      	movne	r5, #0
 8003184:	6832      	ldr	r2, [r6, #0]
 8003186:	f04f 0600 	mov.w	r6, #0
 800318a:	68a3      	ldr	r3, [r4, #8]
 800318c:	bf08      	it	eq
 800318e:	1aad      	subeq	r5, r5, r2
 8003190:	6922      	ldr	r2, [r4, #16]
 8003192:	bf08      	it	eq
 8003194:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003198:	4293      	cmp	r3, r2
 800319a:	bfc4      	itt	gt
 800319c:	1a9b      	subgt	r3, r3, r2
 800319e:	18ed      	addgt	r5, r5, r3
 80031a0:	341a      	adds	r4, #26
 80031a2:	42b5      	cmp	r5, r6
 80031a4:	d11a      	bne.n	80031dc <_printf_common+0xcc>
 80031a6:	2000      	movs	r0, #0
 80031a8:	e008      	b.n	80031bc <_printf_common+0xac>
 80031aa:	2301      	movs	r3, #1
 80031ac:	4652      	mov	r2, sl
 80031ae:	4649      	mov	r1, r9
 80031b0:	4638      	mov	r0, r7
 80031b2:	47c0      	blx	r8
 80031b4:	3001      	adds	r0, #1
 80031b6:	d103      	bne.n	80031c0 <_printf_common+0xb0>
 80031b8:	f04f 30ff 	mov.w	r0, #4294967295
 80031bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031c0:	3501      	adds	r5, #1
 80031c2:	e7c4      	b.n	800314e <_printf_common+0x3e>
 80031c4:	2030      	movs	r0, #48	; 0x30
 80031c6:	18e1      	adds	r1, r4, r3
 80031c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031d2:	4422      	add	r2, r4
 80031d4:	3302      	adds	r3, #2
 80031d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031da:	e7c5      	b.n	8003168 <_printf_common+0x58>
 80031dc:	2301      	movs	r3, #1
 80031de:	4622      	mov	r2, r4
 80031e0:	4649      	mov	r1, r9
 80031e2:	4638      	mov	r0, r7
 80031e4:	47c0      	blx	r8
 80031e6:	3001      	adds	r0, #1
 80031e8:	d0e6      	beq.n	80031b8 <_printf_common+0xa8>
 80031ea:	3601      	adds	r6, #1
 80031ec:	e7d9      	b.n	80031a2 <_printf_common+0x92>
	...

080031f0 <_printf_i>:
 80031f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031f4:	7e0f      	ldrb	r7, [r1, #24]
 80031f6:	4691      	mov	r9, r2
 80031f8:	2f78      	cmp	r7, #120	; 0x78
 80031fa:	4680      	mov	r8, r0
 80031fc:	460c      	mov	r4, r1
 80031fe:	469a      	mov	sl, r3
 8003200:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003202:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003206:	d807      	bhi.n	8003218 <_printf_i+0x28>
 8003208:	2f62      	cmp	r7, #98	; 0x62
 800320a:	d80a      	bhi.n	8003222 <_printf_i+0x32>
 800320c:	2f00      	cmp	r7, #0
 800320e:	f000 80d9 	beq.w	80033c4 <_printf_i+0x1d4>
 8003212:	2f58      	cmp	r7, #88	; 0x58
 8003214:	f000 80a4 	beq.w	8003360 <_printf_i+0x170>
 8003218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800321c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003220:	e03a      	b.n	8003298 <_printf_i+0xa8>
 8003222:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003226:	2b15      	cmp	r3, #21
 8003228:	d8f6      	bhi.n	8003218 <_printf_i+0x28>
 800322a:	a101      	add	r1, pc, #4	; (adr r1, 8003230 <_printf_i+0x40>)
 800322c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003230:	08003289 	.word	0x08003289
 8003234:	0800329d 	.word	0x0800329d
 8003238:	08003219 	.word	0x08003219
 800323c:	08003219 	.word	0x08003219
 8003240:	08003219 	.word	0x08003219
 8003244:	08003219 	.word	0x08003219
 8003248:	0800329d 	.word	0x0800329d
 800324c:	08003219 	.word	0x08003219
 8003250:	08003219 	.word	0x08003219
 8003254:	08003219 	.word	0x08003219
 8003258:	08003219 	.word	0x08003219
 800325c:	080033ab 	.word	0x080033ab
 8003260:	080032cd 	.word	0x080032cd
 8003264:	0800338d 	.word	0x0800338d
 8003268:	08003219 	.word	0x08003219
 800326c:	08003219 	.word	0x08003219
 8003270:	080033cd 	.word	0x080033cd
 8003274:	08003219 	.word	0x08003219
 8003278:	080032cd 	.word	0x080032cd
 800327c:	08003219 	.word	0x08003219
 8003280:	08003219 	.word	0x08003219
 8003284:	08003395 	.word	0x08003395
 8003288:	682b      	ldr	r3, [r5, #0]
 800328a:	1d1a      	adds	r2, r3, #4
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	602a      	str	r2, [r5, #0]
 8003290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003298:	2301      	movs	r3, #1
 800329a:	e0a4      	b.n	80033e6 <_printf_i+0x1f6>
 800329c:	6820      	ldr	r0, [r4, #0]
 800329e:	6829      	ldr	r1, [r5, #0]
 80032a0:	0606      	lsls	r6, r0, #24
 80032a2:	f101 0304 	add.w	r3, r1, #4
 80032a6:	d50a      	bpl.n	80032be <_printf_i+0xce>
 80032a8:	680e      	ldr	r6, [r1, #0]
 80032aa:	602b      	str	r3, [r5, #0]
 80032ac:	2e00      	cmp	r6, #0
 80032ae:	da03      	bge.n	80032b8 <_printf_i+0xc8>
 80032b0:	232d      	movs	r3, #45	; 0x2d
 80032b2:	4276      	negs	r6, r6
 80032b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032b8:	230a      	movs	r3, #10
 80032ba:	485e      	ldr	r0, [pc, #376]	; (8003434 <_printf_i+0x244>)
 80032bc:	e019      	b.n	80032f2 <_printf_i+0x102>
 80032be:	680e      	ldr	r6, [r1, #0]
 80032c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032c4:	602b      	str	r3, [r5, #0]
 80032c6:	bf18      	it	ne
 80032c8:	b236      	sxthne	r6, r6
 80032ca:	e7ef      	b.n	80032ac <_printf_i+0xbc>
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	6820      	ldr	r0, [r4, #0]
 80032d0:	1d19      	adds	r1, r3, #4
 80032d2:	6029      	str	r1, [r5, #0]
 80032d4:	0601      	lsls	r1, r0, #24
 80032d6:	d501      	bpl.n	80032dc <_printf_i+0xec>
 80032d8:	681e      	ldr	r6, [r3, #0]
 80032da:	e002      	b.n	80032e2 <_printf_i+0xf2>
 80032dc:	0646      	lsls	r6, r0, #25
 80032de:	d5fb      	bpl.n	80032d8 <_printf_i+0xe8>
 80032e0:	881e      	ldrh	r6, [r3, #0]
 80032e2:	2f6f      	cmp	r7, #111	; 0x6f
 80032e4:	bf0c      	ite	eq
 80032e6:	2308      	moveq	r3, #8
 80032e8:	230a      	movne	r3, #10
 80032ea:	4852      	ldr	r0, [pc, #328]	; (8003434 <_printf_i+0x244>)
 80032ec:	2100      	movs	r1, #0
 80032ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032f2:	6865      	ldr	r5, [r4, #4]
 80032f4:	2d00      	cmp	r5, #0
 80032f6:	bfa8      	it	ge
 80032f8:	6821      	ldrge	r1, [r4, #0]
 80032fa:	60a5      	str	r5, [r4, #8]
 80032fc:	bfa4      	itt	ge
 80032fe:	f021 0104 	bicge.w	r1, r1, #4
 8003302:	6021      	strge	r1, [r4, #0]
 8003304:	b90e      	cbnz	r6, 800330a <_printf_i+0x11a>
 8003306:	2d00      	cmp	r5, #0
 8003308:	d04d      	beq.n	80033a6 <_printf_i+0x1b6>
 800330a:	4615      	mov	r5, r2
 800330c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003310:	fb03 6711 	mls	r7, r3, r1, r6
 8003314:	5dc7      	ldrb	r7, [r0, r7]
 8003316:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800331a:	4637      	mov	r7, r6
 800331c:	42bb      	cmp	r3, r7
 800331e:	460e      	mov	r6, r1
 8003320:	d9f4      	bls.n	800330c <_printf_i+0x11c>
 8003322:	2b08      	cmp	r3, #8
 8003324:	d10b      	bne.n	800333e <_printf_i+0x14e>
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	07de      	lsls	r6, r3, #31
 800332a:	d508      	bpl.n	800333e <_printf_i+0x14e>
 800332c:	6923      	ldr	r3, [r4, #16]
 800332e:	6861      	ldr	r1, [r4, #4]
 8003330:	4299      	cmp	r1, r3
 8003332:	bfde      	ittt	le
 8003334:	2330      	movle	r3, #48	; 0x30
 8003336:	f805 3c01 	strble.w	r3, [r5, #-1]
 800333a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800333e:	1b52      	subs	r2, r2, r5
 8003340:	6122      	str	r2, [r4, #16]
 8003342:	464b      	mov	r3, r9
 8003344:	4621      	mov	r1, r4
 8003346:	4640      	mov	r0, r8
 8003348:	f8cd a000 	str.w	sl, [sp]
 800334c:	aa03      	add	r2, sp, #12
 800334e:	f7ff fedf 	bl	8003110 <_printf_common>
 8003352:	3001      	adds	r0, #1
 8003354:	d14c      	bne.n	80033f0 <_printf_i+0x200>
 8003356:	f04f 30ff 	mov.w	r0, #4294967295
 800335a:	b004      	add	sp, #16
 800335c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003360:	4834      	ldr	r0, [pc, #208]	; (8003434 <_printf_i+0x244>)
 8003362:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003366:	6829      	ldr	r1, [r5, #0]
 8003368:	6823      	ldr	r3, [r4, #0]
 800336a:	f851 6b04 	ldr.w	r6, [r1], #4
 800336e:	6029      	str	r1, [r5, #0]
 8003370:	061d      	lsls	r5, r3, #24
 8003372:	d514      	bpl.n	800339e <_printf_i+0x1ae>
 8003374:	07df      	lsls	r7, r3, #31
 8003376:	bf44      	itt	mi
 8003378:	f043 0320 	orrmi.w	r3, r3, #32
 800337c:	6023      	strmi	r3, [r4, #0]
 800337e:	b91e      	cbnz	r6, 8003388 <_printf_i+0x198>
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	f023 0320 	bic.w	r3, r3, #32
 8003386:	6023      	str	r3, [r4, #0]
 8003388:	2310      	movs	r3, #16
 800338a:	e7af      	b.n	80032ec <_printf_i+0xfc>
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	f043 0320 	orr.w	r3, r3, #32
 8003392:	6023      	str	r3, [r4, #0]
 8003394:	2378      	movs	r3, #120	; 0x78
 8003396:	4828      	ldr	r0, [pc, #160]	; (8003438 <_printf_i+0x248>)
 8003398:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800339c:	e7e3      	b.n	8003366 <_printf_i+0x176>
 800339e:	0659      	lsls	r1, r3, #25
 80033a0:	bf48      	it	mi
 80033a2:	b2b6      	uxthmi	r6, r6
 80033a4:	e7e6      	b.n	8003374 <_printf_i+0x184>
 80033a6:	4615      	mov	r5, r2
 80033a8:	e7bb      	b.n	8003322 <_printf_i+0x132>
 80033aa:	682b      	ldr	r3, [r5, #0]
 80033ac:	6826      	ldr	r6, [r4, #0]
 80033ae:	1d18      	adds	r0, r3, #4
 80033b0:	6961      	ldr	r1, [r4, #20]
 80033b2:	6028      	str	r0, [r5, #0]
 80033b4:	0635      	lsls	r5, r6, #24
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	d501      	bpl.n	80033be <_printf_i+0x1ce>
 80033ba:	6019      	str	r1, [r3, #0]
 80033bc:	e002      	b.n	80033c4 <_printf_i+0x1d4>
 80033be:	0670      	lsls	r0, r6, #25
 80033c0:	d5fb      	bpl.n	80033ba <_printf_i+0x1ca>
 80033c2:	8019      	strh	r1, [r3, #0]
 80033c4:	2300      	movs	r3, #0
 80033c6:	4615      	mov	r5, r2
 80033c8:	6123      	str	r3, [r4, #16]
 80033ca:	e7ba      	b.n	8003342 <_printf_i+0x152>
 80033cc:	682b      	ldr	r3, [r5, #0]
 80033ce:	2100      	movs	r1, #0
 80033d0:	1d1a      	adds	r2, r3, #4
 80033d2:	602a      	str	r2, [r5, #0]
 80033d4:	681d      	ldr	r5, [r3, #0]
 80033d6:	6862      	ldr	r2, [r4, #4]
 80033d8:	4628      	mov	r0, r5
 80033da:	f000 f82f 	bl	800343c <memchr>
 80033de:	b108      	cbz	r0, 80033e4 <_printf_i+0x1f4>
 80033e0:	1b40      	subs	r0, r0, r5
 80033e2:	6060      	str	r0, [r4, #4]
 80033e4:	6863      	ldr	r3, [r4, #4]
 80033e6:	6123      	str	r3, [r4, #16]
 80033e8:	2300      	movs	r3, #0
 80033ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033ee:	e7a8      	b.n	8003342 <_printf_i+0x152>
 80033f0:	462a      	mov	r2, r5
 80033f2:	4649      	mov	r1, r9
 80033f4:	4640      	mov	r0, r8
 80033f6:	6923      	ldr	r3, [r4, #16]
 80033f8:	47d0      	blx	sl
 80033fa:	3001      	adds	r0, #1
 80033fc:	d0ab      	beq.n	8003356 <_printf_i+0x166>
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	079b      	lsls	r3, r3, #30
 8003402:	d413      	bmi.n	800342c <_printf_i+0x23c>
 8003404:	68e0      	ldr	r0, [r4, #12]
 8003406:	9b03      	ldr	r3, [sp, #12]
 8003408:	4298      	cmp	r0, r3
 800340a:	bfb8      	it	lt
 800340c:	4618      	movlt	r0, r3
 800340e:	e7a4      	b.n	800335a <_printf_i+0x16a>
 8003410:	2301      	movs	r3, #1
 8003412:	4632      	mov	r2, r6
 8003414:	4649      	mov	r1, r9
 8003416:	4640      	mov	r0, r8
 8003418:	47d0      	blx	sl
 800341a:	3001      	adds	r0, #1
 800341c:	d09b      	beq.n	8003356 <_printf_i+0x166>
 800341e:	3501      	adds	r5, #1
 8003420:	68e3      	ldr	r3, [r4, #12]
 8003422:	9903      	ldr	r1, [sp, #12]
 8003424:	1a5b      	subs	r3, r3, r1
 8003426:	42ab      	cmp	r3, r5
 8003428:	dcf2      	bgt.n	8003410 <_printf_i+0x220>
 800342a:	e7eb      	b.n	8003404 <_printf_i+0x214>
 800342c:	2500      	movs	r5, #0
 800342e:	f104 0619 	add.w	r6, r4, #25
 8003432:	e7f5      	b.n	8003420 <_printf_i+0x230>
 8003434:	08003d6d 	.word	0x08003d6d
 8003438:	08003d7e 	.word	0x08003d7e

0800343c <memchr>:
 800343c:	4603      	mov	r3, r0
 800343e:	b510      	push	{r4, lr}
 8003440:	b2c9      	uxtb	r1, r1
 8003442:	4402      	add	r2, r0
 8003444:	4293      	cmp	r3, r2
 8003446:	4618      	mov	r0, r3
 8003448:	d101      	bne.n	800344e <memchr+0x12>
 800344a:	2000      	movs	r0, #0
 800344c:	e003      	b.n	8003456 <memchr+0x1a>
 800344e:	7804      	ldrb	r4, [r0, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	428c      	cmp	r4, r1
 8003454:	d1f6      	bne.n	8003444 <memchr+0x8>
 8003456:	bd10      	pop	{r4, pc}

08003458 <memcpy>:
 8003458:	440a      	add	r2, r1
 800345a:	4291      	cmp	r1, r2
 800345c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003460:	d100      	bne.n	8003464 <memcpy+0xc>
 8003462:	4770      	bx	lr
 8003464:	b510      	push	{r4, lr}
 8003466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800346a:	4291      	cmp	r1, r2
 800346c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003470:	d1f9      	bne.n	8003466 <memcpy+0xe>
 8003472:	bd10      	pop	{r4, pc}

08003474 <memmove>:
 8003474:	4288      	cmp	r0, r1
 8003476:	b510      	push	{r4, lr}
 8003478:	eb01 0402 	add.w	r4, r1, r2
 800347c:	d902      	bls.n	8003484 <memmove+0x10>
 800347e:	4284      	cmp	r4, r0
 8003480:	4623      	mov	r3, r4
 8003482:	d807      	bhi.n	8003494 <memmove+0x20>
 8003484:	1e43      	subs	r3, r0, #1
 8003486:	42a1      	cmp	r1, r4
 8003488:	d008      	beq.n	800349c <memmove+0x28>
 800348a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800348e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003492:	e7f8      	b.n	8003486 <memmove+0x12>
 8003494:	4601      	mov	r1, r0
 8003496:	4402      	add	r2, r0
 8003498:	428a      	cmp	r2, r1
 800349a:	d100      	bne.n	800349e <memmove+0x2a>
 800349c:	bd10      	pop	{r4, pc}
 800349e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034a6:	e7f7      	b.n	8003498 <memmove+0x24>

080034a8 <_free_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	4605      	mov	r5, r0
 80034ac:	2900      	cmp	r1, #0
 80034ae:	d040      	beq.n	8003532 <_free_r+0x8a>
 80034b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b4:	1f0c      	subs	r4, r1, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	bfb8      	it	lt
 80034ba:	18e4      	addlt	r4, r4, r3
 80034bc:	f000 f910 	bl	80036e0 <__malloc_lock>
 80034c0:	4a1c      	ldr	r2, [pc, #112]	; (8003534 <_free_r+0x8c>)
 80034c2:	6813      	ldr	r3, [r2, #0]
 80034c4:	b933      	cbnz	r3, 80034d4 <_free_r+0x2c>
 80034c6:	6063      	str	r3, [r4, #4]
 80034c8:	6014      	str	r4, [r2, #0]
 80034ca:	4628      	mov	r0, r5
 80034cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034d0:	f000 b90c 	b.w	80036ec <__malloc_unlock>
 80034d4:	42a3      	cmp	r3, r4
 80034d6:	d908      	bls.n	80034ea <_free_r+0x42>
 80034d8:	6820      	ldr	r0, [r4, #0]
 80034da:	1821      	adds	r1, r4, r0
 80034dc:	428b      	cmp	r3, r1
 80034de:	bf01      	itttt	eq
 80034e0:	6819      	ldreq	r1, [r3, #0]
 80034e2:	685b      	ldreq	r3, [r3, #4]
 80034e4:	1809      	addeq	r1, r1, r0
 80034e6:	6021      	streq	r1, [r4, #0]
 80034e8:	e7ed      	b.n	80034c6 <_free_r+0x1e>
 80034ea:	461a      	mov	r2, r3
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	b10b      	cbz	r3, 80034f4 <_free_r+0x4c>
 80034f0:	42a3      	cmp	r3, r4
 80034f2:	d9fa      	bls.n	80034ea <_free_r+0x42>
 80034f4:	6811      	ldr	r1, [r2, #0]
 80034f6:	1850      	adds	r0, r2, r1
 80034f8:	42a0      	cmp	r0, r4
 80034fa:	d10b      	bne.n	8003514 <_free_r+0x6c>
 80034fc:	6820      	ldr	r0, [r4, #0]
 80034fe:	4401      	add	r1, r0
 8003500:	1850      	adds	r0, r2, r1
 8003502:	4283      	cmp	r3, r0
 8003504:	6011      	str	r1, [r2, #0]
 8003506:	d1e0      	bne.n	80034ca <_free_r+0x22>
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4401      	add	r1, r0
 800350e:	6011      	str	r1, [r2, #0]
 8003510:	6053      	str	r3, [r2, #4]
 8003512:	e7da      	b.n	80034ca <_free_r+0x22>
 8003514:	d902      	bls.n	800351c <_free_r+0x74>
 8003516:	230c      	movs	r3, #12
 8003518:	602b      	str	r3, [r5, #0]
 800351a:	e7d6      	b.n	80034ca <_free_r+0x22>
 800351c:	6820      	ldr	r0, [r4, #0]
 800351e:	1821      	adds	r1, r4, r0
 8003520:	428b      	cmp	r3, r1
 8003522:	bf01      	itttt	eq
 8003524:	6819      	ldreq	r1, [r3, #0]
 8003526:	685b      	ldreq	r3, [r3, #4]
 8003528:	1809      	addeq	r1, r1, r0
 800352a:	6021      	streq	r1, [r4, #0]
 800352c:	6063      	str	r3, [r4, #4]
 800352e:	6054      	str	r4, [r2, #4]
 8003530:	e7cb      	b.n	80034ca <_free_r+0x22>
 8003532:	bd38      	pop	{r3, r4, r5, pc}
 8003534:	20000140 	.word	0x20000140

08003538 <sbrk_aligned>:
 8003538:	b570      	push	{r4, r5, r6, lr}
 800353a:	4e0e      	ldr	r6, [pc, #56]	; (8003574 <sbrk_aligned+0x3c>)
 800353c:	460c      	mov	r4, r1
 800353e:	6831      	ldr	r1, [r6, #0]
 8003540:	4605      	mov	r5, r0
 8003542:	b911      	cbnz	r1, 800354a <sbrk_aligned+0x12>
 8003544:	f000 f8bc 	bl	80036c0 <_sbrk_r>
 8003548:	6030      	str	r0, [r6, #0]
 800354a:	4621      	mov	r1, r4
 800354c:	4628      	mov	r0, r5
 800354e:	f000 f8b7 	bl	80036c0 <_sbrk_r>
 8003552:	1c43      	adds	r3, r0, #1
 8003554:	d00a      	beq.n	800356c <sbrk_aligned+0x34>
 8003556:	1cc4      	adds	r4, r0, #3
 8003558:	f024 0403 	bic.w	r4, r4, #3
 800355c:	42a0      	cmp	r0, r4
 800355e:	d007      	beq.n	8003570 <sbrk_aligned+0x38>
 8003560:	1a21      	subs	r1, r4, r0
 8003562:	4628      	mov	r0, r5
 8003564:	f000 f8ac 	bl	80036c0 <_sbrk_r>
 8003568:	3001      	adds	r0, #1
 800356a:	d101      	bne.n	8003570 <sbrk_aligned+0x38>
 800356c:	f04f 34ff 	mov.w	r4, #4294967295
 8003570:	4620      	mov	r0, r4
 8003572:	bd70      	pop	{r4, r5, r6, pc}
 8003574:	20000144 	.word	0x20000144

08003578 <_malloc_r>:
 8003578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800357c:	1ccd      	adds	r5, r1, #3
 800357e:	f025 0503 	bic.w	r5, r5, #3
 8003582:	3508      	adds	r5, #8
 8003584:	2d0c      	cmp	r5, #12
 8003586:	bf38      	it	cc
 8003588:	250c      	movcc	r5, #12
 800358a:	2d00      	cmp	r5, #0
 800358c:	4607      	mov	r7, r0
 800358e:	db01      	blt.n	8003594 <_malloc_r+0x1c>
 8003590:	42a9      	cmp	r1, r5
 8003592:	d905      	bls.n	80035a0 <_malloc_r+0x28>
 8003594:	230c      	movs	r3, #12
 8003596:	2600      	movs	r6, #0
 8003598:	603b      	str	r3, [r7, #0]
 800359a:	4630      	mov	r0, r6
 800359c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035a0:	4e2e      	ldr	r6, [pc, #184]	; (800365c <_malloc_r+0xe4>)
 80035a2:	f000 f89d 	bl	80036e0 <__malloc_lock>
 80035a6:	6833      	ldr	r3, [r6, #0]
 80035a8:	461c      	mov	r4, r3
 80035aa:	bb34      	cbnz	r4, 80035fa <_malloc_r+0x82>
 80035ac:	4629      	mov	r1, r5
 80035ae:	4638      	mov	r0, r7
 80035b0:	f7ff ffc2 	bl	8003538 <sbrk_aligned>
 80035b4:	1c43      	adds	r3, r0, #1
 80035b6:	4604      	mov	r4, r0
 80035b8:	d14d      	bne.n	8003656 <_malloc_r+0xde>
 80035ba:	6834      	ldr	r4, [r6, #0]
 80035bc:	4626      	mov	r6, r4
 80035be:	2e00      	cmp	r6, #0
 80035c0:	d140      	bne.n	8003644 <_malloc_r+0xcc>
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	4631      	mov	r1, r6
 80035c6:	4638      	mov	r0, r7
 80035c8:	eb04 0803 	add.w	r8, r4, r3
 80035cc:	f000 f878 	bl	80036c0 <_sbrk_r>
 80035d0:	4580      	cmp	r8, r0
 80035d2:	d13a      	bne.n	800364a <_malloc_r+0xd2>
 80035d4:	6821      	ldr	r1, [r4, #0]
 80035d6:	3503      	adds	r5, #3
 80035d8:	1a6d      	subs	r5, r5, r1
 80035da:	f025 0503 	bic.w	r5, r5, #3
 80035de:	3508      	adds	r5, #8
 80035e0:	2d0c      	cmp	r5, #12
 80035e2:	bf38      	it	cc
 80035e4:	250c      	movcc	r5, #12
 80035e6:	4638      	mov	r0, r7
 80035e8:	4629      	mov	r1, r5
 80035ea:	f7ff ffa5 	bl	8003538 <sbrk_aligned>
 80035ee:	3001      	adds	r0, #1
 80035f0:	d02b      	beq.n	800364a <_malloc_r+0xd2>
 80035f2:	6823      	ldr	r3, [r4, #0]
 80035f4:	442b      	add	r3, r5
 80035f6:	6023      	str	r3, [r4, #0]
 80035f8:	e00e      	b.n	8003618 <_malloc_r+0xa0>
 80035fa:	6822      	ldr	r2, [r4, #0]
 80035fc:	1b52      	subs	r2, r2, r5
 80035fe:	d41e      	bmi.n	800363e <_malloc_r+0xc6>
 8003600:	2a0b      	cmp	r2, #11
 8003602:	d916      	bls.n	8003632 <_malloc_r+0xba>
 8003604:	1961      	adds	r1, r4, r5
 8003606:	42a3      	cmp	r3, r4
 8003608:	6025      	str	r5, [r4, #0]
 800360a:	bf18      	it	ne
 800360c:	6059      	strne	r1, [r3, #4]
 800360e:	6863      	ldr	r3, [r4, #4]
 8003610:	bf08      	it	eq
 8003612:	6031      	streq	r1, [r6, #0]
 8003614:	5162      	str	r2, [r4, r5]
 8003616:	604b      	str	r3, [r1, #4]
 8003618:	4638      	mov	r0, r7
 800361a:	f104 060b 	add.w	r6, r4, #11
 800361e:	f000 f865 	bl	80036ec <__malloc_unlock>
 8003622:	f026 0607 	bic.w	r6, r6, #7
 8003626:	1d23      	adds	r3, r4, #4
 8003628:	1af2      	subs	r2, r6, r3
 800362a:	d0b6      	beq.n	800359a <_malloc_r+0x22>
 800362c:	1b9b      	subs	r3, r3, r6
 800362e:	50a3      	str	r3, [r4, r2]
 8003630:	e7b3      	b.n	800359a <_malloc_r+0x22>
 8003632:	6862      	ldr	r2, [r4, #4]
 8003634:	42a3      	cmp	r3, r4
 8003636:	bf0c      	ite	eq
 8003638:	6032      	streq	r2, [r6, #0]
 800363a:	605a      	strne	r2, [r3, #4]
 800363c:	e7ec      	b.n	8003618 <_malloc_r+0xa0>
 800363e:	4623      	mov	r3, r4
 8003640:	6864      	ldr	r4, [r4, #4]
 8003642:	e7b2      	b.n	80035aa <_malloc_r+0x32>
 8003644:	4634      	mov	r4, r6
 8003646:	6876      	ldr	r6, [r6, #4]
 8003648:	e7b9      	b.n	80035be <_malloc_r+0x46>
 800364a:	230c      	movs	r3, #12
 800364c:	4638      	mov	r0, r7
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	f000 f84c 	bl	80036ec <__malloc_unlock>
 8003654:	e7a1      	b.n	800359a <_malloc_r+0x22>
 8003656:	6025      	str	r5, [r4, #0]
 8003658:	e7de      	b.n	8003618 <_malloc_r+0xa0>
 800365a:	bf00      	nop
 800365c:	20000140 	.word	0x20000140

08003660 <_realloc_r>:
 8003660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003664:	4680      	mov	r8, r0
 8003666:	4614      	mov	r4, r2
 8003668:	460e      	mov	r6, r1
 800366a:	b921      	cbnz	r1, 8003676 <_realloc_r+0x16>
 800366c:	4611      	mov	r1, r2
 800366e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003672:	f7ff bf81 	b.w	8003578 <_malloc_r>
 8003676:	b92a      	cbnz	r2, 8003684 <_realloc_r+0x24>
 8003678:	f7ff ff16 	bl	80034a8 <_free_r>
 800367c:	4625      	mov	r5, r4
 800367e:	4628      	mov	r0, r5
 8003680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003684:	f000 f838 	bl	80036f8 <_malloc_usable_size_r>
 8003688:	4284      	cmp	r4, r0
 800368a:	4607      	mov	r7, r0
 800368c:	d802      	bhi.n	8003694 <_realloc_r+0x34>
 800368e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003692:	d812      	bhi.n	80036ba <_realloc_r+0x5a>
 8003694:	4621      	mov	r1, r4
 8003696:	4640      	mov	r0, r8
 8003698:	f7ff ff6e 	bl	8003578 <_malloc_r>
 800369c:	4605      	mov	r5, r0
 800369e:	2800      	cmp	r0, #0
 80036a0:	d0ed      	beq.n	800367e <_realloc_r+0x1e>
 80036a2:	42bc      	cmp	r4, r7
 80036a4:	4622      	mov	r2, r4
 80036a6:	4631      	mov	r1, r6
 80036a8:	bf28      	it	cs
 80036aa:	463a      	movcs	r2, r7
 80036ac:	f7ff fed4 	bl	8003458 <memcpy>
 80036b0:	4631      	mov	r1, r6
 80036b2:	4640      	mov	r0, r8
 80036b4:	f7ff fef8 	bl	80034a8 <_free_r>
 80036b8:	e7e1      	b.n	800367e <_realloc_r+0x1e>
 80036ba:	4635      	mov	r5, r6
 80036bc:	e7df      	b.n	800367e <_realloc_r+0x1e>
	...

080036c0 <_sbrk_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	2300      	movs	r3, #0
 80036c4:	4d05      	ldr	r5, [pc, #20]	; (80036dc <_sbrk_r+0x1c>)
 80036c6:	4604      	mov	r4, r0
 80036c8:	4608      	mov	r0, r1
 80036ca:	602b      	str	r3, [r5, #0]
 80036cc:	f7fd fc2c 	bl	8000f28 <_sbrk>
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d102      	bne.n	80036da <_sbrk_r+0x1a>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	b103      	cbz	r3, 80036da <_sbrk_r+0x1a>
 80036d8:	6023      	str	r3, [r4, #0]
 80036da:	bd38      	pop	{r3, r4, r5, pc}
 80036dc:	20000148 	.word	0x20000148

080036e0 <__malloc_lock>:
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <__malloc_lock+0x8>)
 80036e2:	f000 b811 	b.w	8003708 <__retarget_lock_acquire_recursive>
 80036e6:	bf00      	nop
 80036e8:	2000014c 	.word	0x2000014c

080036ec <__malloc_unlock>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__malloc_unlock+0x8>)
 80036ee:	f000 b80c 	b.w	800370a <__retarget_lock_release_recursive>
 80036f2:	bf00      	nop
 80036f4:	2000014c 	.word	0x2000014c

080036f8 <_malloc_usable_size_r>:
 80036f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036fc:	1f18      	subs	r0, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bfbc      	itt	lt
 8003702:	580b      	ldrlt	r3, [r1, r0]
 8003704:	18c0      	addlt	r0, r0, r3
 8003706:	4770      	bx	lr

08003708 <__retarget_lock_acquire_recursive>:
 8003708:	4770      	bx	lr

0800370a <__retarget_lock_release_recursive>:
 800370a:	4770      	bx	lr

0800370c <_init>:
 800370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370e:	bf00      	nop
 8003710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003712:	bc08      	pop	{r3}
 8003714:	469e      	mov	lr, r3
 8003716:	4770      	bx	lr

08003718 <_fini>:
 8003718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371a:	bf00      	nop
 800371c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371e:	bc08      	pop	{r3}
 8003720:	469e      	mov	lr, r3
 8003722:	4770      	bx	lr
