Subho Chatterjee , Mitchelle Rasquinha , Sudhakar Yalamanchili , Saibal Mukhopadhyay, A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687489]
Subho Chatterjee , Sayeef Salahuddin , Satish Kumar , Saibal Mukhopadhyay, Analysis of thermal behaviors of spin-torque-transfer RAM: a simulation study, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840849]
Yiran Chen , Hai (Helen) Li , Xiaobin Wang , Wenzhong Zhu , Wei Xu , Tong Zhang, A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM), Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yiran Chen , Xiaobin Wang , Hai Li , Harry Liu , Dimitar V. Dimitrov, Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM), Proceedings of the 9th international symposium on Quality Electronic Design, p.684-690, March 17-19, 2008
Ting Yen Chiang , Kaustav Banerjee , Krishna C. Saraswat, Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Datta, D., Behin-Aein, B., Datta, S., and Salahuddin, S. 2011. Voltage asymmetry of spin-transfer torques. IEEE Trans. Nanotechnol. 11, 2, 261--272.
Diao, D., Li, Z., Wang, S., Ding, Y., Panchula, A., Chen, E., Wang, L.-C., and Huai, Y. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condens. Matter 19, 16.
Diao, Z., Panchula, A., et al. 2007. Spin transfer switching in dual MgO magnetic tunnel junctions. Appl. Phys. Lett. 90, 13.
Driskill-Smith, A. and Huai, Y. 2008 TTRAM: A new spin on universal memory. Future Fab Intl. Report.
Driskill-Smith, A., Watts, S., et al. 2010. Non-volatile spin-transfer torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability. In Proceedings of the IEEE International Memory Workshop.
Halupka, D., Huda, S., Song, W., Sheikholeslami, A., Tsunoda, K., Yoshida, C., and Aoki, M. 2010. Negative-resistance read and write schemes for STT-MRAM in 0.13<sub>Î¼m</sub> CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 256--257.
Harms, J. D., Ebrahimi, F., Yao, X., and Wang, J.-P. 2010. SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions. IEEE Trans. Electron Devices 57, 6, 1425--1430.
Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting. 459--462.
Huai, Y., Apalkov, D., Diao, Z., Ding, Y., Panchula, A., Pakala, M., Wang, L.-C., and Chen, E. 2006. Structure, materials and shape optimization of magnetic tunnel junction devices: Spin-transfer switching current reduction for future magnetoresistive random access memory application. Jpn J. Appl Phys, Part 1, 45, 5A, 3835--3841.
Huai, Y., Pakala, M., Diao, Z., and Ding, Y. 2005. Spin-transfer switching current distribution and reduction in magnetic tunneling junction-based structures. IEEE Trans. Magn. 41, 10, 2621--2626.
Ikeda, S., Hayakawa, J., Lee, Y. M., Matsukura, F.; Ohno, Y., Hanyu, T., and Ohno, H. 2007. Magnetic tunnel junctions for spintronic memories and beyond. IEEE Trans. Electron Devices 54, 5, 991--1002.
Kawahara, T., Takemura, R., et al. 2008. 2Mb SPRAM (spin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read. In Proceedings of the IEEE International Solid-State Circuits Conference.
Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391540]
Mazumdar, D., Liu, X., Schrag, B. D., Shen, W., Carter, M., and Xiao, G. 2007. Thermal stability, sensitivity and noise characteristics of MgO based magnetic tunnel junctions. J. Appl. Phys. 101, 09B502.
Raychowdhury, A., Somasekhar, D., Karnik, T., and De, V. Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.
Salahuddin, S. and Datta, D. 2006. Self-consistent simulation of quantum transport and magnetization dynamics in spin-torque based devices. Appl. Phys. Lett. 15, 153504.
Salahuddin, S. and Datta, D. 2006. Electrical detection of spin excitations. Phys. Rev. B 8, 081301.
Salahuddin, S., Datta, D., Srivastava, P., and Datta, S. 2007. Quantum transport simulation of tunneling based spin torque transfer (STT) devices: Design trade offs and torque efficiency. In Proceedings of the IEEE International Electron Devices Meeting. 121--124.
Tsuchida, K., Inaba, T., et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the IEEE International Solid-State Circuits Conference. 258--259.
Zhao, W., Belhaire, E., Mistral, Q., Chappert, C., Javerliac, V., Dieny, B., and Nicolle, E. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.
