Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FPGA_top.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGA_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus OutReceive<3 : 1> on block FPGA_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus I_UART_top/I_RX/Read_data<7 : 0> on
   block FPGA_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus I_AND/in_mat<1 : 0> on block FPGA_top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGA_top.edif ...
ngc2edif: Total memory usage is 4310336 kilobytes

