Subprocess had a non-zero exit.
Last 10 line(s):
7. Executing AST frontend in derive mode using pre-parsed AST for module `\raster'.
Generating RTLIL representation for module `\raster'.

7.1. Analyzing design hierarchy..
Top module:  \raster

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/pixel_processor.sv:119
ERROR: Assert `!source_offset && !id2ast->range_swapped' failed in frontends/ast/genrtlil.cc:1604.

Full log file: 'runs/RUN_2025-05-10_07-22-04/05-yosys-jsonheader/yosys-jsonheader.log'
