<profile>

<section name = "Vivado HLS Report for 'threshold'" level="0">
<item name = "Date">Thu Jun 01 00:37:47 2017
</item>
<item name = "Version">2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)</item>
<item name = "Project">Signal_Detection</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.35, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5400042, 5400042, 5400042, 5400042, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">5400001, 5400001, 11, 9, 1, 600000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 30</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 1911, 1775</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 227</column>
<column name="Register">-, -, 223, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 2, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="detect_calls_faddcud_U10">detect_calls_faddcud, 0, 2, 324, 424</column>
<column name="detect_calls_fdiveOg_U12">detect_calls_fdiveOg, 0, 0, 1436, 1026</column>
<column name="detect_calls_fmuldEe_U11">detect_calls_fmuldEe, 0, 3, 151, 325</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_98_p2">+, 0, 0, 20, 20, 1</column>
<column name="ap_block_state3">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_92_p2">icmp, 0, 0, 7, 20, 20</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="amplitude_V_blk_n">1, 2, 1, 2</column>
<column name="ap_NS_fsm">90, 51, 1, 51</column>
<column name="grp_fu_80_p0">32, 3, 32, 96</column>
<column name="grp_fu_80_p1">32, 3, 32, 96</column>
<column name="i_phi_fu_68_p4">20, 2, 20, 40</column>
<column name="i_reg_64">20, 2, 20, 40</column>
<column name="sum_reg_52">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_exitcond_reg_104">1, 0, 1, 0</column>
<column name="exitcond_reg_104">1, 0, 1, 0</column>
<column name="i_1_reg_108">20, 0, 20, 0</column>
<column name="i_reg_64">20, 0, 20, 0</column>
<column name="sum_reg_52">32, 0, 32, 0</column>
<column name="tmp_1_reg_128">32, 0, 32, 0</column>
<column name="tmp_2_reg_113">32, 0, 32, 0</column>
<column name="tmp_reg_123">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, threshold, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, threshold, return value</column>
<column name="amplitude_V_dout">in, 32, ap_fifo, amplitude_V, pointer</column>
<column name="amplitude_V_empty_n">in, 1, ap_fifo, amplitude_V, pointer</column>
<column name="amplitude_V_read">out, 1, ap_fifo, amplitude_V, pointer</column>
</table>
</item>
</section>
</profile>
