
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100276                       # Number of seconds simulated
sim_ticks                                100275530883                       # Number of ticks simulated
final_tick                               627269428161                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202337                       # Simulator instruction rate (inst/s)
host_op_rate                                   261980                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6362851                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907060                       # Number of bytes of host memory used
host_seconds                                 15759.53                       # Real time elapsed on the host
sim_insts                                  3188737864                       # Number of instructions simulated
sim_ops                                    4128679764                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2058752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1418112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1125760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4607744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1425920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1425920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16084                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11079                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8795                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35998                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11140                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11140                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20530951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14142154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11226667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45950831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17871                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14220019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14220019                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14220019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20530951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14142154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11226667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60170851                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240468900                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21933701                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17769588                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012057                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9006804                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282162                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464921                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91281                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185581783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121884133                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21933701                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747083                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26704497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6157311                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4048396                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11614915                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220434430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193729933     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485269      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959720      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592033      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994464      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553548      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185594      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741360      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13192509      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220434430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091212                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506860                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183520108                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6169594                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26600080                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86602                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4058040                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780747                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42288                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149478084                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4058040                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184023239                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1608166                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3157316                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26153321                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1434342                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149342625                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18812                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274844                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       182467                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210090983                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696861677                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696861677                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39395465                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37778                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21238                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4711273                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14515110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7216964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       135873                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601604                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148276436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139318882                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142207                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24702184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51317758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220434430                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160379314     72.76%     72.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25734477     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12482864      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332403      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7728278      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592063      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676362      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379483      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129186      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220434430                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400116     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137642     20.33%     79.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139115     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117009121     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112546      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021251      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159430      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139318882                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579363                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             676873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004858                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499891272                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173016854                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135747342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     139995755                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350478                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3281173                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1020                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       191238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4058040                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1055800                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96210                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148314193                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14515110                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7216964                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234298                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136781355                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12571918                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2537525                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730078                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19392534                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7158160                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568811                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135748129                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135747342                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80393698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221877926                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564511                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362333                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25506073                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015521                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216376390                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164798159     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24274553     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603189      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019082      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360193      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713136      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322584      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954702      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330792      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216376390                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330792                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362361054                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300689040                       # The number of ROB writes
system.switch_cpus0.timesIdled                3006292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20034470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.404689                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.404689                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415854                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415854                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616119154                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189058466                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138056006                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240468900                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18125548                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16088142                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1568008                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9535957                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9268217                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1157444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45434                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195208749                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             102575881                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18125548                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10425661                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20761493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4782702                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1890349                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11943575                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1562804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221067074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200305581     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          944298      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1764152      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1529432      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3060025      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3697350      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          891959      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          486752      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8387525      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221067074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075376                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426566                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193780874                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3333208                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20728970                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3202271                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1780604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     115579837                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3202271                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194014874                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1545634                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1087029                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20507231                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       710030                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     115483961                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         75160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       435221                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    152601418                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    522303961                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    522303961                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    126245180                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26356231                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15985                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7997                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2219076                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20011025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3577469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        64553                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       801437                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         115047330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15985                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        109277624                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66494                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17288834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36315730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221067074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174285042     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19630602      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10058404      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5783919      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6438670      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3215621      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1295896      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       301064      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        57856      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221067074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         203438     48.39%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152042     36.16%     84.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64944     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85854695     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       870967      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7988      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18984741     17.37%     96.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3559233      3.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     109277624                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454436                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             420424                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003847                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    440109240                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    132352420                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    106761590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     109698048                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       194647                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3314490                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        91883                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3202271                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1047764                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55398                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    115063315                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20011025                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3577469                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7997                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          480                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       710315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       940470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1650785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    108312184                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18752095                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       965440                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22311277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16728545                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3559182                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450421                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             106790478                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            106761590                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         61083185                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        141276091                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443973                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432367                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     85892523                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     96851785                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18213754                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1571798                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217864803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181526270     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13804247      6.34%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10740224      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2131144      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2697156      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       910836      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3873442      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       861670      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1319814      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217864803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     85892523                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      96851785                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20182118                       # Number of memory references committed
system.switch_cpus1.commit.loads             16696532                       # Number of loads committed
system.switch_cpus1.commit.membars               7988                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15267401                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         84274300                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1230290                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1319814                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           331610528                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          233333424                       # The number of ROB writes
system.switch_cpus1.timesIdled                5144263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19401826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           85892523                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             96851785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     85892523                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.799649                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.799649                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357188                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357188                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       501443818                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139375523                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122118406                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15976                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240468900                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19783188                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16171531                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926373                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8186189                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7771821                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2029599                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87713                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    190616785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111130770                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19783188                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9801420                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23157739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5333758                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4329075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11675024                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1928161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    221478806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198321067     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1114052      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1695148      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2319580      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2380541      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1989922      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1128144      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1663643      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10866709      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    221478806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082269                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462142                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       188437464                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6526292                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23096495                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        43583                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3374970                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3267545                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     136171486                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1298                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3374970                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       188969901                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1280729                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3903090                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22616580                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1333534                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     136084965                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1219                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        301532                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       532736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          961                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    189109159                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    633349413                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    633349413                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163580666                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25528485                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37480                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21511                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3872526                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12927850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7090463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1532157                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         135898652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37467                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        128949553                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25863                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15371652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36466563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5527                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    221478806                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271235                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    166941989     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22240173     10.04%     85.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11503852      5.19%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8658871      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6729294      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2707775      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1717791      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       870222      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108839      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    221478806                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23076     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         83699     36.74%     46.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121050     53.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108030445     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1998373      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15969      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11869367      9.20%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7035399      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     128949553                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.536242                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             227825                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    479631600                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    151308098                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127014444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129177378                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       301301                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2132976                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       171255                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3374970                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1006554                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       122538                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    135936119                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12927850                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7090463                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21497                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1121856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2216399                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127196844                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11192248                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1752709                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18225846                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17983110                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7033598                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.528953                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127014590                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127014444                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73113270                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        195828748                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.528195                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373353                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95801910                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117744435                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18199302                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1957969                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218103836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389728                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169966481     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23734256     10.88%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9021016      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4352462      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3603159      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2153486      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1823188      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       806737      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2643051      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218103836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95801910                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117744435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17714079                       # Number of memory references committed
system.switch_cpus2.commit.loads             10794871                       # Number of loads committed
system.switch_cpus2.commit.membars              15970                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16887147                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106130795                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2402470                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2643051                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           351404522                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          275262685                       # The number of ROB writes
system.switch_cpus2.timesIdled                2966450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18990094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95801910                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117744435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95801910                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.510064                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.510064                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.398396                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.398396                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       573295370                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176239325                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      126735243                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31940                       # number of misc regfile writes
system.l2.replacements                          35999                       # number of replacements
system.l2.tagsinuse                      32767.969198                       # Cycle average of tags in use
system.l2.total_refs                          1072623                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68767                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.597932                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           937.642667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.046629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5445.405418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.595738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4771.814995                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.116461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3812.108046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5505.719236                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6595.217281                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5670.302727                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028615                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.166181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.145624                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116336                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.168021                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.201270                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.173044                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57265                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32809                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        41541                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  131615                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52248                       # number of Writeback hits
system.l2.Writeback_hits::total                 52248                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32809                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131615                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57265                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32809                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41541                       # number of overall hits
system.l2.overall_hits::total                  131615                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16084                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11079                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8788                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35991                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16084                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11079                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8795                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35998                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16084                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11079                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8795                       # number of overall misses
system.l2.overall_misses::total                 35998                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1854157                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2634498968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2133877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1814203843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1965651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1443630848                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5898287344                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1076722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1076722                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1854157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2634498968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2133877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1814203843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1965651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1444707570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5899364066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1854157                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2634498968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2133877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1814203843                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1965651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1444707570                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5899364066                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        43888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        50329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52248                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52248                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        43888                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167613                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        43888                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167613                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.174611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214736                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.252438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.174726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214769                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.252438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.174726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214769                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 142627.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163796.255160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152419.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163751.587959                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151203.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164272.968594                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163882.285683                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 153817.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153817.428571                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 142627.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163796.255160                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152419.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163751.587959                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151203.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164264.646958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163880.328518                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 142627.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163796.255160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152419.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163751.587959                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151203.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164264.646958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163880.328518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11140                       # number of writebacks
system.l2.writebacks::total                     11140                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35991                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35998                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1095879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1697310906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1317857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1168594230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1208369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    931503718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3801030959                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       667904                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       667904                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1095879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1697310906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1317857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1168594230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1208369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    932171622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3801698863                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1095879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1697310906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1317857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1168594230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1208369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    932171622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3801698863                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214736                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.252438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.174726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.252438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.174726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214769                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84298.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105527.910097                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94132.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105478.313025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92951.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105997.236914                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105610.595955                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 95414.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95414.857143                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 84298.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105527.910097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94132.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105478.313025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92951.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105988.814326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105608.613340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 84298.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105527.910097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94132.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105478.313025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92951.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105988.814326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105608.613340                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996637                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011622524                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060331.006110                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996637                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11614900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11614900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11614900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11614900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11614900                       # number of overall hits
system.cpu0.icache.overall_hits::total       11614900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2352432                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2352432                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2352432                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2352432                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2352432                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2352432                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11614915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11614915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11614915                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11614915                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11614915                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11614915                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156828.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156828.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156828.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156828.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156828.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156828.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1962057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1962057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1962057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1962057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1962057                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1962057                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150927.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 150927.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 150927.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 150927.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 150927.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 150927.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73349                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73605                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2438.415651                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.021874                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.978126                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902429                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097571                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9414012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9414012                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20979                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406670                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406670                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406670                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406670                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180478                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180478                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180478                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180478                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180478                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18603949187                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18603949187                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18603949187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18603949187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18603949187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18603949187                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16587148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16587148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16587148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16587148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018811                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018811                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010881                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010881                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103081.534519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103081.534519                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103081.534519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103081.534519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103081.534519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103081.534519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20364                       # number of writebacks
system.cpu0.dcache.writebacks::total            20364                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107129                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107129                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107129                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73349                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73349                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73349                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6540918303                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6540918303                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6540918303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6540918303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6540918303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6540918303                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89175.289411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89175.289411                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89175.289411                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89175.289411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89175.289411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89175.289411                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.498808                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920872987                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702168.182994                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.498808                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021633                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866184                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11943559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11943559                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11943559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11943559                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11943559                       # number of overall hits
system.cpu1.icache.overall_hits::total       11943559                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2647214                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2647214                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2647214                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2647214                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2647214                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2647214                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11943575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11943575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11943575                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11943575                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11943575                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11943575                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165450.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165450.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165450.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165450.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165450.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165450.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2259814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2259814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2259814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2259814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2259814                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2259814                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161415.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161415.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161415.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161415.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161415.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161415.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43888                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225845733                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 44144                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5116.113923                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.841678                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.158322                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.819694                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.180306                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17103545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17103545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3469565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3469565                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7999                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7999                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7988                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7988                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20573110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20573110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20573110                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20573110                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       158945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       158945                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158945                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158945                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158945                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158945                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16330902294                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16330902294                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16330902294                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16330902294                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16330902294                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16330902294                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17262490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17262490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3469565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3469565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7988                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7988                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20732055                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20732055                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20732055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20732055                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009208                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007667                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102745.618258                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102745.618258                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102745.618258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102745.618258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102745.618258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102745.618258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8959                       # number of writebacks
system.cpu1.dcache.writebacks::total             8959                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       115057                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       115057                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       115057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       115057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       115057                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       115057                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43888                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43888                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43888                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4056183454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4056183454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4056183454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4056183454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4056183454                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4056183454                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92421.241661                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92421.241661                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92421.241661                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92421.241661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92421.241661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92421.241661                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.996624                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009828740                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2048334.158215                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996624                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11675006                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11675006                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11675006                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11675006                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11675006                       # number of overall hits
system.cpu2.icache.overall_hits::total       11675006                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2853423                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2853423                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2853423                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2853423                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2853423                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2853423                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11675024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11675024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11675024                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11675024                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11675024                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11675024                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158523.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158523.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158523.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158523.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158523.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158523.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2074708                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2074708                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2074708                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2074708                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2074708                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2074708                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159592.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159592.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159592.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159592.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159592.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159592.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50336                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170892477                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50592                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3377.855728                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.202386                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.797614                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910947                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089053                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8213590                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8213590                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6883447                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6883447                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16765                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16765                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15970                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15970                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15097037                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15097037                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15097037                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15097037                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143154                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143154                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2848                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       146002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       146002                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14680745839                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14680745839                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    413249052                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    413249052                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15093994891                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15093994891                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15093994891                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15093994891                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8356744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8356744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6886295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6886295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15243039                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15243039                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15243039                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15243039                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017130                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017130                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000414                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009578                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009578                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009578                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009578                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102552.117573                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102552.117573                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 145101.492978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 145101.492978                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103382.110457                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103382.110457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103382.110457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103382.110457                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       656157                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 109359.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22925                       # number of writebacks
system.cpu2.dcache.writebacks::total            22925                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        92825                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        92825                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2841                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2841                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        95666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        95666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        95666                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        95666                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50329                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50329                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50336                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50336                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50336                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50336                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4254621976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4254621976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1134822                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1134822                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4255756798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4255756798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4255756798                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4255756798                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006023                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006023                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003302                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003302                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003302                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003302                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84536.191381                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84536.191381                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 162117.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 162117.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84546.980253                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84546.980253                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84546.980253                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84546.980253                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
