{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433498614078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433498614078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 11:03:33 2015 " "Processing started: Fri Jun 05 11:03:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433498614078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433498614078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_synthesizer -c DE1_synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_synthesizer -c DE1_synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433498614078 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1433498614365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433498614651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_synthesizer.v 1 1 " "Using design file de1_synthesizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_synthesizer " "Found entity 1: DE1_synthesizer" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK de1_synthesizer.v(176) " "Verilog HDL Implicit Net warning at de1_synthesizer.v(176): created implicit net for \"VGA_CLK\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433498614739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_synthesizer " "Elaborating entity \"DE1_synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433498614741 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] de1_synthesizer.v(78) " "Output port \"LEDR\[5..0\]\" at de1_synthesizer.v(78) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614794 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_synthesizer.v(84) " "Output port \"DRAM_ADDR\" at de1_synthesizer.v(84) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614794 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR de1_synthesizer.v(97) " "Output port \"FL_ADDR\" at de1_synthesizer.v(97) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614794 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de1_synthesizer.v(104) " "Output port \"SRAM_ADDR\" at de1_synthesizer.v(104) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2..0\] de1_synthesizer.v(129) " "Output port \"VGA_R\[2..0\]\" at de1_synthesizer.v(129) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[2..0\] de1_synthesizer.v(130) " "Output port \"VGA_G\[2..0\]\" at de1_synthesizer.v(130) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[2..0\] de1_synthesizer.v(131) " "Output port \"VGA_B\[2..0\]\" at de1_synthesizer.v(131) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de1_synthesizer.v(80) " "Output port \"UART_TXD\" at de1_synthesizer.v(80) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_synthesizer.v(85) " "Output port \"DRAM_LDQM\" at de1_synthesizer.v(85) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_synthesizer.v(86) " "Output port \"DRAM_UDQM\" at de1_synthesizer.v(86) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_synthesizer.v(87) " "Output port \"DRAM_WE_N\" at de1_synthesizer.v(87) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_synthesizer.v(88) " "Output port \"DRAM_CAS_N\" at de1_synthesizer.v(88) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_synthesizer.v(89) " "Output port \"DRAM_RAS_N\" at de1_synthesizer.v(89) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_synthesizer.v(90) " "Output port \"DRAM_CS_N\" at de1_synthesizer.v(90) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 de1_synthesizer.v(91) " "Output port \"DRAM_BA_0\" at de1_synthesizer.v(91) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614795 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 de1_synthesizer.v(92) " "Output port \"DRAM_BA_1\" at de1_synthesizer.v(92) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_synthesizer.v(93) " "Output port \"DRAM_CLK\" at de1_synthesizer.v(93) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_synthesizer.v(94) " "Output port \"DRAM_CKE\" at de1_synthesizer.v(94) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de1_synthesizer.v(98) " "Output port \"FL_WE_N\" at de1_synthesizer.v(98) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N de1_synthesizer.v(99) " "Output port \"FL_RST_N\" at de1_synthesizer.v(99) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de1_synthesizer.v(100) " "Output port \"FL_OE_N\" at de1_synthesizer.v(100) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de1_synthesizer.v(101) " "Output port \"FL_CE_N\" at de1_synthesizer.v(101) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N de1_synthesizer.v(105) " "Output port \"SRAM_UB_N\" at de1_synthesizer.v(105) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N de1_synthesizer.v(106) " "Output port \"SRAM_LB_N\" at de1_synthesizer.v(106) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N de1_synthesizer.v(107) " "Output port \"SRAM_WE_N\" at de1_synthesizer.v(107) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N de1_synthesizer.v(108) " "Output port \"SRAM_CE_N\" at de1_synthesizer.v(108) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N de1_synthesizer.v(109) " "Output port \"SRAM_OE_N\" at de1_synthesizer.v(109) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de1_synthesizer.v(114) " "Output port \"SD_CLK\" at de1_synthesizer.v(114) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO de1_synthesizer.v(125) " "Output port \"TDO\" at de1_synthesizer.v(125) has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433498614796 "|DE1_synthesizer"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut_4.v 1 1 " "Using design file seg7_lut_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Found entity 1: SEG7_LUT_4" {  } { { "seg7_lut_4.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/seg7_lut_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_4 SEG7_LUT_4:u0 " "Elaborating entity \"SEG7_LUT_4\" for hierarchy \"SEG7_LUT_4:u0\"" {  } { { "de1_synthesizer.v" "u0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_4:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_4:u0\|SEG7_LUT:u0\"" {  } { { "seg7_lut_4.v" "u0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/seg7_lut_4.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_audio_pll.v 1 1 " "Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "vga_audio_pll.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_audio_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "de1_synthesizer.v" "u1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_audio_pll.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_audio_pll.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1433498614892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433498614893 ""}  } { { "vga_audio_pll.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_audio_pll.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1433498614893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_av_config.v 1 1 " "Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "i2c_av_config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "de1_synthesizer.v" "u7" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_av_config.v(53) " "Verilog HDL assignment warning at i2c_av_config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "i2c_av_config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_av_config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614908 "|DE1_synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_av_config.v(101) " "Verilog HDL assignment warning at i2c_av_config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "i2c_av_config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_av_config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614908 "|DE1_synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "i2c_av_config.v" "u0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_av_config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614921 "|DE1_synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614921 "|DE1_synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614921 "|DE1_synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound1.v 1 1 " "Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Found entity 1: demo_sound1" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 demo_sound1:dd1 " "Elaborating entity \"demo_sound1\" for hierarchy \"demo_sound1:dd1\"" {  } { { "de1_synthesizer.v" "dd1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound1.v(63) " "Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound1.v(62) " "Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(130) " "Verilog HDL assignment warning at demo_sound1.v(130): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound1.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614950 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound1.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound1.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound1.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound1.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound1.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound1.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound1.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614951 "|DE1_synthesizer|demo_sound1:dd1"}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound2.v 1 1 " "Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Found entity 1: demo_sound2" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 demo_sound2:dd2 " "Elaborating entity \"demo_sound2\" for hierarchy \"demo_sound2:dd2\"" {  } { { "de1_synthesizer.v" "dd2" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614971 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound2.v(63) " "Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound2.v(62) " "Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(136) " "Verilog HDL assignment warning at demo_sound2.v(136): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound2.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound2.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound2.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound2.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound2.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614972 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound2.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614973 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound2.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614973 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound2.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433498614973 "|DE1_synthesizer|demo_sound2:dd2"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_KEYBOARD " "Found entity 1: PS2_KEYBOARD" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498614982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498614982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_KEYBOARD PS2_KEYBOARD:keyboard " "Elaborating entity \"PS2_KEYBOARD\" for hierarchy \"PS2_KEYBOARD:keyboard\"" {  } { { "de1_synthesizer.v" "keyboard" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498614984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(19) " "Verilog HDL assignment warning at ps2_keyboard.v(19): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(24) " "Verilog HDL assignment warning at ps2_keyboard.v(24): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(31) " "Verilog HDL assignment warning at ps2_keyboard.v(31): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(49) " "Verilog HDL assignment warning at ps2_keyboard.v(49): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(66) " "Verilog HDL assignment warning at ps2_keyboard.v(66): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(90) " "Verilog HDL assignment warning at ps2_keyboard.v(90): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(92) " "Verilog HDL assignment warning at ps2_keyboard.v(92): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(112) " "Verilog HDL assignment warning at ps2_keyboard.v(112): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(115) " "Verilog HDL assignment warning at ps2_keyboard.v(115): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[9..8\] 0 ps2_keyboard.v(35) " "Net \"keycode_o\[9..8\]\" at ps2_keyboard.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433498614996 "|DE1_synthesizer|PS2_KEYBOARD:keyboard"}
{ "Warning" "WSGN_SEARCH_FILE" "staff.v 1 1 " "Using design file staff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Found entity 1: staff" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff staff:st1 " "Elaborating entity \"staff\" for hierarchy \"staff:st1\"" {  } { { "de1_synthesizer.v" "st1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(23) " "Verilog HDL assignment warning at staff.v(23): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615025 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(24) " "Verilog HDL assignment warning at staff.v(24): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615025 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(25) " "Verilog HDL assignment warning at staff.v(25): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615025 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615025 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(50) " "Verilog HDL assignment warning at staff.v(50): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615025 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(51) " "Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(52) " "Verilog HDL assignment warning at staff.v(52): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(53) " "Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(54) " "Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(55) " "Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(56) " "Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(57) " "Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(58) " "Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(59) " "Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(60) " "Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(67) " "Verilog HDL assignment warning at staff.v(67): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(68) " "Verilog HDL assignment warning at staff.v(68): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(69) " "Verilog HDL assignment warning at staff.v(69): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615026 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(70) " "Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(71) " "Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(72) " "Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(73) " "Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(74) " "Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(75) " "Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(77) " "Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(102) " "Verilog HDL assignment warning at staff.v(102): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(103) " "Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(104) " "Verilog HDL assignment warning at staff.v(104): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(105) " "Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(106) " "Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(107) " "Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615027 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(108) " "Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(109) " "Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(110) " "Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(111) " "Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(112) " "Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(119) " "Verilog HDL assignment warning at staff.v(119): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(120) " "Verilog HDL assignment warning at staff.v(120): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(121) " "Verilog HDL assignment warning at staff.v(121): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(122) " "Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(123) " "Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(124) " "Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(125) " "Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(126) " "Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(127) " "Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615028 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(129) " "Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(154) " "Verilog HDL assignment warning at staff.v(154): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(155) " "Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(156) " "Verilog HDL assignment warning at staff.v(156): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(157) " "Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(158) " "Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(159) " "Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(160) " "Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(161) " "Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(162) " "Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(163) " "Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(164) " "Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(171) " "Verilog HDL assignment warning at staff.v(171): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615029 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(172) " "Verilog HDL assignment warning at staff.v(172): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(173) " "Verilog HDL assignment warning at staff.v(173): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(174) " "Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(175) " "Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(176) " "Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(177) " "Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(178) " "Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(179) " "Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(181) " "Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(206) " "Verilog HDL assignment warning at staff.v(206): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(207) " "Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(208) " "Verilog HDL assignment warning at staff.v(208): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(209) " "Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(210) " "Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(211) " "Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615030 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(212) " "Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(213) " "Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(214) " "Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(215) " "Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(216) " "Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(223) " "Verilog HDL assignment warning at staff.v(223): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(224) " "Verilog HDL assignment warning at staff.v(224): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(225) " "Verilog HDL assignment warning at staff.v(225): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(226) " "Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(227) " "Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(228) " "Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(229) " "Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(230) " "Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(231) " "Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615031 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(233) " "Verilog HDL assignment warning at staff.v(233): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(292) " "Verilog HDL assignment warning at staff.v(292): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(294) " "Verilog HDL assignment warning at staff.v(294): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(314) " "Verilog HDL assignment warning at staff.v(314): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(372) " "Verilog HDL assignment warning at staff.v(372): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(374) " "Verilog HDL assignment warning at staff.v(374): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(390) " "Verilog HDL assignment warning at staff.v(390): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615032 "|DE1_synthesizer|staff:st1"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_time_generator.v 1 1 " "Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator staff:st1\|vga_time_generator:vga0 " "Elaborating entity \"vga_time_generator\" for hierarchy \"staff:st1\|vga_time_generator:vga0\"" {  } { { "staff.v" "vga0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(25) " "Verilog HDL assignment warning at vga_time_generator.v(25): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(32) " "Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(36) " "Verilog HDL warning at vga_time_generator.v(36): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 36 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(46) " "Verilog HDL assignment warning at vga_time_generator.v(46): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(53) " "Verilog HDL assignment warning at vga_time_generator.v(53): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(57) " "Verilog HDL warning at vga_time_generator.v(57): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 57 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(72) " "Verilog HDL assignment warning at vga_time_generator.v(72): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(77) " "Verilog HDL assignment warning at vga_time_generator.v(77): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/vga_time_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615059 "|DE1_synthesizer|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_white.v 1 1 " "Using design file bar_white.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_white " "Found entity 1: bar_white" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_white staff:st1\|bar_white:bar1 " "Elaborating entity \"bar_white\" for hierarchy \"staff:st1\|bar_white:bar1\"" {  } { { "staff.v" "bar1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_white.v(22) " "Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(23) " "Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(24) " "Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(25) " "Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(26) " "Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(27) " "Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(28) " "Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(29) " "Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(30) " "Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(31) " "Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615073 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(32) " "Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(33) " "Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(34) " "Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(35) " "Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(36) " "Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(37) " "Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_white.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615074 "|DE1_synthesizer|staff:st1|bar_white:bar1"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_big.v 1 1 " "Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_big " "Found entity 1: bar_big" {  } { { "bar_big.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_big.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_big staff:st1\|bar_big:b0 " "Elaborating entity \"bar_big\" for hierarchy \"staff:st1\|bar_big:b0\"" {  } { { "staff.v" "b0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_big.v(12) " "Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bar_big.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_big.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615085 "|DE1_synthesizer|staff:st1|bar_big:b0"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_blank.v 1 1 " "Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_blank " "Found entity 1: bar_blank" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_blank staff:st1\|bar_blank:bar_blank1 " "Elaborating entity \"bar_blank\" for hierarchy \"staff:st1\|bar_blank:bar_blank1\"" {  } { { "staff.v" "bar_blank1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/staff.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_blank.v(17) " "Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(19) " "Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(20) " "Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(21) " "Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(22) " "Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(23) " "Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(24) " "Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(25) " "Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(26) " "Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(27) " "Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(28) " "Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(29) " "Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/bar_blank.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615099 "|DE1_synthesizer|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WSGN_SEARCH_FILE" "adio_codec.v 1 1 " "Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:ad1 " "Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:ad1\"" {  } { { "de1_synthesizer.v" "ad1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615128 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433498615129 "|DE1_synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_string.v 1 1 " "Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "wave_gen_string.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string adio_codec:ad1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "adio_codec.v" "r1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615143 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615157 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615157 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615157 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615158 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615159 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615160 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615161 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615162 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615162 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615162 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1433498615162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_brass.v 1 1 " "Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "wave_gen_brass.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433498615163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1433498615163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass adio_codec:ad1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "adio_codec.v" "s1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/adio_codec.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433498615164 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r4\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r3\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s2\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r2\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s1\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r1\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433498616572 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1433498616572 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1433498619320 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 137 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433498619359 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1433498619359 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 112 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1433498619359 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 113 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1433498619359 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1433498619359 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 116 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1433498619387 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1433498619387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[3\] " "Latch demo_sound1:dd1\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619424 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[6\] " "Latch demo_sound1:dd1\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619424 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[5\] " "Latch demo_sound1:dd1\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619425 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[4\] " "Latch demo_sound1:dd1\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619425 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[7\] " "Latch demo_sound1:dd1\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619425 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[2\] " "Latch demo_sound1:dd1\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619426 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[0\] " "Latch demo_sound1:dd1\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619426 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[1\] " "Latch demo_sound1:dd1\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619426 ""}  } { { "demo_sound1.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[3\] " "Latch demo_sound2:dd2\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619426 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[6\] " "Latch demo_sound2:dd2\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619427 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[5\] " "Latch demo_sound2:dd2\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619427 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[4\] " "Latch demo_sound2:dd2\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619427 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[7\] " "Latch demo_sound2:dd2\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619428 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[2\] " "Latch demo_sound2:dd2\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619428 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[0\] " "Latch demo_sound2:dd2\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619428 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[1\] " "Latch demo_sound2:dd2\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1433498619428 ""}  } { { "demo_sound2.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1433498619428 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2_keyboard.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/ps2_keyboard.v" 101 -1 0 } } { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 72 -1 0 } } { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 63 -1 0 } } { "i2c_controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/i2c_controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1433498619437 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1433498619438 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433498620723 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1433498620723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433498620731 "|DE1_synthesizer|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1433498620731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1433498627603 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1433498627885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1433498627987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1433498627987 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_synthesizer.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/DE1_synthesizer/de1_synthesizer.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433498628192 "|DE1_synthesizer|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1433498628192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1856 " "Implemented 1856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1433498628194 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1433498628194 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "118 " "Implemented 118 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1433498628194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1572 " "Implemented 1572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1433498628194 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1433498628194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1433498628194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 461 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433498628281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 11:03:48 2015 " "Processing ended: Fri Jun 05 11:03:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433498628281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433498628281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433498628281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433498628281 ""}
