# Generated by Yosys 0.47 (git sha1 647d61dd9, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 7
attribute \hdlname "counter_4_16"
attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:1.1-32.10"
module \counter_4_16
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.22"
  wire width 4 $0\n20_q[3:0]
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21.18-21.41"
  wire width 4 $add$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21$3_Y
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19.18-19.42"
  wire $eq$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19$2_Y
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23.18-23.41"
  wire width 4 $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23$4_Y
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25.18-25.63"
  wire width 4 $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25$5_Y
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:2.11-2.18"
  wire input 1 \clock_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:6.14-6.27"
  wire width 4 \counter_value
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:5.17-5.32"
  wire width 4 output 4 \counter_value_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:4.11-4.19"
  wire input 3 \enable_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:8.8-8.13"
  wire \n13_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:9.14-9.19"
  wire width 4 \n15_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:10.14-10.19"
  wire width 4 \n17_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:11.14-11.19"
  wire width 4 \n19_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:12.13-12.18"
  wire width 4 \n20_q
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:7.14-7.32"
  wire width 4 \next_counter_value
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:3.11-3.18"
  wire input 2 \reset_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21.18-21.41"
  cell $add $add$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \counter_value
    connect \B 4'0001
    connect \Y $add$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21$3_Y
  end
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19.18-19.42"
  cell $eq $eq$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \counter_value
    connect \B 4'1111
    connect \Y $eq$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19$2_Y
  end
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23.18-23.41"
  cell $mux $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23$4
    parameter \WIDTH 4
    connect \A \n15_o
    connect \B 4'0000
    connect \S \n13_o
    connect \Y $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23$4_Y
  end
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25.18-25.63"
  cell $mux $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25$5
    parameter \WIDTH 4
    connect \A \counter_value
    connect \B \next_counter_value
    connect \S \enable_i
    connect \Y $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25$5_Y
  end
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.22"
  process $proc$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27$6
    assign $0\n20_q[3:0] \n20_q
    attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:28.5-31.22"
    switch \reset_i
      attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:28.9-28.16"
      case 1'1
        assign $0\n20_q[3:0] 4'0000
      attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:30.5-30.9"
      case 
        assign $0\n20_q[3:0] \n19_o
    end
    sync posedge \clock_i
      update \n20_q $0\n20_q[3:0]
    sync posedge \reset_i
      update \n20_q $0\n20_q[3:0]
  end
  connect \counter_value_o \counter_value
  connect \counter_value \n20_q
  connect \next_counter_value \n17_o
  connect \n13_o $eq$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:19$2_Y
  connect \n15_o $add$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:21$3_Y
  connect \n17_o $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:23$4_Y
  connect \n19_o $ternary$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:25$5_Y
end
attribute \hdlname "counter_board"
attribute \top 1
attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:34.1-53.10"
module \counter_board
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:35.11-35.18"
  wire input 1 \clock_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:38.17-38.32"
  wire width 4 output 4 \counter_value_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:37.11-37.19"
  wire input 3 \enable_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:40.8-40.12"
  wire \n1_o
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:36.11-36.20"
  wire input 2 \reset_n_i
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:46.17-46.27"
  cell $not $not$/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:46$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_n_i
    connect \Y \n1_o
  end
  attribute \module_not_derived 1
  attribute \src "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:48.16-52.49"
  cell \counter_4_16 \counter_0
    connect \clock_i \clock_i
    connect \counter_value_o \counter_value_o
    connect \enable_i \enable_i
    connect \reset_i \n1_o
  end
end
attribute \blackbox 1
module \sg13g2_a21o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sg13g2_a21o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sg13g2_a21oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sg13g2_a21oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sg13g2_a221oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire input 6 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sg13g2_a22oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sg13g2_and2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sg13g2_and2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sg13g2_and3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sg13g2_and3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sg13g2_and4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sg13g2_and4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sg13g2_antennanp
  wire input 1 \A
end
attribute \blackbox 1
module \sg13g2_buf_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_buf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_buf_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_buf_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_buf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_decap_4
end
attribute \blackbox 1
module \sg13g2_decap_8
end
attribute \blackbox 1
module \sg13g2_dfrbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dfrbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dlhq_1
  wire input 1 \D
  wire input 3 \GATE
  wire output 2 \Q
end
attribute \blackbox 1
module \sg13g2_dlhr_1
  wire input 1 \D
  wire input 5 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dlhrq_1
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dllr_1
  wire input 1 \D
  wire input 5 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dllrq_1
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sg13g2_dlygate4sd1_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_dlygate4sd2_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_dlygate4sd3_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_ebufn_2
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_ebufn_4
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_ebufn_8
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_einvn_2
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_einvn_4
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_einvn_8
  wire input 1 \A
  wire input 3 \TE_B
  wire output 2 \Z
end
attribute \blackbox 1
module \sg13g2_fill_1
end
attribute \blackbox 1
module \sg13g2_fill_2
end
attribute \blackbox 1
module \sg13g2_fill_4
end
attribute \blackbox 1
module \sg13g2_fill_8
end
attribute \blackbox 1
module \sg13g2_inv_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_inv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_inv_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_inv_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_inv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_lgcp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sg13g2_mux2_1
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_mux2_2
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sg13g2_mux4_1
  wire input 4 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sg13g2_nand2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_nand2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_nand2b_1
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_nand2b_2
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_nand3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sg13g2_nand3b_1
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_nand4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sg13g2_nor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_nor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_nor2b_1
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_nor2b_2
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sg13g2_nor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sg13g2_nor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sg13g2_nor4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sg13g2_nor4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sg13g2_o21ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sg13g2_or2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sg13g2_or2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sg13g2_or3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sg13g2_or3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sg13g2_or4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sg13g2_or4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sg13g2_sdfbbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SCD
  wire input 7 \SCE
  wire input 8 \SET_B
end
attribute \blackbox 1
module \sg13g2_sighold
  wire inout 1 \SH
end
attribute \blackbox 1
module \sg13g2_slgcp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sg13g2_tiehi
  wire output 1 \L_HI
end
attribute \blackbox 1
module \sg13g2_tielo
  wire output 1 \L_LO
end
attribute \blackbox 1
module \sg13g2_xnor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sg13g2_xor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
