{"hands_on_practices": [{"introduction": "Understanding the output voltage levels of a logic gate is the first step in analyzing its performance. This exercise focuses on the \"pull-up\" portion of the totem-pole stage, which is responsible for creating a logic HIGH signal. By applying basic circuit principles to a simplified model, you will calculate the typical output HIGH voltage ($V_{OH}$), accounting for the inherent voltage drops across the active semiconductor components that connect the output to the supply voltage [@problem_id:1972524]. This practice provides a crucial first approximation for the output characteristics of a standard TTL gate.", "problem": "Consider a standard Transistor-Transistor Logic (TTL) gate featuring a totem-pole output stage. You are tasked with estimating the typical output HIGH voltage, $V_{OH}$, for this gate when it is not connected to any load (an open-circuit condition).\n\nFor the output to be in the HIGH state, the internal logic of the gate drives the totem-pole stage such that the upper pull-up transistor is active, and the lower pull-down transistor is in cutoff. In this configuration, the upper transistor, a Bipolar Junction Transistor (BJT), acts as an emitter-follower. A widely used simplified model for analysis under no-load conditions assumes that the base of this pull-up transistor is biased at the supply potential, $V_{CC}$. The output terminal is connected to the emitter of this transistor through a series diode.\n\nGiven the following parameters for the circuit:\n- Supply voltage: $V_{CC} = 5.0 \\, \\text{V}$\n- Forward voltage drop across the base-emitter junction of the active pull-up transistor: $V_{BE(on)} = 0.7 \\, \\text{V}$\n- Forward voltage drop across the series diode: $V_{D(on)} = 0.7 \\, \\text{V}$\n\nDetermine the value of $V_{OH}$. Express your answer in volts (V), rounded to two significant figures.", "solution": "The problem requires us to calculate the output HIGH voltage, $V_{OH}$, of a TTL totem-pole output stage under a no-load condition. We can determine this voltage by analyzing the potential drops along the path from a point of known voltage to the output terminal.\n\nAccording to the problem description, when the output is HIGH, the upper pull-up transistor is active and its base is held at the supply potential, $V_{CC}$. The output terminal, where $V_{OH}$ is measured, is connected to the emitter of this transistor through a series diode. This establishes a path from the base of the transistor to the output. We can apply Kirchhoff's Voltage Law (KVL) along this path.\n\nLet's denote the voltage at the base of the pull-up transistor as $V_{base}$. The problem states that for this simplified model, $V_{base} = V_{CC}$. The path from the base to the output involves two voltage drops in series: the base-emitter junction of the transistor, $V_{BE(on)}$, and the forward-biased series diode, $V_{D(on)}$.\n\nThe KVL equation for this path can be written as:\n$$V_{base} - V_{BE(on)} - V_{D(on)} = V_{OH}$$\n\nWe are given the following values:\n$V_{CC} = 5.0 \\, \\text{V}$\n$V_{BE(on)} = 0.7 \\, \\text{V}$\n$V_{D(on)} = 0.7 \\, \\text{V}$\n\nSubstituting the value of $V_{base} = V_{CC}$ into our KVL equation, we get:\n$$V_{OH} = V_{CC} - V_{BE(on)} - V_{D(on)}$$\n\nNow, we can substitute the numerical values into this expression to find $V_{OH}$:\n$$V_{OH} = 5.0 \\, \\text{V} - 0.7 \\, \\text{V} - 0.7 \\, \\text{V}$$\n$$V_{OH} = 5.0 \\, \\text{V} - 1.4 \\, \\text{V}$$\n$$V_{OH} = 3.6 \\, \\text{V}$$\n\nThe problem requires the answer to be rounded to two significant figures. Our calculated value, $3.6 \\, \\text{V}$, already has two significant figures. Therefore, no further rounding is needed. The unit is volts (V) as specified.", "answer": "$$\\boxed{3.6}$$", "id": "1972524"}, {"introduction": "Complementing the analysis of the HIGH state, this next practice examines the gate's performance in the logic LOW state. A key function of the pull-down transistor is to \"sink\" current from a load while maintaining a low output voltage ($V_{OL}$). This thought experiment explores the practical limitations of this function by simulating the degradation of a critical transistor parameter, its DC current gain ($\\beta_F$). By analyzing this scenario, you will see how device characteristics directly impact the gate's ability to hold a valid logic LOW under load, moving from an ideal model to a more realistic analysis of circuit behavior [@problem_id:1972489].", "problem": "Consider the output stage of a Transistor-Transistor Logic (TTL) gate where the NPN pull-down transistor is responsible for sinking current to establish the logic LOW level. The output terminal of the gate is connected to a load resistor, $R_L$, which is in turn connected to the main supply voltage, $V_{CC}$. The base of this NPN pull-down transistor is driven by a constant current source providing a current $I_B$. The circuit and transistor parameters are provided below:\n\n- Supply Voltage: $V_{CC} = 5.00$ V\n- Load Resistor: $R_L = 300 \\, \\Omega$\n- Constant Base Drive Current: $I_B = 1.00$ mA\n- Collector-Emitter Saturation Voltage: $V_{CE,sat} = 0.20$ V\n\nInitially, the transistor has a high current gain, ensuring it operates in deep saturation when sinking current for a LOW output. Over an extended period of operation, device degradation causes the DC current gain, $\\beta_F$, of this pull-down transistor to drop significantly to a value of $10.0$.\n\nAssuming that the transistor's behavior can be modeled by an ideal switch in saturation (where $V_{CE} = V_{CE,sat}$) and an ideal current-controlled current source in the forward-active region (where $I_C = \\beta_F I_B$), calculate the new output LOW voltage, $V_{OL}$, under this degraded condition. Express your answer in volts (V), rounded to three significant figures.", "solution": "The output node is the NPN collector; with the emitter at ground, the LOW-level output voltage equals the collector voltage: $V_{OL} = V_{C} = V_{CE}$.\n\nFirst, determine the collector current required to hold the transistor in saturation at $V_{CE,sat}$ using Ohmâ€™s law for the load:\n$$\nI_{\\text{req}}=\\frac{V_{CC}-V_{CE,sat}}{R_{L}}.\n$$\nSubstituting the given values,\n$$\nI_{\\text{req}}=\\frac{5.00-0.20}{300}=0.0160 \\text{ A}.\n$$\n\nThe degraded transistor can provide at most the forward-active collector current\n$$\nI_{C}=\\beta_{F} I_{B}=10.0 \\times 1.00 \\times 10^{-3}=0.0100 \\text{ A}.\n$$\nSince $I_{C}<I_{\\text{req}}$, the device cannot remain in saturation and operates in the forward-active region.\n\nApply KCL at the output node: the load current equals the collector current,\n$$\n\\frac{V_{CC}-V_{OL}}{R_{L}}=I_{C}.\n$$\nSolve for $V_{OL}$:\n$$\nV_{OL}=V_{CC}-R_{L} I_{C}.\n$$\nSubstitute numerical values:\n$$\nV_{OL}=5.00-300 \\times 0.0100=5.00-3.00=2.00.\n$$\nCheck consistency with the region assumption: $V_{CE}=V_{OL}=2.00>V_{CE,sat}=0.20$, confirming forward-active operation.", "answer": "$$\\boxed{2.00}$$", "id": "1972489"}, {"introduction": "A defining, and often problematic, characteristic of the classic TTL totem-pole output is what happens when both the pull-up and pull-down transistors conduct simultaneously. This condition, known as \"current shoot-through,\" can occur during output transitions or, as explored here, when inputs are held at invalid voltage levels. This exercise guides you through calculating the total power dissipated by the output stage in such an intermediate state [@problem_id:1972503]. This analysis is vital for understanding a major drawback of this architecture and appreciating its implications for power consumption and heat generation in digital systems.", "problem": "Consider the totem-pole output stage of a Transistor-Transistor Logic (TTL) gate, which is driving no external load. This stage consists of an NPN transistor $Q_3$, a diode $D$, and another NPN transistor $Q_4$. The collector of $Q_3$ is connected to a supply voltage $V_{CC}$. The emitter of $Q_3$ is connected to the anode of diode $D$. The cathode of $D$ is connected to the gate's output terminal, $Y$. The collector of $Q_4$ is also connected to terminal $Y$, and its emitter is connected to ground.\n\nDue to a fault condition where the gate's primary input is held at an invalid voltage level, the preceding phase-splitter stage establishes a stable, non-logic state. In this condition, both output transistors $Q_3$ and $Q_4$ are found to be partially conducting. The output voltage at terminal $Y$ stabilizes at a constant value $V_Y$. Simultaneously, the base of the lower transistor, $Q_4$, is supplied with a constant DC base current, $I_{B4}$.\n\nYou are given the following parameters:\n- Supply Voltage, $V_{CC} = 5.0 \\, \\text{V}$\n- Stable Output Voltage, $V_Y = 1.8 \\, \\text{V}$\n- Base Current for $Q_4$, $I_{B4} = 40 \\, \\mu\\text{A}$\n- For both transistors $Q_3$ and $Q_4$, the forward current gain is $\\beta_F = 60$.\n- For both transistors, the collector-emitter saturation voltage is $V_{CE(sat)} = 0.2 \\, \\text{V}$.\n- For the diode $D$ and for any conducting base-emitter junction (of either $Q_3$ or $Q_4$), assume a constant forward voltage drop of $V_f = 0.7 \\, \\text{V}$.\n\nCalculate the total DC power dissipated by the three components of the output stage ($Q_3$, $D$, and $Q_4$) combined. Express your answer in milliwatts (mW) and round to three significant figures.", "solution": "The total power dissipated by the output stage is the sum of the power dissipated by each of its three components: $P_{\\text{total}} = P_{Q3} + P_D + P_{Q4}$. We must find the currents and voltages for each component.\n\nFirst, we determine the operating region of the transistors. The collector-emitter voltage of the lower transistor is $V_{CE4} = V_Y = 1.8 \\, \\text{V}$. Since this is greater than $V_{CE(sat)} = 0.2 \\, \\text{V}$, transistor $Q_4$ is in the forward-active region. Its collector current is:\n$$I_{C4} = \\beta_F I_{B4} = 60 \\times (40 \\, \\mu\\text{A}) = 2.4 \\, \\text{mA}$$\nWith no external load, KCL at the output node means the current through diode $D$ is $I_D = I_{C4} = 2.4 \\, \\text{mA}$. This is also the emitter current of the upper transistor, $I_{E3}$. The voltage at the emitter of $Q_3$ is $V_{E3} = V_Y + V_f = 1.8 \\, \\text{V} + 0.7 \\, \\text{V} = 2.5 \\, \\text{V}$.\nThe collector-emitter voltage of $Q_3$ is $V_{CE3} = V_{CC} - V_{E3} = 5.0 \\, \\text{V} - 2.5 \\, \\text{V} = 2.5 \\, \\text{V}$. Since $V_{CE3} > V_{CE(sat)}$, transistor $Q_3$ is also in the forward-active region.\n\nNext, we calculate the remaining currents and power dissipation for each component.\nFor $Q_3$, the base and collector currents are:\n$$I_{B3} = \\frac{I_{E3}}{\\beta_F + 1} = \\frac{2.4 \\, \\text{mA}}{61} \\approx 0.03934 \\, \\text{mA}$$\n$$I_{C3} = \\beta_F I_{B3} = 60 \\times 0.03934 \\, \\text{mA} \\approx 2.3607 \\, \\text{mA}$$\nThe power dissipated by each component is:\n$$P_{Q4} = V_{CE4}I_{C4} + V_{BE4}I_{B4} = (1.8 \\, \\text{V})(2.4 \\, \\text{mA}) + (0.7 \\, \\text{V})(0.040 \\, \\text{mA}) = 4.32 \\, \\text{mW} + 0.028 \\, \\text{mW} = 4.348 \\, \\text{mW}$$\n$$P_D = V_f I_D = (0.7 \\, \\text{V})(2.4 \\, \\text{mA}) = 1.68 \\, \\text{mW}$$\n$$P_{Q3} = V_{CE3}I_{C3} + V_{BE3}I_{B3} \\approx (2.5 \\, \\text{V})(2.3607 \\, \\text{mA}) + (0.7 \\, \\text{V})(0.03934 \\, \\text{mA}) \\approx 5.902 \\, \\text{mW} + 0.028 \\, \\text{mW} \\approx 5.930 \\, \\text{mW}$$\n\nFinally, we sum the power dissipations:\n$$P_{\\text{total}} = P_{Q3} + P_D + P_{Q4} \\approx 5.930 \\, \\text{mW} + 1.68 \\, \\text{mW} + 4.348 \\, \\text{mW} = 11.958 \\, \\text{mW}$$\nRounding to three significant figures, the total power is $12.0 \\, \\text{mW}$.", "answer": "$$\\boxed{12.0}$$", "id": "1972503"}]}