#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 14:57:34 2018
# Process ID: 15048
# Current directory: D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1916 D:\Workspaces\Xilinx\ip_test\Arty_RGB_AXI\Arty_RGB_AXI.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI/Arty_RGB_AXI.xpr
INFO: [Project 1-313] Project file moved from 'D:/Workspaces/Xilinx/Arty_RGB_AXI' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Workspaces/Xilinx/ip_test/ip_repo'; using path 'D:/Workspaces/Xilinx/ip_repo' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 814.496 ; gain = 102.262
update_compile_order -fileset sources_1
open_bd_design {D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:user:Arty_RGB_AXI:1.0 - Arty_RGB_AXI_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/Workspaces/Xilinx/ip_test/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 910.422 ; gain = 83.527
regenerate_bd_layout -routing
regenerate_bd_layout -routing
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:59:52 2018...
