from operator import xor, add
from functools import reduce

from migen import *
from migen.fhdl import verilog


class PRBSGenerator(Module):
    def __init__(self, n_out, taps=[5, 6]):
        self.o = Signal(n_out)

       
        self.enable=Signal() #habilitador
        #self.curval=Signal(32)
        # # #
        n_state = max(taps) + 1
        state = Signal(n_state, reset=1)
        curval = [state[i] for i in range(n_state)]
        
        curval += [0]*(n_out - n_state)
        
        for i in range(n_out):
            nv = reduce(xor, [curval[tap] for tap in taps])
            curval.insert(0, nv) #Inserta al comienzo el nuevo valor
            curval.pop() #Elimina el ultimo

        #self.comb+=self.curval.eq(Cat(*curval))
           
        self.sync += [
            If(self.enable,
                state.eq(Cat(*curval[:n_state])),
                self.o.eq(Cat(*curval))
            )
        ]

def prbs_tb(dut):
    yield
    yield dut.enable.eq(1)
    for i in range(20):
        yield

dut=PRBSGenerator(n_out=32, taps=[5,6])
run_simulation(dut,prbs_tb(dut), vcd_name="prbs_tb.vcd")

#print(verilog.convert(dut,{dut.o, dut.enable}))
"""
class PRBSChecker(Module):
    def __init__(self, n_in, n_state=23, taps=[17, 22]):
        self.i = Signal(n_in)
        self.errors = Signal(n_in)
        self.hola=Signal()

        # # #

        state = Signal(n_state, reset=1)
        curval = [state[i] for i in range(n_state)]
        for i in reversed(range(n_in)):
            correctv = reduce(xor, [curval[tap] for tap in taps])
            self.sync += self.errors[i].eq(self.i[i] != correctv)
            curval.insert(0, self.i[i])
            curval.pop()


        self.sync += state.eq(Cat(*curval[:n_state]))
"""        
