
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a654  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001214  0800a764  0800a764  0000b764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b978  0800b978  0000d070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b978  0800b978  0000d070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b978  0800b978  0000d070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800b978  0800b978  0000c978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b988  0800b988  0000c988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800b98c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d80  20000070  0800b9fc  0000d070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002df0  0800b9fc  0000ddf0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c527  00000000  00000000  0000d099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b8e  00000000  00000000  000295c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a00  00000000  00000000  0002e150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001400  00000000  00000000  0002fb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2f9  00000000  00000000  00030f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021b21  00000000  00000000  0004f249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a0f2  00000000  00000000  00070d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ae5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006da8  00000000  00000000  0010aea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00111c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a74c 	.word	0x0800a74c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800a74c 	.word	0x0800a74c

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f007 fc10 	bl	800797e <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	2000008c 	.word	0x2000008c

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f8a5 	bl	80002c4 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000090 	.word	0x20000090

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;      // '\0' means no key is active
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true;  // Force a screen update on the first run
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
    // Initialize the status text buffer
    strncpy(this->status_text, "Press a key", sizeof(this->status_text) - 1);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	3306      	adds	r3, #6
 80001a8:	2217      	movs	r2, #23
 80001aa:	4904      	ldr	r1, [pc, #16]	@ (80001bc <_ZN9MyDisplayC1EP17I2C_HandleTypeDef+0x34>)
 80001ac:	4618      	mov	r0, r3
 80001ae:	f00a f9d3 	bl	800a558 <strncpy>
}
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	4618      	mov	r0, r3
 80001b6:	3708      	adds	r7, #8
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	0800a764 	.word	0x0800a764

080001c0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b082      	sub	sp, #8
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001c8:	2064      	movs	r0, #100	@ 0x64
 80001ca:	f008 fc0f 	bl	80089ec <vTaskDelay>
    return ssd1306_Init();
 80001ce:	f001 f8ff 	bl	80013d0 <ssd1306_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	bf14      	ite	ne
 80001d8:	2301      	movne	r3, #1
 80001da:	2300      	moveq	r3, #0
 80001dc:	b2db      	uxtb	r3, r3
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}

080001e6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001e6:	b480      	push	{r7}
 80001e8:	b085      	sub	sp, #20
 80001ea:	af00      	add	r7, sp, #0
 80001ec:	6078      	str	r0, [r7, #4]
 80001ee:	460b      	mov	r3, r1
 80001f0:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001f2:	78fb      	ldrb	r3, [r7, #3]
 80001f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001f6:	d001      	beq.n	80001fc <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	e000      	b.n	80001fe <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001fc:	2300      	movs	r3, #0
 80001fe:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	791b      	ldrb	r3, [r3, #4]
 8000204:	7bfa      	ldrb	r2, [r7, #15]
 8000206:	429a      	cmp	r2, r3
 8000208:	d005      	beq.n	8000216 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	7bfa      	ldrb	r2, [r7, #15]
 800020e:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2201      	movs	r2, #1
 8000214:	715a      	strb	r2, [r3, #5]
    }
}
 8000216:	bf00      	nop
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr

08000220 <_ZN9MyDisplay15set_status_textEPKc>:
/**
 * @brief Public API to set the top-left status bar text.
 */
void MyDisplay::set_status_text(const char* text)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
    // Copy the new text into our buffer
    strncpy(this->status_text, text, sizeof(this->status_text) - 1);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	3306      	adds	r3, #6
 800022e:	2217      	movs	r2, #23
 8000230:	6839      	ldr	r1, [r7, #0]
 8000232:	4618      	mov	r0, r3
 8000234:	f00a f990 	bl	800a558 <strncpy>
    this->status_text[sizeof(this->status_text) - 1] = '\0'; // Ensure null termination
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2200      	movs	r2, #0
 800023c:	775a      	strb	r2, [r3, #29]

    this->needs_update = true; // Trigger a screen redraw
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2201      	movs	r2, #1
 8000242:	715a      	strb	r2, [r3, #5]
}
 8000244:	bf00      	nop
 8000246:	3708      	adds	r7, #8
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <_ZN9MyDisplay13update_screenEv>:
 */
/**
 * @brief Renders the 2-zone UI to the buffer and sends it via DMA.
 */
void MyDisplay::update_screen(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
    // 1. Clear the entire buffer
    ssd1306_Fill(Black);
 8000254:	2000      	movs	r0, #0
 8000256:	f001 f9a1 	bl	800159c <ssd1306_Fill>

    // --- Zone 1: Status Bar (Top 16 pixels) ---

    // Set cursor to the top-left for the status text
    ssd1306_SetCursor(0, 0);
 800025a:	2100      	movs	r1, #0
 800025c:	2000      	movs	r0, #0
 800025e:	f001 fa09 	bl	8001674 <ssd1306_SetCursor>

    ssd1306_WriteString(this->status_text, &Font_6x8, White);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	3306      	adds	r3, #6
 8000266:	2201      	movs	r2, #1
 8000268:	4913      	ldr	r1, [pc, #76]	@ (80002b8 <_ZN9MyDisplay13update_screenEv+0x6c>)
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fa9a 	bl	80017a4 <ssd1306_WriteString>
    // ssd1306_WriteString("[SND]", &Font_6x8, White);


    // --- Zone 2: Main Area (Bottom 48 pixels) ---

    if (this->current_key != 0) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	791b      	ldrb	r3, [r3, #4]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d00f      	beq.n	8000298 <_ZN9MyDisplay13update_screenEv+0x4c>
        // A key is pressed, draw it big!

        // Center the large character
        // 128 (screen width) - 11 (font width) = 117. 117 / 2 = 58
        // 16 (status bar height) + ( (64-16) / 2 ) - (18 / 2) = 16 + 24 - 9 = 31
        ssd1306_SetCursor(58, 31);
 8000278:	211f      	movs	r1, #31
 800027a:	203a      	movs	r0, #58	@ 0x3a
 800027c:	f001 f9fa 	bl	8001674 <ssd1306_SetCursor>

        // Create a 2-char string to print the single key
        char str[2] = {this->current_key, '\0'};
 8000280:	2300      	movs	r3, #0
 8000282:	81bb      	strh	r3, [r7, #12]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	791b      	ldrb	r3, [r3, #4]
 8000288:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 800028a:	f107 030c 	add.w	r3, r7, #12
 800028e:	2201      	movs	r2, #1
 8000290:	490a      	ldr	r1, [pc, #40]	@ (80002bc <_ZN9MyDisplay13update_screenEv+0x70>)
 8000292:	4618      	mov	r0, r3
 8000294:	f001 fb74 	bl	8001980 <ssd1306_WriteString_Large>
    }

    // 4. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 8000298:	f001 fada 	bl	8001850 <ssd1306_UpdateScreenDMA>

    // 5. Wait for the transfer to complete.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 800029c:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <_ZN9MyDisplay13update_screenEv+0x74>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2164      	movs	r1, #100	@ 0x64
 80002a2:	4618      	mov	r0, r3
 80002a4:	f007 fedc 	bl	8008060 <xQueueSemaphoreTake>

    // 6. Clear the flag
    this->needs_update = false;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2200      	movs	r2, #0
 80002ac:	715a      	strb	r2, [r3, #5]
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000000 	.word	0x20000000
 80002bc:	20000008 	.word	0x20000008
 80002c0:	2000008c 	.word	0x2000008c

080002c4 <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002cc:	2201      	movs	r2, #1
 80002ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002d2:	480d      	ldr	r0, [pc, #52]	@ (8000308 <_ZN9MyDisplay4taskEv+0x44>)
 80002d4:	f002 fbfe 	bl	8002ad4 <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 80002d8:	6878      	ldr	r0, [r7, #4]
 80002da:	f7ff ff71 	bl	80001c0 <_ZN9MyDisplay4initEv>
 80002de:	4603      	mov	r3, r0
 80002e0:	f083 0301 	eor.w	r3, r3, #1
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d002      	beq.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 80002ea:	2000      	movs	r0, #0
 80002ec:	f008 fb0a 	bl	8008904 <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d002      	beq.n	80002fe <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f7ff ffa7 	bl	800024c <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 80002fe:	2032      	movs	r0, #50	@ 0x32
 8000300:	f008 fb74 	bl	80089ec <vTaskDelay>
        if (this->needs_update)
 8000304:	e7f4      	b.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
 8000306:	bf00      	nop
 8000308:	40011000 	.word	0x40011000

0800030c <_Z41__static_initialization_and_destruction_0v>:
    }
}
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 8000310:	4902      	ldr	r1, [pc, #8]	@ (800031c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000312:	4803      	ldr	r0, [pc, #12]	@ (8000320 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8000314:	f7ff ff38 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	200000b4 	.word	0x200000b4
 8000320:	20000090 	.word	0x20000090

08000324 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	f7ff fff0 	bl	800030c <_Z41__static_initialization_and_destruction_0v>
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000336:	4b14      	ldr	r3, [pc, #80]	@ (8000388 <MX_DMA_Init+0x58>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	@ (8000388 <MX_DMA_Init+0x58>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b11      	ldr	r3, [pc, #68]	@ (8000388 <MX_DMA_Init+0x58>)
 8000344:	695b      	ldr	r3, [r3, #20]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	2105      	movs	r1, #5
 8000352:	200c      	movs	r0, #12
 8000354:	f001 fdc6 	bl	8001ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000358:	200c      	movs	r0, #12
 800035a:	f001 fdef 	bl	8001f3c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800035e:	2200      	movs	r2, #0
 8000360:	2105      	movs	r1, #5
 8000362:	200d      	movs	r0, #13
 8000364:	f001 fdbe 	bl	8001ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000368:	200d      	movs	r0, #13
 800036a:	f001 fde7 	bl	8001f3c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800036e:	2200      	movs	r2, #0
 8000370:	2105      	movs	r1, #5
 8000372:	2010      	movs	r0, #16
 8000374:	f001 fdb6 	bl	8001ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000378:	2010      	movs	r0, #16
 800037a:	f001 fddf 	bl	8001f3c <HAL_NVIC_EnableIRQ>

}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	display_init();
 8000392:	f7ff fedd 	bl	8000150 <display_init>
	radio_init();
 8000396:	f000 fe7b 	bl	8001090 <radio_init>

	  xTaskCreate(display_task_entry,        // Функція задачі
 800039a:	2300      	movs	r3, #0
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	2318      	movs	r3, #24
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	2300      	movs	r3, #0
 80003a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003a8:	4911      	ldr	r1, [pc, #68]	@ (80003f0 <MX_FREERTOS_Init+0x64>)
 80003aa:	4812      	ldr	r0, [pc, #72]	@ (80003f4 <MX_FREERTOS_Init+0x68>)
 80003ac:	f008 f94c 	bl	8008648 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 80003b0:	2300      	movs	r3, #0
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	2318      	movs	r3, #24
 80003b6:	9300      	str	r3, [sp, #0]
 80003b8:	2300      	movs	r3, #0
 80003ba:	2280      	movs	r2, #128	@ 0x80
 80003bc:	490e      	ldr	r1, [pc, #56]	@ (80003f8 <MX_FREERTOS_Init+0x6c>)
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <MX_FREERTOS_Init+0x70>)
 80003c0:	f008 f942 	bl	8008648 <xTaskCreate>
	              "KeypadTask",        // Ім'я
	              128,                 // Розмір стеку (128 * 4 = 512 байт)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(radio_task_entry,    // Функція задачі
 80003c4:	2300      	movs	r3, #0
 80003c6:	9301      	str	r3, [sp, #4]
 80003c8:	2318      	movs	r3, #24
 80003ca:	9300      	str	r3, [sp, #0]
 80003cc:	2300      	movs	r3, #0
 80003ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003d2:	490b      	ldr	r1, [pc, #44]	@ (8000400 <MX_FREERTOS_Init+0x74>)
 80003d4:	480b      	ldr	r0, [pc, #44]	@ (8000404 <MX_FREERTOS_Init+0x78>)
 80003d6:	f008 f937 	bl	8008648 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003da:	4a0b      	ldr	r2, [pc, #44]	@ (8000408 <MX_FREERTOS_Init+0x7c>)
 80003dc:	2100      	movs	r1, #0
 80003de:	480b      	ldr	r0, [pc, #44]	@ (800040c <MX_FREERTOS_Init+0x80>)
 80003e0:	f007 f856 	bl	8007490 <osThreadNew>
 80003e4:	4603      	mov	r3, r0
 80003e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <MX_FREERTOS_Init+0x84>)
 80003e8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003ea:	bf00      	nop
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	0800a77c 	.word	0x0800a77c
 80003f4:	0800016d 	.word	0x0800016d
 80003f8:	0800a788 	.word	0x0800a788
 80003fc:	0800083d 	.word	0x0800083d
 8000400:	0800a794 	.word	0x0800a794
 8000404:	080010ad 	.word	0x080010ad
 8000408:	0800b928 	.word	0x0800b928
 800040c:	08000415 	.word	0x08000415
 8000410:	200000b0 	.word	0x200000b0

08000414 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800041c:	2001      	movs	r0, #1
 800041e:	f007 f8c9 	bl	80075b4 <osDelay>
 8000422:	e7fb      	b.n	800041c <StartDefaultTask+0x8>

08000424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b088      	sub	sp, #32
 8000428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000438:	4b48      	ldr	r3, [pc, #288]	@ (800055c <MX_GPIO_Init+0x138>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a47      	ldr	r2, [pc, #284]	@ (800055c <MX_GPIO_Init+0x138>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b45      	ldr	r3, [pc, #276]	@ (800055c <MX_GPIO_Init+0x138>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0310 	and.w	r3, r3, #16
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000450:	4b42      	ldr	r3, [pc, #264]	@ (800055c <MX_GPIO_Init+0x138>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a41      	ldr	r2, [pc, #260]	@ (800055c <MX_GPIO_Init+0x138>)
 8000456:	f043 0320 	orr.w	r3, r3, #32
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b3f      	ldr	r3, [pc, #252]	@ (800055c <MX_GPIO_Init+0x138>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0320 	and.w	r3, r3, #32
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b3c      	ldr	r3, [pc, #240]	@ (800055c <MX_GPIO_Init+0x138>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a3b      	ldr	r2, [pc, #236]	@ (800055c <MX_GPIO_Init+0x138>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b39      	ldr	r3, [pc, #228]	@ (800055c <MX_GPIO_Init+0x138>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000480:	4b36      	ldr	r3, [pc, #216]	@ (800055c <MX_GPIO_Init+0x138>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a35      	ldr	r2, [pc, #212]	@ (800055c <MX_GPIO_Init+0x138>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b33      	ldr	r3, [pc, #204]	@ (800055c <MX_GPIO_Init+0x138>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0308 	and.w	r3, r3, #8
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800049e:	4830      	ldr	r0, [pc, #192]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004a0:	f002 fb18 	bl	8002ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	482e      	ldr	r0, [pc, #184]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004aa:	f002 fb13 	bl	8002ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004ae:	2200      	movs	r2, #0
 80004b0:	f24f 0101 	movw	r1, #61441	@ 0xf001
 80004b4:	482c      	ldr	r0, [pc, #176]	@ (8000568 <MX_GPIO_Init+0x144>)
 80004b6:	f002 fb0d 	bl	8002ad4 <HAL_GPIO_WritePin>
                          |KEY_COL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 80004ba:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80004be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c0:	2301      	movs	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	2302      	movs	r3, #2
 80004ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	4823      	ldr	r0, [pc, #140]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004d4:	f002 f870 	bl	80025b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 80004d8:	2310      	movs	r3, #16
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004dc:	2301      	movs	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	2302      	movs	r3, #2
 80004e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	481d      	ldr	r0, [pc, #116]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004f0:	f002 f862 	bl	80025b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin
                           KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004f4:	f24f 0301 	movw	r3, #61441	@ 0xf001
 80004f8:	613b      	str	r3, [r7, #16]
                          |KEY_COL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	2301      	movs	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000502:	2302      	movs	r3, #2
 8000504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000506:	f107 0310 	add.w	r3, r7, #16
 800050a:	4619      	mov	r1, r3
 800050c:	4816      	ldr	r0, [pc, #88]	@ (8000568 <MX_GPIO_Init+0x144>)
 800050e:	f002 f853 	bl	80025b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000512:	2302      	movs	r3, #2
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000516:	4b15      	ldr	r3, [pc, #84]	@ (800056c <MX_GPIO_Init+0x148>)
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	4619      	mov	r1, r3
 8000524:	4810      	ldr	r0, [pc, #64]	@ (8000568 <MX_GPIO_Init+0x144>)
 8000526:	f002 f847 	bl	80025b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 800052a:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000534:	2301      	movs	r3, #1
 8000536:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000538:	f107 0310 	add.w	r3, r7, #16
 800053c:	4619      	mov	r1, r3
 800053e:	4809      	ldr	r0, [pc, #36]	@ (8000564 <MX_GPIO_Init+0x140>)
 8000540:	f002 f83a 	bl	80025b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000544:	2200      	movs	r2, #0
 8000546:	2105      	movs	r1, #5
 8000548:	2007      	movs	r0, #7
 800054a:	f001 fccb 	bl	8001ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800054e:	2007      	movs	r0, #7
 8000550:	f001 fcf4 	bl	8001f3c <HAL_NVIC_EnableIRQ>

}
 8000554:	bf00      	nop
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	40011000 	.word	0x40011000
 8000564:	40010800 	.word	0x40010800
 8000568:	40010c00 	.word	0x40010c00
 800056c:	10210000 	.word	0x10210000

08000570 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000576:	4a13      	ldr	r2, [pc, #76]	@ (80005c4 <MX_I2C1_Init+0x54>)
 8000578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800057c:	4a12      	ldr	r2, [pc, #72]	@ (80005c8 <MX_I2C1_Init+0x58>)
 800057e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800058c:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800058e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000594:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000596:	2200      	movs	r2, #0
 8000598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800059c:	2200      	movs	r2, #0
 800059e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005ae:	f002 faf7 	bl	8002ba0 <HAL_I2C_Init>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005b8:	f000 faa4 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000b4 	.word	0x200000b4
 80005c4:	40005400 	.word	0x40005400
 80005c8:	000186a0 	.word	0x000186a0

080005cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	f107 0310 	add.w	r3, r7, #16
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a30      	ldr	r2, [pc, #192]	@ (80006a8 <HAL_I2C_MspInit+0xdc>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d159      	bne.n	80006a0 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ec:	4b2f      	ldr	r3, [pc, #188]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4a2e      	ldr	r2, [pc, #184]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005f2:	f043 0308 	orr.w	r3, r3, #8
 80005f6:	6193      	str	r3, [r2, #24]
 80005f8:	4b2c      	ldr	r3, [pc, #176]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	f003 0308 	and.w	r3, r3, #8
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000604:	23c0      	movs	r3, #192	@ 0xc0
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000608:	2312      	movs	r3, #18
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4826      	ldr	r0, [pc, #152]	@ (80006b0 <HAL_I2C_MspInit+0xe4>)
 8000618:	f001 ffce 	bl	80025b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800061c:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800061e:	69db      	ldr	r3, [r3, #28]
 8000620:	4a22      	ldr	r2, [pc, #136]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 8000622:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000626:	61d3      	str	r3, [r2, #28]
 8000628:	4b20      	ldr	r3, [pc, #128]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800062a:	69db      	ldr	r3, [r3, #28]
 800062c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000636:	4a20      	ldr	r2, [pc, #128]	@ (80006b8 <HAL_I2C_MspInit+0xec>)
 8000638:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800063a:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800063c:	2210      	movs	r2, #16
 800063e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000640:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000646:	4b1b      	ldr	r3, [pc, #108]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800064c:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000652:	4b18      	ldr	r3, [pc, #96]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800065e:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000664:	4813      	ldr	r0, [pc, #76]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000666:	f001 fc81 	bl	8001f6c <HAL_DMA_Init>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000670:	f000 fa48 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000678:	635a      	str	r2, [r3, #52]	@ 0x34
 800067a:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000680:	2200      	movs	r2, #0
 8000682:	2105      	movs	r1, #5
 8000684:	201f      	movs	r0, #31
 8000686:	f001 fc2d 	bl	8001ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800068a:	201f      	movs	r0, #31
 800068c:	f001 fc56 	bl	8001f3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	2105      	movs	r1, #5
 8000694:	2020      	movs	r0, #32
 8000696:	f001 fc25 	bl	8001ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800069a:	2020      	movs	r0, #32
 800069c:	f001 fc4e 	bl	8001f3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40010c00 	.word	0x40010c00
 80006b4:	20000108 	.word	0x20000108
 80006b8:	4002006c 	.word	0x4002006c

080006bc <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 80006bc:	b4b0      	push	{r4, r5, r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a17      	ldr	r2, [pc, #92]	@ (8000724 <_ZN8MyKeypadC1Ev+0x68>)
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ce:	6020      	str	r0, [r4, #0]
 80006d0:	6061      	str	r1, [r4, #4]
 80006d2:	60a2      	str	r2, [r4, #8]
 80006d4:	60e3      	str	r3, [r4, #12]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <_ZN8MyKeypadC1Ev+0x6c>)
 80006da:	f103 0210 	add.w	r2, r3, #16
 80006de:	460b      	mov	r3, r1
 80006e0:	cb03      	ldmia	r3!, {r0, r1}
 80006e2:	6010      	str	r0, [r2, #0]
 80006e4:	6051      	str	r1, [r2, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4910      	ldr	r1, [pc, #64]	@ (800072c <_ZN8MyKeypadC1Ev+0x70>)
 80006ea:	f103 0218 	add.w	r2, r3, #24
 80006ee:	460b      	mov	r3, r1
 80006f0:	cb03      	ldmia	r3!, {r0, r1}
 80006f2:	6010      	str	r0, [r2, #0]
 80006f4:	6051      	str	r1, [r2, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	8b1a      	ldrh	r2, [r3, #24]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	8b5b      	ldrh	r3, [r3, #26]
 80006fe:	4313      	orrs	r3, r2
 8000700:	b29a      	uxth	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	8b9b      	ldrh	r3, [r3, #28]
 8000706:	4313      	orrs	r3, r2
 8000708:	b29a      	uxth	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	8bdb      	ldrh	r3, [r3, #30]
 800070e:	4313      	orrs	r3, r2
 8000710:	b29a      	uxth	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	841a      	strh	r2, [r3, #32]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bcb0      	pop	{r4, r5, r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	0800a7a0 	.word	0x0800a7a0
 8000728:	0800a7b0 	.word	0x0800a7b0
 800072c:	0800a7b8 	.word	0x0800a7b8

08000730 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	8c1b      	ldrh	r3, [r3, #32]
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	4803      	ldr	r0, [pc, #12]	@ (8000750 <_ZN8MyKeypad4initEv+0x20>)
 8000742:	f002 f9c7 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40010c00 	.word	0x40010c00

08000754 <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	8c1b      	ldrh	r3, [r3, #32]
 8000760:	2201      	movs	r2, #1
 8000762:	4619      	mov	r1, r3
 8000764:	4833      	ldr	r0, [pc, #204]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000766:	f002 f9b5 	bl	8002ad4 <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e002      	b.n	8000776 <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800077c:	4293      	cmp	r3, r2
 800077e:	bfd4      	ite	le
 8000780:	2301      	movle	r3, #1
 8000782:	2300      	movgt	r3, #0
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d1f2      	bne.n	8000770 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
 800078e:	e041      	b.n	8000814 <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	697a      	ldr	r2, [r7, #20]
 8000794:	320c      	adds	r2, #12
 8000796:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800079a:	2200      	movs	r2, #0
 800079c:	4619      	mov	r1, r3
 800079e:	4825      	ldr	r0, [pc, #148]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007a0:	f002 f998 	bl	8002ad4 <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	e024      	b.n	80007f4 <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	693a      	ldr	r2, [r7, #16]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007b4:	4619      	mov	r1, r3
 80007b6:	4820      	ldr	r0, [pc, #128]	@ (8000838 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 80007b8:	f002 f96c 	bl	8002a94 <HAL_GPIO_ReadPin>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	bf0c      	ite	eq
 80007c2:	2301      	moveq	r3, #1
 80007c4:	2300      	movne	r3, #0
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d010      	beq.n	80007ee <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	441a      	add	r2, r3
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	4413      	add	r3, r2
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	8c1b      	ldrh	r3, [r3, #32]
 80007e0:	2200      	movs	r2, #0
 80007e2:	4619      	mov	r1, r3
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007e6:	f002 f975 	bl	8002ad4 <HAL_GPIO_WritePin>
                return key;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	e01d      	b.n	800082a <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	3301      	adds	r3, #1
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	ddd7      	ble.n	80007aa <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	697a      	ldr	r2, [r7, #20]
 80007fe:	320c      	adds	r2, #12
 8000800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000804:	2201      	movs	r2, #1
 8000806:	4619      	mov	r1, r3
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800080a:	f002 f963 	bl	8002ad4 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	3301      	adds	r3, #1
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	2b03      	cmp	r3, #3
 8000818:	ddba      	ble.n	8000790 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	8c1b      	ldrh	r3, [r3, #32]
 800081e:	2200      	movs	r2, #0
 8000820:	4619      	mov	r1, r3
 8000822:	4804      	ldr	r0, [pc, #16]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000824:	f002 f956 	bl	8002ad4 <HAL_GPIO_WritePin>
    return '\0';
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40010c00 	.word	0x40010c00
 8000838:	40010800 	.word	0x40010800

0800083c <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display and radio tasks.
 */
void keypad_task(void* argument)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b090      	sub	sp, #64	@ 0x40
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 8000844:	483e      	ldr	r0, [pc, #248]	@ (8000940 <keypad_task+0x104>)
 8000846:	f7ff ff73 	bl	8000730 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint32_t press_time = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	63bb      	str	r3, [r7, #56]	@ 0x38
    bool key_reported = false;
 8000854:	2300      	movs	r3, #0
 8000856:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    const uint32_t DEBOUNCE_TIME_MS = 50;
 800085a:	2332      	movs	r3, #50	@ 0x32
 800085c:	633b      	str	r3, [r7, #48]	@ 0x30

    while (1)
    {
        char key = g_keypad.scan_no_delay();
 800085e:	4838      	ldr	r0, [pc, #224]	@ (8000940 <keypad_task+0x104>)
 8000860:	f7ff ff78 	bl	8000754 <_ZN8MyKeypad13scan_no_delayEv>
 8000864:	4603      	mov	r3, r0
 8000866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800086a:	f008 fa11 	bl	8008c90 <xTaskGetTickCount>
 800086e:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (key != 0) {
 8000870:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000874:	2b00      	cmp	r3, #0
 8000876:	d059      	beq.n	800092c <keypad_task+0xf0>
            // A key is physically pressed
            if (key != last_key_seen) {
 8000878:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800087c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000880:	429a      	cmp	r2, r3
 8000882:	d009      	beq.n	8000898 <keypad_task+0x5c>
                // This is a new key press
                last_key_seen = key;
 8000884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000888:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                press_time = now;
 800088c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800088e:	63bb      	str	r3, [r7, #56]	@ 0x38
                key_reported = false;
 8000890:	2300      	movs	r3, #0
 8000892:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000896:	e04f      	b.n	8000938 <keypad_task+0xfc>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 8000898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800089a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b32      	cmp	r3, #50	@ 0x32
 80008a0:	d94a      	bls.n	8000938 <keypad_task+0xfc>
 80008a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008a6:	f083 0301 	eor.w	r3, r3, #1
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d043      	beq.n	8000938 <keypad_task+0xfc>
                // The key has been held for > 50ms and we haven't reported it yet
                key_reported = true;
 80008b0:	2301      	movs	r3, #1
 80008b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
//                UI_Blink_Once();             // Blink the LED

                // === НОВА ЛОГІКА КЕРУВАННЯ РЕЖИМАМИ ===

                if (key == '#') {
 80008b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008ba:	2b23      	cmp	r3, #35	@ 0x23
 80008bc:	d11c      	bne.n	80008f8 <keypad_task+0xbc>
                    // Режим 1: Передача "Abc"
                    g_display.set_status_text("Mode: TX 'Abc'");
 80008be:	4921      	ldr	r1, [pc, #132]	@ (8000944 <keypad_task+0x108>)
 80008c0:	4821      	ldr	r0, [pc, #132]	@ (8000948 <keypad_task+0x10c>)
 80008c2:	f7ff fcad 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press('*');
 80008c6:	212a      	movs	r1, #42	@ 0x2a
 80008c8:	481f      	ldr	r0, [pc, #124]	@ (8000948 <keypad_task+0x10c>)
 80008ca:	f7ff fc8c 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
                    // Готуємо наш 32-байтний пакет
                    uint8_t tx_buf[32] = {0}; // Обнуляємо буфер
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	2220      	movs	r2, #32
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f009 fe36 	bl	800a548 <memset>
                    strncpy((char*)tx_buf, "Abc", sizeof(tx_buf) - 1);
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	221f      	movs	r2, #31
 80008e2:	491a      	ldr	r1, [pc, #104]	@ (800094c <keypad_task+0x110>)
 80008e4:	4618      	mov	r0, r3
 80008e6:	f009 fe37 	bl	800a558 <strncpy>

                    // Відправляємо дані в чергу radio_task
                    g_radio.send_data(tx_buf);
 80008ea:	f107 0308 	add.w	r3, r7, #8
 80008ee:	4619      	mov	r1, r3
 80008f0:	4817      	ldr	r0, [pc, #92]	@ (8000950 <keypad_task+0x114>)
 80008f2:	f000 fc07 	bl	8001104 <_ZN7MyRadio9send_dataEPh>
 80008f6:	e01f      	b.n	8000938 <keypad_task+0xfc>

                } else if (key == '*') {
 80008f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80008fe:	d10a      	bne.n	8000916 <keypad_task+0xda>
                    // '*' - це "Стерти" / Повернути в стан очікування
                    g_display.set_status_text("Press a key");
 8000900:	4914      	ldr	r1, [pc, #80]	@ (8000954 <keypad_task+0x118>)
 8000902:	4811      	ldr	r0, [pc, #68]	@ (8000948 <keypad_task+0x10c>)
 8000904:	f7ff fc8c 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key); // (key == '*' змусить дисплей стерти)
 8000908:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800090c:	4619      	mov	r1, r3
 800090e:	480e      	ldr	r0, [pc, #56]	@ (8000948 <keypad_task+0x10c>)
 8000910:	f7ff fc69 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 8000914:	e010      	b.n	8000938 <keypad_task+0xfc>

                } else {
                    // Всі інші клавіші: просто відобразити
                    g_display.set_status_text("Key:");
 8000916:	4910      	ldr	r1, [pc, #64]	@ (8000958 <keypad_task+0x11c>)
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <keypad_task+0x10c>)
 800091a:	f7ff fc81 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key);
 800091e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000922:	4619      	mov	r1, r3
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <keypad_task+0x10c>)
 8000926:	f7ff fc5e 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 800092a:	e005      	b.n	8000938 <keypad_task+0xfc>
                }
                // === КІНЕЦЬ НОВОЇ ЛОГІКИ ===
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            key_reported = false;
 8000932:	2300      	movs	r3, #0
 8000934:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 8000938:	200a      	movs	r0, #10
 800093a:	f008 f857 	bl	80089ec <vTaskDelay>
    }
 800093e:	e78e      	b.n	800085e <keypad_task+0x22>
 8000940:	2000014c 	.word	0x2000014c
 8000944:	0800a7c0 	.word	0x0800a7c0
 8000948:	20000090 	.word	0x20000090
 800094c:	0800a7d0 	.word	0x0800a7d0
 8000950:	20000174 	.word	0x20000174
 8000954:	0800a7d4 	.word	0x0800a7d4
 8000958:	0800a7e0 	.word	0x0800a7e0

0800095c <_Z41__static_initialization_and_destruction_0v>:
}

} // extern "C"
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000960:	4802      	ldr	r0, [pc, #8]	@ (800096c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000962:	f7ff feab 	bl	80006bc <_ZN8MyKeypadC1Ev>
} // extern "C"
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000014c 	.word	0x2000014c

08000970 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
 8000974:	f7ff fff2 	bl	800095c <_Z41__static_initialization_and_destruction_0v>
 8000978:	bd80      	pop	{r7, pc}

0800097a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097e:	f001 f991 	bl	8001ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000982:	f000 f810 	bl	80009a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000986:	f7ff fd4d 	bl	8000424 <MX_GPIO_Init>
  MX_DMA_Init();
 800098a:	f7ff fcd1 	bl	8000330 <MX_DMA_Init>
  MX_I2C1_Init();
 800098e:	f7ff fdef 	bl	8000570 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000992:	f000 fc2f 	bl	80011f4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000996:	f006 fd33 	bl	8007400 <osKernelInitialize>
  MX_FREERTOS_Init();
 800099a:	f7ff fcf7 	bl	800038c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800099e:	f006 fd51 	bl	8007444 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009a2:	bf00      	nop
 80009a4:	e7fd      	b.n	80009a2 <main+0x28>

080009a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b090      	sub	sp, #64	@ 0x40
 80009aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ac:	f107 0318 	add.w	r3, r7, #24
 80009b0:	2228      	movs	r2, #40	@ 0x28
 80009b2:	2100      	movs	r1, #0
 80009b4:	4618      	mov	r0, r3
 80009b6:	f009 fdc7 	bl	800a548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c8:	2301      	movs	r3, #1
 80009ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d6:	2301      	movs	r3, #1
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009da:	2302      	movs	r3, #2
 80009dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80009e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ea:	f107 0318 	add.w	r3, r7, #24
 80009ee:	4618      	mov	r0, r3
 80009f0:	f004 fd82 	bl	80054f8 <HAL_RCC_OscConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009fa:	f000 f883 	bl	8000b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fe:	230f      	movs	r3, #15
 8000a00:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a02:	2302      	movs	r3, #2
 8000a04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2102      	movs	r1, #2
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f005 f8db 	bl	8005bd4 <HAL_RCC_ClockConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a24:	f000 f86e 	bl	8000b04 <Error_Handler>
  }
}
 8000a28:	bf00      	nop
 8000a2a:	3740      	adds	r7, #64	@ 0x40
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <HAL_I2C_MemTxCpltCallback+0x48>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d114      	bne.n	8000a6e <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f107 020c 	add.w	r2, r7, #12
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f007 f992 	bl	8007d7c <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d007      	beq.n	8000a6e <HAL_I2C_MemTxCpltCallback+0x3e>
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	f3bf 8f4f 	dsb	sy
 8000a6a:	f3bf 8f6f 	isb	sy
  }
}
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200000b4 	.word	0x200000b4
 8000a7c:	2000008c 	.word	0x2000008c
 8000a80:	e000ed04 	.word	0xe000ed04

08000a84 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <HAL_I2C_ErrorCallback+0x50>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d118      	bne.n	8000aca <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2220      	movs	r2, #32
 8000a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_I2C_ErrorCallback+0x54>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f107 020c 	add.w	r2, r7, #12
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f007 f964 	bl	8007d7c <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d007      	beq.n	8000aca <HAL_I2C_ErrorCallback+0x46>
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_I2C_ErrorCallback+0x58>)
 8000abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	f3bf 8f4f 	dsb	sy
 8000ac6:	f3bf 8f6f 	isb	sy
  }
}
 8000aca:	bf00      	nop
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200000b4 	.word	0x200000b4
 8000ad8:	2000008c 	.word	0x2000008c
 8000adc:	e000ed04 	.word	0xe000ed04

08000ae0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a04      	ldr	r2, [pc, #16]	@ (8000b00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d101      	bne.n	8000af6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000af2:	f001 f8ed 	bl	8001cd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40000800 	.word	0x40000800

08000b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <Error_Handler+0x8>

08000b10 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr

08000b24 <cs_high>:

#include "nrf24l01p.h"


static void cs_high()
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	4802      	ldr	r0, [pc, #8]	@ (8000b38 <cs_high+0x14>)
 8000b2e:	f001 ffd1 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40010800 	.word	0x40010800

08000b3c <cs_low>:

static void cs_low()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2110      	movs	r1, #16
 8000b44:	4802      	ldr	r0, [pc, #8]	@ (8000b50 <cs_low+0x14>)
 8000b46:	f001 ffc5 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40010800 	.word	0x40010800

08000b54 <ce_high>:

static void ce_high()
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	4802      	ldr	r0, [pc, #8]	@ (8000b68 <ce_high+0x14>)
 8000b5e:	f001 ffb9 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40010c00 	.word	0x40010c00

08000b6c <ce_low>:

static void ce_low()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2101      	movs	r1, #1
 8000b74:	4802      	ldr	r0, [pc, #8]	@ (8000b80 <ce_low+0x14>)
 8000b76:	f001 ffad 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40010c00 	.word	0x40010c00

08000b84 <read_register>:

static uint8_t read_register(uint8_t reg)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    cs_low();
 8000b92:	f7ff ffd3 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000b96:	f107 020e 	add.w	r2, r7, #14
 8000b9a:	f107 010f 	add.w	r1, r7, #15
 8000b9e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <read_register+0x48>)
 8000ba8:	f005 fe62 	bl	8006870 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 8000bac:	f107 010d 	add.w	r1, r7, #13
 8000bb0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <read_register+0x48>)
 8000bb8:	f005 fd40 	bl	800663c <HAL_SPI_Receive>
    cs_high();
 8000bbc:	f7ff ffb2 	bl	8000b24 <cs_high>

    return read_val;
 8000bc0:	7b7b      	ldrb	r3, [r7, #13]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000198 	.word	0x20000198

08000bd0 <write_register>:

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	460a      	mov	r2, r1
 8000bda:	71fb      	strb	r3, [r7, #7]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	f043 0320 	orr.w	r3, r3, #32
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 8000bea:	79bb      	ldrb	r3, [r7, #6]
 8000bec:	737b      	strb	r3, [r7, #13]

    cs_low();
 8000bee:	f7ff ffa5 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000bf2:	f107 020e 	add.w	r2, r7, #14
 8000bf6:	f107 010f 	add.w	r1, r7, #15
 8000bfa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2301      	movs	r3, #1
 8000c02:	4809      	ldr	r0, [pc, #36]	@ (8000c28 <write_register+0x58>)
 8000c04:	f005 fe34 	bl	8006870 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 8000c08:	f107 010d 	add.w	r1, r7, #13
 8000c0c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c10:	2201      	movs	r2, #1
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <write_register+0x58>)
 8000c14:	f005 fbbe 	bl	8006394 <HAL_SPI_Transmit>
    cs_high();
 8000c18:	f7ff ff84 	bl	8000b24 <cs_high>

    return write_val;
 8000c1c:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000198 	.word	0x20000198

08000c2c <nrf24l01p_tx_init>:

    ce_high();
}

void nrf24l01p_tx_init(channel MHz, air_data_rate bps)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	80fb      	strh	r3, [r7, #6]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8000c3c:	f000 f846 	bl	8000ccc <nrf24l01p_reset>

    nrf24l01p_ptx_mode();
 8000c40:	f000 f898 	bl	8000d74 <nrf24l01p_ptx_mode>
    nrf24l01p_power_up();
 8000c44:	f000 f942 	bl	8000ecc <nrf24l01p_power_up>

    nrf24l01p_set_rf_channel(MHz);
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f000 f9ca 	bl	8000fe4 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8000c50:	797b      	ldrb	r3, [r7, #5]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f9f3 	bl	800103e <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8000c58:	2003      	movs	r0, #3
 8000c5a:	f000 f9d2 	bl	8001002 <nrf24l01p_set_rf_tx_output_power>

    nrf24l01p_set_crc_length(1);
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f000 f949 	bl	8000ef6 <nrf24l01p_set_crc_length>
    nrf24l01p_set_address_widths(5);
 8000c64:	2005      	movs	r0, #5
 8000c66:	f000 f969 	bl	8000f3c <nrf24l01p_set_address_widths>

    nrf24l01p_auto_retransmit_count(3);
 8000c6a:	2003      	movs	r0, #3
 8000c6c:	f000 f976 	bl	8000f5c <nrf24l01p_auto_retransmit_count>
    nrf24l01p_auto_retransmit_delay(250);
 8000c70:	20fa      	movs	r0, #250	@ 0xfa
 8000c72:	f000 f98f 	bl	8000f94 <nrf24l01p_auto_retransmit_delay>

    ce_high();
 8000c76:	f7ff ff6d 	bl	8000b54 <ce_high>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <nrf24l01p_tx_irq>:
{
    nrf24l01p_write_tx_fifo(tx_payload);
}

void nrf24l01p_tx_irq()
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
    uint8_t tx_ds = nrf24l01p_get_status();
 8000c8a:	f000 f8dd 	bl	8000e48 <nrf24l01p_get_status>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
    tx_ds &= 0x20;
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	71fb      	strb	r3, [r7, #7]

    if(tx_ds)
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d007      	beq.n	8000cb0 <nrf24l01p_tx_irq+0x2c>
    {
        // TX_DS
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000ca0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ca4:	4808      	ldr	r0, [pc, #32]	@ (8000cc8 <nrf24l01p_tx_irq+0x44>)
 8000ca6:	f001 ff41 	bl	8002b2c <HAL_GPIO_TogglePin>
        nrf24l01p_clear_tx_ds();
 8000caa:	f000 f8e7 	bl	8000e7c <nrf24l01p_clear_tx_ds>
    {
        // MAX_RT
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
        nrf24l01p_clear_max_rt();
    }
}
 8000cae:	e007      	b.n	8000cc0 <nrf24l01p_tx_irq+0x3c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4804      	ldr	r0, [pc, #16]	@ (8000cc8 <nrf24l01p_tx_irq+0x44>)
 8000cb8:	f001 ff0c 	bl	8002ad4 <HAL_GPIO_WritePin>
        nrf24l01p_clear_max_rt();
 8000cbc:	f000 f8f2 	bl	8000ea4 <nrf24l01p_clear_max_rt>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40011000 	.word	0x40011000

08000ccc <nrf24l01p_reset>:

/* nRF24L01+ Sub Functions */
void nrf24l01p_reset()
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    // Reset pins
    cs_high();
 8000cd0:	f7ff ff28 	bl	8000b24 <cs_high>
    ce_low();
 8000cd4:	f7ff ff4a 	bl	8000b6c <ce_low>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 8000cd8:	2108      	movs	r1, #8
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f7ff ff78 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 8000ce0:	213f      	movs	r1, #63	@ 0x3f
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	f7ff ff74 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 8000ce8:	2103      	movs	r1, #3
 8000cea:	2002      	movs	r0, #2
 8000cec:	f7ff ff70 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 8000cf0:	2103      	movs	r1, #3
 8000cf2:	2003      	movs	r0, #3
 8000cf4:	f7ff ff6c 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 8000cf8:	2103      	movs	r1, #3
 8000cfa:	2004      	movs	r0, #4
 8000cfc:	f7ff ff68 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 8000d00:	2102      	movs	r1, #2
 8000d02:	2005      	movs	r0, #5
 8000d04:	f7ff ff64 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 8000d08:	2107      	movs	r1, #7
 8000d0a:	2006      	movs	r0, #6
 8000d0c:	f7ff ff60 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_STATUS, 0x7E);
 8000d10:	217e      	movs	r1, #126	@ 0x7e
 8000d12:	2007      	movs	r0, #7
 8000d14:	f7ff ff5c 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2011      	movs	r0, #17
 8000d1c:	f7ff ff58 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d20:	2100      	movs	r1, #0
 8000d22:	2011      	movs	r0, #17
 8000d24:	f7ff ff54 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 8000d28:	2100      	movs	r1, #0
 8000d2a:	2012      	movs	r0, #18
 8000d2c:	f7ff ff50 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8000d30:	2100      	movs	r1, #0
 8000d32:	2013      	movs	r0, #19
 8000d34:	f7ff ff4c 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8000d38:	2100      	movs	r1, #0
 8000d3a:	2014      	movs	r0, #20
 8000d3c:	f7ff ff48 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 8000d40:	2100      	movs	r1, #0
 8000d42:	2015      	movs	r0, #21
 8000d44:	f7ff ff44 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2016      	movs	r0, #22
 8000d4c:	f7ff ff40 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8000d50:	2111      	movs	r1, #17
 8000d52:	2017      	movs	r0, #23
 8000d54:	f7ff ff3c 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 8000d58:	2100      	movs	r1, #0
 8000d5a:	201c      	movs	r0, #28
 8000d5c:	f7ff ff38 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8000d60:	2100      	movs	r1, #0
 8000d62:	201d      	movs	r0, #29
 8000d64:	f7ff ff34 	bl	8000bd0 <write_register>

    // Reset FIFO
    nrf24l01p_flush_rx_fifo();
 8000d68:	f000 f83e 	bl	8000de8 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8000d6c:	f000 f854 	bl	8000e18 <nrf24l01p_flush_tx_fifo>
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <nrf24l01p_ptx_mode>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_ptx_mode()
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f7ff ff02 	bl	8000b84 <read_register>
 8000d80:	4603      	mov	r3, r0
 8000d82:	71fb      	strb	r3, [r7, #7]
    new_config &= 0xFE;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	f023 0301 	bic.w	r3, r3, #1
 8000d8a:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	2000      	movs	r0, #0
 8000d92:	f7ff ff1d 	bl	8000bd0 <write_register>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <nrf24l01p_write_tx_fifo>:

    return status;
}

uint8_t nrf24l01p_write_tx_fifo(uint8_t* tx_payload)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af02      	add	r7, sp, #8
 8000da6:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 8000da8:	23a0      	movs	r3, #160	@ 0xa0
 8000daa:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000dac:	f7ff fec6 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000db0:	f107 020e 	add.w	r2, r7, #14
 8000db4:	f107 010f 	add.w	r1, r7, #15
 8000db8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dbc:	9300      	str	r3, [sp, #0]
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <nrf24l01p_write_tx_fifo+0x44>)
 8000dc2:	f005 fd55 	bl	8006870 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, tx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 8000dc6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dca:	2220      	movs	r2, #32
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <nrf24l01p_write_tx_fifo+0x44>)
 8000dd0:	f005 fae0 	bl	8006394 <HAL_SPI_Transmit>
    cs_high();
 8000dd4:	f7ff fea6 	bl	8000b24 <cs_high>

    return status;
 8000dd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000198 	.word	0x20000198

08000de8 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo()
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 8000dee:	23e2      	movs	r3, #226	@ 0xe2
 8000df0:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000df2:	f7ff fea3 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000df6:	1dba      	adds	r2, r7, #6
 8000df8:	1df9      	adds	r1, r7, #7
 8000dfa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	2301      	movs	r3, #1
 8000e02:	4804      	ldr	r0, [pc, #16]	@ (8000e14 <nrf24l01p_flush_rx_fifo+0x2c>)
 8000e04:	f005 fd34 	bl	8006870 <HAL_SPI_TransmitReceive>
    cs_high();
 8000e08:	f7ff fe8c 	bl	8000b24 <cs_high>
}
 8000e0c:	bf00      	nop
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000198 	.word	0x20000198

08000e18 <nrf24l01p_flush_tx_fifo>:

void nrf24l01p_flush_tx_fifo()
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 8000e1e:	23e1      	movs	r3, #225	@ 0xe1
 8000e20:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000e22:	f7ff fe8b 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e26:	1dba      	adds	r2, r7, #6
 8000e28:	1df9      	adds	r1, r7, #7
 8000e2a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	2301      	movs	r3, #1
 8000e32:	4804      	ldr	r0, [pc, #16]	@ (8000e44 <nrf24l01p_flush_tx_fifo+0x2c>)
 8000e34:	f005 fd1c 	bl	8006870 <HAL_SPI_TransmitReceive>
    cs_high();
 8000e38:	f7ff fe74 	bl	8000b24 <cs_high>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000198 	.word	0x20000198

08000e48 <nrf24l01p_get_status>:

uint8_t nrf24l01p_get_status()
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 8000e4e:	23ff      	movs	r3, #255	@ 0xff
 8000e50:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000e52:	f7ff fe73 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e56:	1dba      	adds	r2, r7, #6
 8000e58:	1df9      	adds	r1, r7, #7
 8000e5a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2301      	movs	r3, #1
 8000e62:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <nrf24l01p_get_status+0x30>)
 8000e64:	f005 fd04 	bl	8006870 <HAL_SPI_TransmitReceive>
    cs_high();
 8000e68:	f7ff fe5c 	bl	8000b24 <cs_high>

    return status;
 8000e6c:	79bb      	ldrb	r3, [r7, #6]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000198 	.word	0x20000198

08000e7c <nrf24l01p_clear_tx_ds>:

    write_register(NRF24L01P_REG_STATUS, new_status);
}

void nrf24l01p_clear_tx_ds()
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000e82:	f7ff ffe1 	bl	8000e48 <nrf24l01p_get_status>
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x20;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f043 0320 	orr.w	r3, r3, #32
 8000e90:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	4619      	mov	r1, r3
 8000e96:	2007      	movs	r0, #7
 8000e98:	f7ff fe9a 	bl	8000bd0 <write_register>
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <nrf24l01p_clear_max_rt>:

void nrf24l01p_clear_max_rt()
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000eaa:	f7ff ffcd 	bl	8000e48 <nrf24l01p_get_status>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x10;
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	2007      	movs	r0, #7
 8000ec0:	f7ff fe86 	bl	8000bd0 <write_register>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <nrf24l01p_power_up>:

void nrf24l01p_power_up()
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f7ff fe56 	bl	8000b84 <read_register>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 1;
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f7ff fe71 	bl	8000bd0 <write_register>
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <nrf24l01p_set_crc_length>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_set_crc_length(length bytes)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b084      	sub	sp, #16
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	4603      	mov	r3, r0
 8000efe:	71fb      	strb	r3, [r7, #7]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000f00:	2000      	movs	r0, #0
 8000f02:	f7ff fe3f 	bl	8000b84 <read_register>
 8000f06:	4603      	mov	r3, r0
 8000f08:	73fb      	strb	r3, [r7, #15]

    switch(bytes)
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d002      	beq.n	8000f16 <nrf24l01p_set_crc_length+0x20>
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d005      	beq.n	8000f20 <nrf24l01p_set_crc_length+0x2a>
 8000f14:	e009      	b.n	8000f2a <nrf24l01p_set_crc_length+0x34>
    {
        // CRCO bit in CONFIG resiger set 0
        case 1:
            new_config &= 0xFB;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	f023 0304 	bic.w	r3, r3, #4
 8000f1c:	73fb      	strb	r3, [r7, #15]
            break;
 8000f1e:	e004      	b.n	8000f2a <nrf24l01p_set_crc_length+0x34>
        // CRCO bit in CONFIG resiger set 1
        case 2:
            new_config |= 1 << 2;
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
 8000f22:	f043 0304 	orr.w	r3, r3, #4
 8000f26:	73fb      	strb	r3, [r7, #15]
            break;
 8000f28:	bf00      	nop
    }

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff fe4e 	bl	8000bd0 <write_register>
}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <nrf24l01p_set_address_widths>:

void nrf24l01p_set_address_widths(widths bytes)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	2003      	movs	r0, #3
 8000f50:	f7ff fe3e 	bl	8000bd0 <write_register>
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <nrf24l01p_auto_retransmit_count>:

void nrf24l01p_auto_retransmit_count(count cnt)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8000f66:	2004      	movs	r0, #4
 8000f68:	f7ff fe0c 	bl	8000b84 <read_register>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	73fb      	strb	r3, [r7, #15]

    // Reset ARC register 0
    new_setup_retr |= 0xF0;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	f063 030f 	orn	r3, r3, #15
 8000f76:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;
 8000f78:	7bfa      	ldrb	r2, [r7, #15]
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	4619      	mov	r1, r3
 8000f84:	2004      	movs	r0, #4
 8000f86:	f7ff fe23 	bl	8000bd0 <write_register>
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <nrf24l01p_auto_retransmit_delay>:

void nrf24l01p_auto_retransmit_delay(delay us)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80fb      	strh	r3, [r7, #6]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8000f9e:	2004      	movs	r0, #4
 8000fa0:	f7ff fdf0 	bl	8000b84 <read_register>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]

    // Reset ARD register 0
    new_setup_retr |= 0x0F;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	f043 030f 	orr.w	r3, r3, #15
 8000fae:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= ((us / 250) - 1) << 4;
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe0 <nrf24l01p_auto_retransmit_delay+0x4c>)
 8000fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb8:	091b      	lsrs	r3, r3, #4
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	3b01      	subs	r3, #1
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	b25a      	sxtb	r2, r3
 8000fc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	b25b      	sxtb	r3, r3
 8000fcc:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	2004      	movs	r0, #4
 8000fd4:	f7ff fdfc 	bl	8000bd0 <write_register>
}
 8000fd8:	bf00      	nop
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	10624dd3 	.word	0x10624dd3

08000fe4 <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(channel MHz)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz);
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	2005      	movs	r0, #5
 8000ff6:	f7ff fdeb 	bl	8000bd0 <write_register>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b084      	sub	sp, #16
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	71fb      	strb	r3, [r7, #7]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 800100c:	2006      	movs	r0, #6
 800100e:	f7ff fdb9 	bl	8000b84 <read_register>
 8001012:	4603      	mov	r3, r0
 8001014:	f023 0306 	bic.w	r3, r3, #6
 8001018:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	b25a      	sxtb	r2, r3
 8001022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001026:	4313      	orrs	r3, r2
 8001028:	b25b      	sxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	4619      	mov	r1, r3
 8001030:	2006      	movs	r0, #6
 8001032:	f7ff fdcd 	bl	8000bd0 <write_register>
}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b084      	sub	sp, #16
 8001042:	af00      	add	r7, sp, #0
 8001044:	4603      	mov	r3, r0
 8001046:	71fb      	strb	r3, [r7, #7]
    // Set value to 0
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001048:	2006      	movs	r0, #6
 800104a:	f7ff fd9b 	bl	8000b84 <read_register>
 800104e:	4603      	mov	r3, r0
 8001050:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001054:	73fb      	strb	r3, [r7, #15]

    switch(bps)
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d00a      	beq.n	8001072 <nrf24l01p_set_rf_air_data_rate+0x34>
 800105c:	2b02      	cmp	r3, #2
 800105e:	dc0e      	bgt.n	800107e <nrf24l01p_set_rf_air_data_rate+0x40>
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00b      	beq.n	800107c <nrf24l01p_set_rf_air_data_rate+0x3e>
 8001064:	2b01      	cmp	r3, #1
 8001066:	d10a      	bne.n	800107e <nrf24l01p_set_rf_air_data_rate+0x40>
    {
        case _1Mbps:
            break;
        case _2Mbps:
            new_rf_setup |= 1 << 3;
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	f043 0308 	orr.w	r3, r3, #8
 800106e:	73fb      	strb	r3, [r7, #15]
            break;
 8001070:	e005      	b.n	800107e <nrf24l01p_set_rf_air_data_rate+0x40>
        case _250kbps:
            new_rf_setup |= 1 << 5;
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	f043 0320 	orr.w	r3, r3, #32
 8001078:	73fb      	strb	r3, [r7, #15]
            break;
 800107a:	e000      	b.n	800107e <nrf24l01p_set_rf_air_data_rate+0x40>
            break;
 800107c:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	4619      	mov	r1, r3
 8001082:	2006      	movs	r0, #6
 8001084:	f7ff fda4 	bl	8000bd0 <write_register>
}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <radio_init>:

/**
 * @brief C-callable function to initialize the radio subsystem.
 */
void radio_init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    // Create the binary semaphore for IRQ
    g_radio_irq_sem = xSemaphoreCreateBinary();
 8001094:	2203      	movs	r2, #3
 8001096:	2100      	movs	r1, #0
 8001098:	2001      	movs	r0, #1
 800109a:	f006 fc70 	bl	800797e <xQueueGenericCreate>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a01      	ldr	r2, [pc, #4]	@ (80010a8 <radio_init+0x18>)
 80010a2:	6013      	str	r3, [r2, #0]
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000170 	.word	0x20000170

080010ac <radio_task_entry>:

/**
 * @brief RTOS task entry function.
 */
void radio_task_entry(void *argument)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    g_radio.task();
 80010b4:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <radio_task_entry+0x18>)
 80010b6:	f000 f851 	bl	800115c <_ZN7MyRadio4taskEv>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000174 	.word	0x20000174

080010c8 <_ZN7MyRadioC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyRadio::MyRadio()
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
{
	this->tx_queue = xQueueCreate(1, 0);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2100      	movs	r1, #0
 80010d4:	2001      	movs	r0, #1
 80010d6:	f006 fc52 	bl	800797e <xQueueGenericCreate>
 80010da:	4602      	mov	r2, r0
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	601a      	str	r2, [r3, #0]
}
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <_ZN7MyRadio4initEv>:

/**
 * @brief Private method to initialize the nRF24.
 */
bool MyRadio::init(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	nrf24l01p_tx_init(106, _1Mbps);
 80010f2:	2100      	movs	r1, #0
 80010f4:	206a      	movs	r0, #106	@ 0x6a
 80010f6:	f7ff fd99 	bl	8000c2c <nrf24l01p_tx_init>
	return true;
 80010fa:	2301      	movs	r3, #1
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <_ZN7MyRadio9send_dataEPh>:

/**
 * @brief Public API for other tasks to send data.
 */
bool MyRadio::send_data(uint8_t* data)
{
 8001104:	b5b0      	push	{r4, r5, r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
	memcpy(radio_tx_buffer, data, 32);
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <_ZN7MyRadio9send_dataEPh+0x54>)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	4614      	mov	r4, r2
 8001114:	461d      	mov	r5, r3
 8001116:	6828      	ldr	r0, [r5, #0]
 8001118:	6869      	ldr	r1, [r5, #4]
 800111a:	68aa      	ldr	r2, [r5, #8]
 800111c:	68eb      	ldr	r3, [r5, #12]
 800111e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001120:	6928      	ldr	r0, [r5, #16]
 8001122:	6969      	ldr	r1, [r5, #20]
 8001124:	69aa      	ldr	r2, [r5, #24]
 8001126:	69eb      	ldr	r3, [r5, #28]
 8001128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if (xQueueSend(this->tx_queue, NULL, 0) == pdTRUE) {
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	2300      	movs	r3, #0
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	f006 fc82 	bl	8007a3c <xQueueGenericSend>
 8001138:	4603      	mov	r3, r0
 800113a:	2b01      	cmp	r3, #1
 800113c:	bf0c      	ite	eq
 800113e:	2301      	moveq	r3, #1
 8001140:	2300      	movne	r3, #0
 8001142:	b2db      	uxtb	r3, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <_ZN7MyRadio9send_dataEPh+0x48>
	        return true;
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <_ZN7MyRadio9send_dataEPh+0x4a>
	    }
	return false;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bdb0      	pop	{r4, r5, r7, pc}
 8001156:	bf00      	nop
 8001158:	20000178 	.word	0x20000178

0800115c <_ZN7MyRadio4taskEv>:
 */
/**
 * @brief MAIN RADIO TASK LOOP (ТІЛЬКИ ПЕРЕДАВАЧ)
 */
void MyRadio::task(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
    if (!this->init()) { // Це тепер коректно викликає nrf24l01p_tx_init
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ffc0 	bl	80010ea <_ZN7MyRadio4initEv>
 800116a:	4603      	mov	r3, r0
 800116c:	f083 0301 	eor.w	r3, r3, #1
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	d002      	beq.n	800117c <_ZN7MyRadio4taskEv+0x20>
        vTaskDelete(NULL);
 8001176:	2000      	movs	r0, #0
 8001178:	f007 fbc4 	bl	8008904 <vTaskDelete>

    while(1)
    {
        // --- 1. Чекаємо, поки keypad_task дасть нам роботу ---
        // Блокуємо задачу, поки в черзі не з'явиться повідомлення
        if (xQueueReceive(this->tx_queue, NULL, portMAX_DELAY) == pdTRUE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f04f 32ff 	mov.w	r2, #4294967295
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f006 fe88 	bl	8007e9c <xQueueReceive>
 800118c:	4603      	mov	r3, r0
 800118e:	2b01      	cmp	r3, #1
 8001190:	bf0c      	ite	eq
 8001192:	2301      	moveq	r3, #1
 8001194:	2300      	movne	r3, #0
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0ef      	beq.n	800117c <_ZN7MyRadio4taskEv+0x20>
        {
            // Є робота!

            // 1. Завантажуємо дані в FIFO
            nrf24l01p_write_tx_fifo(radio_tx_buffer);
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <_ZN7MyRadio4taskEv+0x70>)
 800119e:	f7ff fdff 	bl	8000da0 <nrf24l01p_write_tx_fifo>

            // 2. Оскільки CE вже HIGH, передача почнеться автоматично.

            // 3. Чекаємо на семафор від IRQ (до 100мс), що передача завершена
            if (xSemaphoreTake(g_radio_irq_sem, pdMS_TO_TICKS(100)) == pdTRUE)
 80011a2:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <_ZN7MyRadio4taskEv+0x74>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2164      	movs	r1, #100	@ 0x64
 80011a8:	4618      	mov	r0, r3
 80011aa:	f006 ff59 	bl	8008060 <xQueueSemaphoreTake>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	bf0c      	ite	eq
 80011b4:	2301      	moveq	r3, #1
 80011b6:	2300      	movne	r3, #0
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d002      	beq.n	80011c4 <_ZN7MyRadio4taskEv+0x68>
            {
                // IRQ спрацював!
                // 4. Обробимо IRQ (скинемо прапори TX_DS/MAX_RT і блимнемо діодом)
                nrf24l01p_tx_irq();
 80011be:	f7ff fd61 	bl	8000c84 <nrf24l01p_tx_irq>
 80011c2:	e7db      	b.n	800117c <_ZN7MyRadio4taskEv+0x20>
            else
            {
                // IRQ не спрацював (Timeout).
                // Це означає, що ми не отримали переривання.
                // Скинемо TX FIFO, щоб підготуватися до наступної спроби.
                nrf24l01p_flush_tx_fifo();
 80011c4:	f7ff fe28 	bl	8000e18 <nrf24l01p_flush_tx_fifo>
        if (xQueueReceive(this->tx_queue, NULL, portMAX_DELAY) == pdTRUE)
 80011c8:	e7d8      	b.n	800117c <_ZN7MyRadio4taskEv+0x20>
 80011ca:	bf00      	nop
 80011cc:	20000178 	.word	0x20000178
 80011d0:	20000170 	.word	0x20000170

080011d4 <_Z41__static_initialization_and_destruction_0v>:
            // Ми НЕ переходимо в RX-режим і НЕ чіпаємо CE.
            // Модуль залишається в режимі Standby-II (CE=HIGH, PRIM_RX=0),
            // готовий до наступної передачі.
        }
    }
}
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
MyRadio g_radio;
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80011da:	f7ff ff75 	bl	80010c8 <_ZN7MyRadioC1Ev>
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000174 	.word	0x20000174

080011e8 <_GLOBAL__sub_I_g_radio_irq_sem>:
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	f7ff fff2 	bl	80011d4 <_Z41__static_initialization_and_destruction_0v>
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <MX_SPI1_Init+0x64>)
 80011fa:	4a18      	ldr	r2, [pc, #96]	@ (800125c <MX_SPI1_Init+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011fe:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001200:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001204:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <MX_SPI1_Init+0x64>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001218:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <MX_SPI1_Init+0x64>)
 800121a:	2200      	movs	r2, #0
 800121c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001224:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001226:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001228:	2238      	movs	r2, #56	@ 0x38
 800122a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800122c:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <MX_SPI1_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001232:	4b09      	ldr	r3, [pc, #36]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001234:	2200      	movs	r2, #0
 8001236:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001238:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <MX_SPI1_Init+0x64>)
 800123a:	2200      	movs	r2, #0
 800123c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800123e:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001240:	220a      	movs	r2, #10
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001244:	4804      	ldr	r0, [pc, #16]	@ (8001258 <MX_SPI1_Init+0x64>)
 8001246:	f004 ff27 	bl	8006098 <HAL_SPI_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001250:	f7ff fc58 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000198 	.word	0x20000198
 800125c:	40013000 	.word	0x40013000

08001260 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a41      	ldr	r2, [pc, #260]	@ (8001380 <HAL_SPI_MspInit+0x120>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d17b      	bne.n	8001378 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001280:	4b40      	ldr	r3, [pc, #256]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a3f      	ldr	r2, [pc, #252]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 8001286:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b3d      	ldr	r3, [pc, #244]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001298:	4b3a      	ldr	r3, [pc, #232]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a39      	ldr	r2, [pc, #228]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 800129e:	f043 0304 	orr.w	r3, r3, #4
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b37      	ldr	r3, [pc, #220]	@ (8001384 <HAL_SPI_MspInit+0x124>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 80012b0:	23a0      	movs	r3, #160	@ 0xa0
 80012b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	4619      	mov	r1, r3
 80012c2:	4831      	ldr	r0, [pc, #196]	@ (8001388 <HAL_SPI_MspInit+0x128>)
 80012c4:	f001 f978 	bl	80025b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 80012c8:	2340      	movs	r3, #64	@ 0x40
 80012ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	4619      	mov	r1, r3
 80012da:	482b      	ldr	r0, [pc, #172]	@ (8001388 <HAL_SPI_MspInit+0x128>)
 80012dc:	f001 f96c 	bl	80025b8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80012e0:	4b2a      	ldr	r3, [pc, #168]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 80012e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <HAL_SPI_MspInit+0x130>)
 80012e4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012e6:	4b29      	ldr	r3, [pc, #164]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 80012e8:	2210      	movs	r2, #16
 80012ea:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ec:	4b27      	ldr	r3, [pc, #156]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012f2:	4b26      	ldr	r3, [pc, #152]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 80012f4:	2280      	movs	r2, #128	@ 0x80
 80012f6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012f8:	4b24      	ldr	r3, [pc, #144]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001304:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 8001306:	2200      	movs	r2, #0
 8001308:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800130a:	4b20      	ldr	r3, [pc, #128]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001310:	481e      	ldr	r0, [pc, #120]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 8001312:	f000 fe2b 	bl	8001f6c <HAL_DMA_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 800131c:	f7ff fbf2 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a1a      	ldr	r2, [pc, #104]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 8001324:	649a      	str	r2, [r3, #72]	@ 0x48
 8001326:	4a19      	ldr	r2, [pc, #100]	@ (800138c <HAL_SPI_MspInit+0x12c>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 800132e:	4a1a      	ldr	r2, [pc, #104]	@ (8001398 <HAL_SPI_MspInit+0x138>)
 8001330:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001332:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001334:	2200      	movs	r2, #0
 8001336:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001340:	2280      	movs	r2, #128	@ 0x80
 8001342:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800134a:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 800134c:	2200      	movs	r2, #0
 800134e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001350:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001356:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001358:	2200      	movs	r2, #0
 800135a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800135c:	480d      	ldr	r0, [pc, #52]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 800135e:	f000 fe05 	bl	8001f6c <HAL_DMA_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001368:	f7ff fbcc 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4a09      	ldr	r2, [pc, #36]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001370:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001372:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <HAL_SPI_MspInit+0x134>)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40013000 	.word	0x40013000
 8001384:	40021000 	.word	0x40021000
 8001388:	40010800 	.word	0x40010800
 800138c:	200001f0 	.word	0x200001f0
 8001390:	40020030 	.word	0x40020030
 8001394:	20000234 	.word	0x20000234
 8001398:	4002001c 	.word	0x4002001c

0800139c <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af04      	add	r7, sp, #16
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	2301      	movs	r3, #1
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	1dfb      	adds	r3, r7, #7
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2301      	movs	r3, #1
 80013b6:	2200      	movs	r2, #0
 80013b8:	2178      	movs	r1, #120	@ 0x78
 80013ba:	4804      	ldr	r0, [pc, #16]	@ (80013cc <ssd1306_WriteCommand+0x30>)
 80013bc:	f001 fdc6 	bl	8002f4c <HAL_I2C_Mem_Write>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200000b4 	.word	0x200000b4

080013d0 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 80013d4:	2064      	movs	r0, #100	@ 0x64
 80013d6:	f000 fc97 	bl	8001d08 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 80013da:	20ae      	movs	r0, #174	@ 0xae
 80013dc:	f7ff ffde 	bl	800139c <ssd1306_WriteCommand>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <ssd1306_Init+0x1a>
 80013e6:	2300      	movs	r3, #0
 80013e8:	e0d5      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 80013ea:	2020      	movs	r0, #32
 80013ec:	f7ff ffd6 	bl	800139c <ssd1306_WriteCommand>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <ssd1306_Init+0x2a>
 80013f6:	2300      	movs	r3, #0
 80013f8:	e0cd      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 80013fa:	2000      	movs	r0, #0
 80013fc:	f7ff ffce 	bl	800139c <ssd1306_WriteCommand>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <ssd1306_Init+0x3a>
 8001406:	2300      	movs	r3, #0
 8001408:	e0c5      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 800140a:	20b0      	movs	r0, #176	@ 0xb0
 800140c:	f7ff ffc6 	bl	800139c <ssd1306_WriteCommand>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <ssd1306_Init+0x4a>
 8001416:	2300      	movs	r3, #0
 8001418:	e0bd      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 800141a:	20c8      	movs	r0, #200	@ 0xc8
 800141c:	f7ff ffbe 	bl	800139c <ssd1306_WriteCommand>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <ssd1306_Init+0x5a>
 8001426:	2300      	movs	r3, #0
 8001428:	e0b5      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 800142a:	2000      	movs	r0, #0
 800142c:	f7ff ffb6 	bl	800139c <ssd1306_WriteCommand>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <ssd1306_Init+0x6a>
 8001436:	2300      	movs	r3, #0
 8001438:	e0ad      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 800143a:	2010      	movs	r0, #16
 800143c:	f7ff ffae 	bl	800139c <ssd1306_WriteCommand>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <ssd1306_Init+0x7a>
 8001446:	2300      	movs	r3, #0
 8001448:	e0a5      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 800144a:	2040      	movs	r0, #64	@ 0x40
 800144c:	f7ff ffa6 	bl	800139c <ssd1306_WriteCommand>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <ssd1306_Init+0x8a>
 8001456:	2300      	movs	r3, #0
 8001458:	e09d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 800145a:	2081      	movs	r0, #129	@ 0x81
 800145c:	f7ff ff9e 	bl	800139c <ssd1306_WriteCommand>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <ssd1306_Init+0x9a>
 8001466:	2300      	movs	r3, #0
 8001468:	e095      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 800146a:	20ff      	movs	r0, #255	@ 0xff
 800146c:	f7ff ff96 	bl	800139c <ssd1306_WriteCommand>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <ssd1306_Init+0xaa>
 8001476:	2300      	movs	r3, #0
 8001478:	e08d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 800147a:	20a1      	movs	r0, #161	@ 0xa1
 800147c:	f7ff ff8e 	bl	800139c <ssd1306_WriteCommand>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <ssd1306_Init+0xba>
 8001486:	2300      	movs	r3, #0
 8001488:	e085      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 800148a:	20a6      	movs	r0, #166	@ 0xa6
 800148c:	f7ff ff86 	bl	800139c <ssd1306_WriteCommand>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <ssd1306_Init+0xca>
 8001496:	2300      	movs	r3, #0
 8001498:	e07d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 800149a:	20a8      	movs	r0, #168	@ 0xa8
 800149c:	f7ff ff7e 	bl	800139c <ssd1306_WriteCommand>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <ssd1306_Init+0xda>
 80014a6:	2300      	movs	r3, #0
 80014a8:	e075      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 80014aa:	203f      	movs	r0, #63	@ 0x3f
 80014ac:	f7ff ff76 	bl	800139c <ssd1306_WriteCommand>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <ssd1306_Init+0xea>
 80014b6:	2300      	movs	r3, #0
 80014b8:	e06d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 80014ba:	20d3      	movs	r0, #211	@ 0xd3
 80014bc:	f7ff ff6e 	bl	800139c <ssd1306_WriteCommand>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <ssd1306_Init+0xfa>
 80014c6:	2300      	movs	r3, #0
 80014c8:	e065      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 80014ca:	2000      	movs	r0, #0
 80014cc:	f7ff ff66 	bl	800139c <ssd1306_WriteCommand>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <ssd1306_Init+0x10a>
 80014d6:	2300      	movs	r3, #0
 80014d8:	e05d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 80014da:	20d5      	movs	r0, #213	@ 0xd5
 80014dc:	f7ff ff5e 	bl	800139c <ssd1306_WriteCommand>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <ssd1306_Init+0x11a>
 80014e6:	2300      	movs	r3, #0
 80014e8:	e055      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 80014ea:	2080      	movs	r0, #128	@ 0x80
 80014ec:	f7ff ff56 	bl	800139c <ssd1306_WriteCommand>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <ssd1306_Init+0x12a>
 80014f6:	2300      	movs	r3, #0
 80014f8:	e04d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 80014fa:	20d9      	movs	r0, #217	@ 0xd9
 80014fc:	f7ff ff4e 	bl	800139c <ssd1306_WriteCommand>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <ssd1306_Init+0x13a>
 8001506:	2300      	movs	r3, #0
 8001508:	e045      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 800150a:	20f1      	movs	r0, #241	@ 0xf1
 800150c:	f7ff ff46 	bl	800139c <ssd1306_WriteCommand>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <ssd1306_Init+0x14a>
 8001516:	2300      	movs	r3, #0
 8001518:	e03d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 800151a:	20da      	movs	r0, #218	@ 0xda
 800151c:	f7ff ff3e 	bl	800139c <ssd1306_WriteCommand>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <ssd1306_Init+0x15a>
 8001526:	2300      	movs	r3, #0
 8001528:	e035      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 800152a:	2012      	movs	r0, #18
 800152c:	f7ff ff36 	bl	800139c <ssd1306_WriteCommand>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <ssd1306_Init+0x16a>
 8001536:	2300      	movs	r3, #0
 8001538:	e02d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 800153a:	20db      	movs	r0, #219	@ 0xdb
 800153c:	f7ff ff2e 	bl	800139c <ssd1306_WriteCommand>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <ssd1306_Init+0x17a>
 8001546:	2300      	movs	r3, #0
 8001548:	e025      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 800154a:	2040      	movs	r0, #64	@ 0x40
 800154c:	f7ff ff26 	bl	800139c <ssd1306_WriteCommand>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <ssd1306_Init+0x18a>
 8001556:	2300      	movs	r3, #0
 8001558:	e01d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 800155a:	208d      	movs	r0, #141	@ 0x8d
 800155c:	f7ff ff1e 	bl	800139c <ssd1306_WriteCommand>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <ssd1306_Init+0x19a>
 8001566:	2300      	movs	r3, #0
 8001568:	e015      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 800156a:	2014      	movs	r0, #20
 800156c:	f7ff ff16 	bl	800139c <ssd1306_WriteCommand>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <ssd1306_Init+0x1aa>
 8001576:	2300      	movs	r3, #0
 8001578:	e00d      	b.n	8001596 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 800157a:	20af      	movs	r0, #175	@ 0xaf
 800157c:	f7ff ff0e 	bl	800139c <ssd1306_WriteCommand>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <ssd1306_Init+0x1ba>
 8001586:	2300      	movs	r3, #0
 8001588:	e005      	b.n	8001596 <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 800158a:	2000      	movs	r0, #0
 800158c:	f000 f806 	bl	800159c <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 8001590:	f000 f944 	bl	800181c <ssd1306_UpdateScreen>

    return 1; // Success
 8001594:	2301      	movs	r3, #1
}
 8001596:	4618      	mov	r0, r3
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d101      	bne.n	80015b0 <ssd1306_Fill+0x14>
 80015ac:	2300      	movs	r3, #0
 80015ae:	e000      	b.n	80015b2 <ssd1306_Fill+0x16>
 80015b0:	23ff      	movs	r3, #255	@ 0xff
 80015b2:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015ba:	4619      	mov	r1, r3
 80015bc:	4803      	ldr	r0, [pc, #12]	@ (80015cc <ssd1306_Fill+0x30>)
 80015be:	f008 ffc3 	bl	800a548 <memset>
}
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000278 	.word	0x20000278

080015d0 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
 80015da:	460b      	mov	r3, r1
 80015dc:	71bb      	strb	r3, [r7, #6]
 80015de:	4613      	mov	r3, r2
 80015e0:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db3d      	blt.n	8001666 <ssd1306_DrawPixel+0x96>
 80015ea:	79bb      	ldrb	r3, [r7, #6]
 80015ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80015ee:	d83a      	bhi.n	8001666 <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 80015f0:	797b      	ldrb	r3, [r7, #5]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d11a      	bne.n	800162c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 80015f6:	79fa      	ldrb	r2, [r7, #7]
 80015f8:	79bb      	ldrb	r3, [r7, #6]
 80015fa:	08db      	lsrs	r3, r3, #3
 80015fc:	b2d8      	uxtb	r0, r3
 80015fe:	4603      	mov	r3, r0
 8001600:	01db      	lsls	r3, r3, #7
 8001602:	4413      	add	r3, r2
 8001604:	4a1a      	ldr	r2, [pc, #104]	@ (8001670 <ssd1306_DrawPixel+0xa0>)
 8001606:	5cd3      	ldrb	r3, [r2, r3]
 8001608:	b25a      	sxtb	r2, r3
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	f003 0307 	and.w	r3, r3, #7
 8001610:	2101      	movs	r1, #1
 8001612:	fa01 f303 	lsl.w	r3, r1, r3
 8001616:	b25b      	sxtb	r3, r3
 8001618:	4313      	orrs	r3, r2
 800161a:	b259      	sxtb	r1, r3
 800161c:	79fa      	ldrb	r2, [r7, #7]
 800161e:	4603      	mov	r3, r0
 8001620:	01db      	lsls	r3, r3, #7
 8001622:	4413      	add	r3, r2
 8001624:	b2c9      	uxtb	r1, r1
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <ssd1306_DrawPixel+0xa0>)
 8001628:	54d1      	strb	r1, [r2, r3]
 800162a:	e01d      	b.n	8001668 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800162c:	79fa      	ldrb	r2, [r7, #7]
 800162e:	79bb      	ldrb	r3, [r7, #6]
 8001630:	08db      	lsrs	r3, r3, #3
 8001632:	b2d8      	uxtb	r0, r3
 8001634:	4603      	mov	r3, r0
 8001636:	01db      	lsls	r3, r3, #7
 8001638:	4413      	add	r3, r2
 800163a:	4a0d      	ldr	r2, [pc, #52]	@ (8001670 <ssd1306_DrawPixel+0xa0>)
 800163c:	5cd3      	ldrb	r3, [r2, r3]
 800163e:	b25a      	sxtb	r2, r3
 8001640:	79bb      	ldrb	r3, [r7, #6]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	2101      	movs	r1, #1
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	b25b      	sxtb	r3, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	b25b      	sxtb	r3, r3
 8001652:	4013      	ands	r3, r2
 8001654:	b259      	sxtb	r1, r3
 8001656:	79fa      	ldrb	r2, [r7, #7]
 8001658:	4603      	mov	r3, r0
 800165a:	01db      	lsls	r3, r3, #7
 800165c:	4413      	add	r3, r2
 800165e:	b2c9      	uxtb	r1, r1
 8001660:	4a03      	ldr	r2, [pc, #12]	@ (8001670 <ssd1306_DrawPixel+0xa0>)
 8001662:	54d1      	strb	r1, [r2, r3]
 8001664:	e000      	b.n	8001668 <ssd1306_DrawPixel+0x98>
        return;
 8001666:	bf00      	nop
    }
}
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	20000278 	.word	0x20000278

08001674 <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	460a      	mov	r2, r1
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	4613      	mov	r3, r2
 8001682:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8001684:	4a05      	ldr	r2, [pc, #20]	@ (800169c <ssd1306_SetCursor+0x28>)
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	7013      	strb	r3, [r2, #0]
    current_y = y;
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <ssd1306_SetCursor+0x2c>)
 800168c:	79bb      	ldrb	r3, [r7, #6]
 800168e:	7013      	strb	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000678 	.word	0x20000678
 80016a0:	20000679 	.word	0x20000679

080016a4 <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
 80016b0:	4613      	mov	r3, r2
 80016b2:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80016b4:	4b39      	ldr	r3, [pc, #228]	@ (800179c <ssd1306_WriteChar+0xf8>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	461a      	mov	r2, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	4413      	add	r3, r2
 80016c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80016c2:	dc07      	bgt.n	80016d4 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80016c4:	4b36      	ldr	r3, [pc, #216]	@ (80017a0 <ssd1306_WriteChar+0xfc>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	461a      	mov	r2, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	785b      	ldrb	r3, [r3, #1]
 80016ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80016d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80016d2:	dd01      	ble.n	80016d8 <ssd1306_WriteChar+0x34>
    {
        return 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	e05c      	b.n	8001792 <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	e04a      	b.n	8001774 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	3b20      	subs	r3, #32
 80016e6:	6839      	ldr	r1, [r7, #0]
 80016e8:	7809      	ldrb	r1, [r1, #0]
 80016ea:	fb01 f303 	mul.w	r3, r1, r3
 80016ee:	4619      	mov	r1, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	440b      	add	r3, r1
 80016f4:	4413      	add	r3, r2
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	e030      	b.n	8001762 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8001700:	7bfa      	ldrb	r2, [r7, #15]
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	fa42 f303 	asr.w	r3, r2, r3
 8001708:	f003 0301 	and.w	r3, r3, #1
 800170c:	2b00      	cmp	r3, #0
 800170e:	d010      	beq.n	8001732 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	b2da      	uxtb	r2, r3
 8001714:	4b21      	ldr	r3, [pc, #132]	@ (800179c <ssd1306_WriteChar+0xf8>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4413      	add	r3, r2
 800171a:	b2d8      	uxtb	r0, r3
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <ssd1306_WriteChar+0xfc>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4413      	add	r3, r2
 8001726:	b2db      	uxtb	r3, r3
 8001728:	79ba      	ldrb	r2, [r7, #6]
 800172a:	4619      	mov	r1, r3
 800172c:	f7ff ff50 	bl	80015d0 <ssd1306_DrawPixel>
 8001730:	e014      	b.n	800175c <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b19      	ldr	r3, [pc, #100]	@ (800179c <ssd1306_WriteChar+0xf8>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	4413      	add	r3, r2
 800173c:	b2d8      	uxtb	r0, r3
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <ssd1306_WriteChar+0xfc>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	b2d9      	uxtb	r1, r3
 800174a:	79bb      	ldrb	r3, [r7, #6]
 800174c:	2b00      	cmp	r3, #0
 800174e:	bf0c      	ite	eq
 8001750:	2301      	moveq	r3, #1
 8001752:	2300      	movne	r3, #0
 8001754:	b2db      	uxtb	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	f7ff ff3a 	bl	80015d0 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	3301      	adds	r3, #1
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	785b      	ldrb	r3, [r3, #1]
 8001766:	461a      	mov	r2, r3
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	4293      	cmp	r3, r2
 800176c:	d3c8      	bcc.n	8001700 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	3301      	adds	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	4293      	cmp	r3, r2
 800177e:	d3ae      	bcc.n	80016de <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	781a      	ldrb	r2, [r3, #0]
 8001784:	4b05      	ldr	r3, [pc, #20]	@ (800179c <ssd1306_WriteChar+0xf8>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4413      	add	r3, r2
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b03      	ldr	r3, [pc, #12]	@ (800179c <ssd1306_WriteChar+0xf8>)
 800178e:	701a      	strb	r2, [r3, #0]
    return ch;
 8001790:	79fb      	ldrb	r3, [r7, #7]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000678 	.word	0x20000678
 80017a0:	20000679 	.word	0x20000679

080017a4 <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	4613      	mov	r3, r2
 80017b0:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 80017b2:	e012      	b.n	80017da <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	79fa      	ldrb	r2, [r7, #7]
 80017ba:	68b9      	ldr	r1, [r7, #8]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff ff71 	bl	80016a4 <ssd1306_WriteChar>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d002      	beq.n	80017d4 <ssd1306_WriteString+0x30>
            return *str; // Error
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	e008      	b.n	80017e6 <ssd1306_WriteString+0x42>
        }
        str++;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	3301      	adds	r3, #1
 80017d8:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1e8      	bne.n	80017b4 <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	781b      	ldrb	r3, [r3, #0]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 80017f2:	2021      	movs	r0, #33	@ 0x21
 80017f4:	f7ff fdd2 	bl	800139c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff fdcf 	bl	800139c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 80017fe:	207f      	movs	r0, #127	@ 0x7f
 8001800:	f7ff fdcc 	bl	800139c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 8001804:	2022      	movs	r0, #34	@ 0x22
 8001806:	f7ff fdc9 	bl	800139c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 800180a:	2000      	movs	r0, #0
 800180c:	f7ff fdc6 	bl	800139c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001810:	2007      	movs	r0, #7
 8001812:	f7ff fdc3 	bl	800139c <ssd1306_WriteCommand>
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001822:	f7ff ffe4 	bl	80017ee <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	9302      	str	r3, [sp, #8]
 800182c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001830:	9301      	str	r3, [sp, #4]
 8001832:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <ssd1306_UpdateScreen+0x2c>)
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	2301      	movs	r3, #1
 8001838:	2240      	movs	r2, #64	@ 0x40
 800183a:	2178      	movs	r1, #120	@ 0x78
 800183c:	4803      	ldr	r0, [pc, #12]	@ (800184c <ssd1306_UpdateScreen+0x30>)
 800183e:	f001 fb85 	bl	8002f4c <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000278 	.word	0x20000278
 800184c:	200000b4 	.word	0x200000b4

08001850 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 8001856:	f7ff ffca 	bl	80017ee <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 800185a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800185e:	9301      	str	r3, [sp, #4]
 8001860:	4b05      	ldr	r3, [pc, #20]	@ (8001878 <ssd1306_UpdateScreenDMA+0x28>)
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2301      	movs	r3, #1
 8001866:	2240      	movs	r2, #64	@ 0x40
 8001868:	2178      	movs	r1, #120	@ 0x78
 800186a:	4804      	ldr	r0, [pc, #16]	@ (800187c <ssd1306_UpdateScreenDMA+0x2c>)
 800186c:	f001 fc74 	bl	8003158 <HAL_I2C_Mem_Write_DMA>
 8001870:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000278 	.word	0x20000278
 800187c:	200000b4 	.word	0x200000b4

08001880 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	71fb      	strb	r3, [r7, #7]
 800188c:	4613      	mov	r3, r2
 800188e:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001890:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <ssd1306_WriteChar_Large+0xf8>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4413      	add	r3, r2
 800189c:	2b7f      	cmp	r3, #127	@ 0x7f
 800189e:	dc07      	bgt.n	80018b0 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80018a0:	4b36      	ldr	r3, [pc, #216]	@ (800197c <ssd1306_WriteChar_Large+0xfc>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	785b      	ldrb	r3, [r3, #1]
 80018aa:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80018ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80018ae:	dd01      	ble.n	80018b4 <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 80018b0:	2300      	movs	r3, #0
 80018b2:	e05d      	b.n	8001970 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e04b      	b.n	8001952 <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	3b20      	subs	r3, #32
 80018c2:	6839      	ldr	r1, [r7, #0]
 80018c4:	7849      	ldrb	r1, [r1, #1]
 80018c6:	fb01 f303 	mul.w	r3, r1, r3
 80018ca:	4619      	mov	r1, r3
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	440b      	add	r3, r1
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	4413      	add	r3, r2
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 80018d8:	2300      	movs	r3, #0
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	e030      	b.n	8001940 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d010      	beq.n	8001910 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <ssd1306_WriteChar_Large+0xf8>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	4413      	add	r3, r2
 80018f8:	b2d8      	uxtb	r0, r3
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <ssd1306_WriteChar_Large+0xfc>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	4413      	add	r3, r2
 8001904:	b2db      	uxtb	r3, r3
 8001906:	79ba      	ldrb	r2, [r7, #6]
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff fe61 	bl	80015d0 <ssd1306_DrawPixel>
 800190e:	e014      	b.n	800193a <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	b2da      	uxtb	r2, r3
 8001914:	4b18      	ldr	r3, [pc, #96]	@ (8001978 <ssd1306_WriteChar_Large+0xf8>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4413      	add	r3, r2
 800191a:	b2d8      	uxtb	r0, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	b2da      	uxtb	r2, r3
 8001920:	4b16      	ldr	r3, [pc, #88]	@ (800197c <ssd1306_WriteChar_Large+0xfc>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4413      	add	r3, r2
 8001926:	b2d9      	uxtb	r1, r3
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	2b00      	cmp	r3, #0
 800192c:	bf0c      	ite	eq
 800192e:	2301      	moveq	r3, #1
 8001930:	2300      	movne	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	461a      	mov	r2, r3
 8001936:	f7ff fe4b 	bl	80015d0 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	3301      	adds	r3, #1
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	4293      	cmp	r3, r2
 800194a:	d3c8      	bcc.n	80018de <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	3301      	adds	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	785b      	ldrb	r3, [r3, #1]
 8001956:	461a      	mov	r2, r3
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	4293      	cmp	r3, r2
 800195c:	d3ad      	bcc.n	80018ba <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	781a      	ldrb	r2, [r3, #0]
 8001962:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <ssd1306_WriteChar_Large+0xf8>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4b03      	ldr	r3, [pc, #12]	@ (8001978 <ssd1306_WriteChar_Large+0xf8>)
 800196c:	701a      	strb	r2, [r3, #0]
    return ch;
 800196e:	79fb      	ldrb	r3, [r7, #7]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000678 	.word	0x20000678
 800197c:	20000679 	.word	0x20000679

08001980 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	4613      	mov	r3, r2
 800198c:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 800198e:	e019      	b.n	80019c4 <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	e018      	b.n	80019d0 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	79fa      	ldrb	r2, [r7, #7]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff6a 	bl	8001880 <ssd1306_WriteChar_Large>
 80019ac:	4603      	mov	r3, r0
 80019ae:	461a      	mov	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d002      	beq.n	80019be <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	e008      	b.n	80019d0 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	3301      	adds	r3, #1
 80019c2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e1      	bne.n	8001990 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	781b      	ldrb	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019de:	4b18      	ldr	r3, [pc, #96]	@ (8001a40 <HAL_MspInit+0x68>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	4a17      	ldr	r2, [pc, #92]	@ (8001a40 <HAL_MspInit+0x68>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6193      	str	r3, [r2, #24]
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <HAL_MspInit+0x68>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <HAL_MspInit+0x68>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4a11      	ldr	r2, [pc, #68]	@ (8001a40 <HAL_MspInit+0x68>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a00:	61d3      	str	r3, [r2, #28]
 8001a02:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <HAL_MspInit+0x68>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	210f      	movs	r1, #15
 8001a12:	f06f 0001 	mvn.w	r0, #1
 8001a16:	f000 fa65 	bl	8001ee4 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <HAL_MspInit+0x6c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <HAL_MspInit+0x6c>)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a36:	bf00      	nop
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010000 	.word	0x40010000

08001a48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08e      	sub	sp, #56	@ 0x38
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001a5e:	4b34      	ldr	r3, [pc, #208]	@ (8001b30 <HAL_InitTick+0xe8>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	4a33      	ldr	r2, [pc, #204]	@ (8001b30 <HAL_InitTick+0xe8>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	61d3      	str	r3, [r2, #28]
 8001a6a:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <HAL_InitTick+0xe8>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a76:	f107 0210 	add.w	r2, r7, #16
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	4611      	mov	r1, r2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f004 faa9 	bl	8005fd8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d103      	bne.n	8001a98 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a90:	f004 fa8e 	bl	8005fb0 <HAL_RCC_GetPCLK1Freq>
 8001a94:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a96:	e004      	b.n	8001aa2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a98:	f004 fa8a 	bl	8005fb0 <HAL_RCC_GetPCLK1Freq>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa4:	4a23      	ldr	r2, [pc, #140]	@ (8001b34 <HAL_InitTick+0xec>)
 8001aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aaa:	0c9b      	lsrs	r3, r3, #18
 8001aac:	3b01      	subs	r3, #1
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001ab0:	4b21      	ldr	r3, [pc, #132]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ab2:	4a22      	ldr	r2, [pc, #136]	@ (8001b3c <HAL_InitTick+0xf4>)
 8001ab4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ab8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001abc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001abe:	4a1e      	ldr	r2, [pc, #120]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001ad6:	4818      	ldr	r0, [pc, #96]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001ad8:	f005 f98c 	bl	8006df4 <HAL_TIM_Base_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ae2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d11b      	bne.n	8001b22 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001aea:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <HAL_InitTick+0xf0>)
 8001aec:	f005 fa44 	bl	8006f78 <HAL_TIM_Base_Start_IT>
 8001af0:	4603      	mov	r3, r0
 8001af2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001af6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d111      	bne.n	8001b22 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001afe:	201e      	movs	r0, #30
 8001b00:	f000 fa1c 	bl	8001f3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b0f      	cmp	r3, #15
 8001b08:	d808      	bhi.n	8001b1c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	201e      	movs	r0, #30
 8001b10:	f000 f9e8 	bl	8001ee4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b14:	4a0a      	ldr	r2, [pc, #40]	@ (8001b40 <HAL_InitTick+0xf8>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e002      	b.n	8001b22 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3738      	adds	r7, #56	@ 0x38
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000
 8001b34:	431bde83 	.word	0x431bde83
 8001b38:	2000067c 	.word	0x2000067c
 8001b3c:	40000800 	.word	0x40000800
 8001b40:	20000014 	.word	0x20000014

08001b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <NMI_Handler+0x4>

08001b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <HardFault_Handler+0x4>

08001b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <MemManage_Handler+0x4>

08001b5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <BusFault_Handler+0x4>

08001b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <UsageFault_Handler+0x4>

08001b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8001b7c:	2002      	movs	r0, #2
 8001b7e:	f000 fff7 	bl	8002b70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001b8c:	4802      	ldr	r0, [pc, #8]	@ (8001b98 <DMA1_Channel2_IRQHandler+0x10>)
 8001b8e:	f000 fbd3 	bl	8002338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000234 	.word	0x20000234

08001b9c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ba0:	4802      	ldr	r0, [pc, #8]	@ (8001bac <DMA1_Channel3_IRQHandler+0x10>)
 8001ba2:	f000 fbc9 	bl	8002338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200001f0 	.word	0x200001f0

08001bb0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <DMA1_Channel6_IRQHandler+0x10>)
 8001bb6:	f000 fbbf 	bl	8002338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000108 	.word	0x20000108

08001bc4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <TIM4_IRQHandler+0x10>)
 8001bca:	f005 fa41 	bl	8007050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	2000067c 	.word	0x2000067c

08001bd8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <I2C1_EV_IRQHandler+0x10>)
 8001bde:	f001 fc1f 	bl	8003420 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200000b4 	.word	0x200000b4

08001bec <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001bf0:	4802      	ldr	r0, [pc, #8]	@ (8001bfc <I2C1_ER_IRQHandler+0x10>)
 8001bf2:	f001 fd86 	bl	8003702 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200000b4 	.word	0x200000b4

08001c00 <HAL_GPIO_EXTI_Callback>:
  * @note   This is our "strong" implementation that overrides the weak one.
  * @param  GPIO_Pin: The pin that triggered the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NRF24_IRQ_Pin) // Check if it's our radio pin
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d114      	bne.n	8001c3a <HAL_GPIO_EXTI_Callback+0x3a>
  {
    // This is an interrupt from the nRF24
    // Give the semaphore to wake up the 'radio_task'
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_radio_irq_sem, &xHigherPriorityTaskWoken);
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_GPIO_EXTI_Callback+0x44>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f107 020c 	add.w	r2, r7, #12
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f006 f8ac 	bl	8007d7c <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <HAL_GPIO_EXTI_Callback+0x3a>
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <HAL_GPIO_EXTI_Callback+0x48>)
 8001c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	f3bf 8f4f 	dsb	sy
 8001c36:	f3bf 8f6f 	isb	sy
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000170 	.word	0x20000170
 8001c48:	e000ed04 	.word	0xe000ed04

08001c4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c58:	f7ff fff8 	bl	8001c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c5c:	480b      	ldr	r0, [pc, #44]	@ (8001c8c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c5e:	490c      	ldr	r1, [pc, #48]	@ (8001c90 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c60:	4a0c      	ldr	r2, [pc, #48]	@ (8001c94 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c64:	e002      	b.n	8001c6c <LoopCopyDataInit>

08001c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6a:	3304      	adds	r3, #4

08001c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c70:	d3f9      	bcc.n	8001c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c72:	4a09      	ldr	r2, [pc, #36]	@ (8001c98 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c74:	4c09      	ldr	r4, [pc, #36]	@ (8001c9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c78:	e001      	b.n	8001c7e <LoopFillZerobss>

08001c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c7c:	3204      	adds	r2, #4

08001c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c80:	d3fb      	bcc.n	8001c7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c82:	f008 fcdb 	bl	800a63c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c86:	f7fe fe78 	bl	800097a <main>
  bx lr
 8001c8a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c90:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c94:	0800b98c 	.word	0x0800b98c
  ldr r2, =_sbss
 8001c98:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c9c:	20002df0 	.word	0x20002df0

08001ca0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca0:	e7fe      	b.n	8001ca0 <ADC1_2_IRQHandler>
	...

08001ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_Init+0x28>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	@ (8001ccc <HAL_Init+0x28>)
 8001cae:	f043 0310 	orr.w	r3, r3, #16
 8001cb2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 f8f5 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	200f      	movs	r0, #15
 8001cbc:	f7ff fec4 	bl	8001a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fe8a 	bl	80019d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40022000 	.word	0x40022000

08001cd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cd4:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <HAL_IncTick+0x1c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <HAL_IncTick+0x20>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a03      	ldr	r2, [pc, #12]	@ (8001cf0 <HAL_IncTick+0x20>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	20000018 	.word	0x20000018
 8001cf0:	200006c4 	.word	0x200006c4

08001cf4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf8:	4b02      	ldr	r3, [pc, #8]	@ (8001d04 <HAL_GetTick+0x10>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr
 8001d04:	200006c4 	.word	0x200006c4

08001d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d10:	f7ff fff0 	bl	8001cf4 <HAL_GetTick>
 8001d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d20:	d005      	beq.n	8001d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_Delay+0x44>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d2e:	bf00      	nop
 8001d30:	f7ff ffe0 	bl	8001cf4 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d8f7      	bhi.n	8001d30 <HAL_Delay+0x28>
  {
  }
}
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000018 	.word	0x20000018

08001d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	f003 0307 	and.w	r3, r3, #7
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db0b      	blt.n	8001dde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	f003 021f 	and.w	r2, r3, #31
 8001dcc:	4906      	ldr	r1, [pc, #24]	@ (8001de8 <__NVIC_EnableIRQ+0x34>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr
 8001de8:	e000e100 	.word	0xe000e100

08001dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	db0a      	blt.n	8001e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	490c      	ldr	r1, [pc, #48]	@ (8001e38 <__NVIC_SetPriority+0x4c>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	0112      	lsls	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e14:	e00a      	b.n	8001e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	4908      	ldr	r1, [pc, #32]	@ (8001e3c <__NVIC_SetPriority+0x50>)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	3b04      	subs	r3, #4
 8001e24:	0112      	lsls	r2, r2, #4
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	440b      	add	r3, r1
 8001e2a:	761a      	strb	r2, [r3, #24]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000e100 	.word	0xe000e100
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	@ 0x24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f1c3 0307 	rsb	r3, r3, #7
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	bf28      	it	cs
 8001e5e:	2304      	movcs	r3, #4
 8001e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3304      	adds	r3, #4
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	d902      	bls.n	8001e70 <NVIC_EncodePriority+0x30>
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3b03      	subs	r3, #3
 8001e6e:	e000      	b.n	8001e72 <NVIC_EncodePriority+0x32>
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	401a      	ands	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	43d9      	mvns	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	4313      	orrs	r3, r2
         );
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3724      	adds	r7, #36	@ 0x24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b07      	cmp	r3, #7
 8001eb0:	d00f      	beq.n	8001ed2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b06      	cmp	r3, #6
 8001eb6:	d00c      	beq.n	8001ed2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b05      	cmp	r3, #5
 8001ebc:	d009      	beq.n	8001ed2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d006      	beq.n	8001ed2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d003      	beq.n	8001ed2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001eca:	2191      	movs	r1, #145	@ 0x91
 8001ecc:	4804      	ldr	r0, [pc, #16]	@ (8001ee0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001ece:	f7fe fe1f 	bl	8000b10 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ff3c 	bl	8001d50 <__NVIC_SetPriorityGrouping>
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	0800a7e8 	.word	0x0800a7e8

08001ee4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
 8001ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b0f      	cmp	r3, #15
 8001efa:	d903      	bls.n	8001f04 <HAL_NVIC_SetPriority+0x20>
 8001efc:	21a9      	movs	r1, #169	@ 0xa9
 8001efe:	480e      	ldr	r0, [pc, #56]	@ (8001f38 <HAL_NVIC_SetPriority+0x54>)
 8001f00:	f7fe fe06 	bl	8000b10 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b0f      	cmp	r3, #15
 8001f08:	d903      	bls.n	8001f12 <HAL_NVIC_SetPriority+0x2e>
 8001f0a:	21aa      	movs	r1, #170	@ 0xaa
 8001f0c:	480a      	ldr	r0, [pc, #40]	@ (8001f38 <HAL_NVIC_SetPriority+0x54>)
 8001f0e:	f7fe fdff 	bl	8000b10 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f12:	f7ff ff41 	bl	8001d98 <__NVIC_GetPriorityGrouping>
 8001f16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	68b9      	ldr	r1, [r7, #8]
 8001f1c:	6978      	ldr	r0, [r7, #20]
 8001f1e:	f7ff ff8f 	bl	8001e40 <NVIC_EncodePriority>
 8001f22:	4602      	mov	r2, r0
 8001f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f28:	4611      	mov	r1, r2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff5e 	bl	8001dec <__NVIC_SetPriority>
}
 8001f30:	bf00      	nop
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	0800a7e8 	.word	0x0800a7e8

08001f3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	da03      	bge.n	8001f56 <HAL_NVIC_EnableIRQ+0x1a>
 8001f4e:	21bd      	movs	r1, #189	@ 0xbd
 8001f50:	4805      	ldr	r0, [pc, #20]	@ (8001f68 <HAL_NVIC_EnableIRQ+0x2c>)
 8001f52:	f7fe fddd 	bl	8000b10 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ff2a 	bl	8001db4 <__NVIC_EnableIRQ>
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	0800a7e8 	.word	0x0800a7e8

08001f6c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0da      	b.n	8002138 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a6e      	ldr	r2, [pc, #440]	@ (8002140 <HAL_DMA_Init+0x1d4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d021      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a6c      	ldr	r2, [pc, #432]	@ (8002144 <HAL_DMA_Init+0x1d8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d01c      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a6b      	ldr	r2, [pc, #428]	@ (8002148 <HAL_DMA_Init+0x1dc>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d017      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a69      	ldr	r2, [pc, #420]	@ (800214c <HAL_DMA_Init+0x1e0>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d012      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a68      	ldr	r2, [pc, #416]	@ (8002150 <HAL_DMA_Init+0x1e4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00d      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a66      	ldr	r2, [pc, #408]	@ (8002154 <HAL_DMA_Init+0x1e8>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d008      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a65      	ldr	r2, [pc, #404]	@ (8002158 <HAL_DMA_Init+0x1ec>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d003      	beq.n	8001fd0 <HAL_DMA_Init+0x64>
 8001fc8:	2199      	movs	r1, #153	@ 0x99
 8001fca:	4864      	ldr	r0, [pc, #400]	@ (800215c <HAL_DMA_Init+0x1f0>)
 8001fcc:	f7fe fda0 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00c      	beq.n	8001ff2 <HAL_DMA_Init+0x86>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b10      	cmp	r3, #16
 8001fde:	d008      	beq.n	8001ff2 <HAL_DMA_Init+0x86>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fe8:	d003      	beq.n	8001ff2 <HAL_DMA_Init+0x86>
 8001fea:	219a      	movs	r1, #154	@ 0x9a
 8001fec:	485b      	ldr	r0, [pc, #364]	@ (800215c <HAL_DMA_Init+0x1f0>)
 8001fee:	f7fe fd8f 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b40      	cmp	r3, #64	@ 0x40
 8001ff8:	d007      	beq.n	800200a <HAL_DMA_Init+0x9e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_DMA_Init+0x9e>
 8002002:	219b      	movs	r1, #155	@ 0x9b
 8002004:	4855      	ldr	r0, [pc, #340]	@ (800215c <HAL_DMA_Init+0x1f0>)
 8002006:	f7fe fd83 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	2b80      	cmp	r3, #128	@ 0x80
 8002010:	d007      	beq.n	8002022 <HAL_DMA_Init+0xb6>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_DMA_Init+0xb6>
 800201a:	219c      	movs	r1, #156	@ 0x9c
 800201c:	484f      	ldr	r0, [pc, #316]	@ (800215c <HAL_DMA_Init+0x1f0>)
 800201e:	f7fe fd77 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00d      	beq.n	8002046 <HAL_DMA_Init+0xda>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002032:	d008      	beq.n	8002046 <HAL_DMA_Init+0xda>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800203c:	d003      	beq.n	8002046 <HAL_DMA_Init+0xda>
 800203e:	219d      	movs	r1, #157	@ 0x9d
 8002040:	4846      	ldr	r0, [pc, #280]	@ (800215c <HAL_DMA_Init+0x1f0>)
 8002042:	f7fe fd65 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00d      	beq.n	800206a <HAL_DMA_Init+0xfe>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002056:	d008      	beq.n	800206a <HAL_DMA_Init+0xfe>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002060:	d003      	beq.n	800206a <HAL_DMA_Init+0xfe>
 8002062:	219e      	movs	r1, #158	@ 0x9e
 8002064:	483d      	ldr	r0, [pc, #244]	@ (800215c <HAL_DMA_Init+0x1f0>)
 8002066:	f7fe fd53 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <HAL_DMA_Init+0x116>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	2b20      	cmp	r3, #32
 8002078:	d003      	beq.n	8002082 <HAL_DMA_Init+0x116>
 800207a:	219f      	movs	r1, #159	@ 0x9f
 800207c:	4837      	ldr	r0, [pc, #220]	@ (800215c <HAL_DMA_Init+0x1f0>)
 800207e:	f7fe fd47 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d012      	beq.n	80020b0 <HAL_DMA_Init+0x144>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002092:	d00d      	beq.n	80020b0 <HAL_DMA_Init+0x144>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800209c:	d008      	beq.n	80020b0 <HAL_DMA_Init+0x144>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80020a6:	d003      	beq.n	80020b0 <HAL_DMA_Init+0x144>
 80020a8:	21a0      	movs	r1, #160	@ 0xa0
 80020aa:	482c      	ldr	r0, [pc, #176]	@ (800215c <HAL_DMA_Init+0x1f0>)
 80020ac:	f7fe fd30 	bl	8000b10 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002160 <HAL_DMA_Init+0x1f4>)
 80020b8:	4413      	add	r3, r2
 80020ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002164 <HAL_DMA_Init+0x1f8>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	091b      	lsrs	r3, r3, #4
 80020c2:	009a      	lsls	r2, r3, #2
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a27      	ldr	r2, [pc, #156]	@ (8002168 <HAL_DMA_Init+0x1fc>)
 80020cc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2202      	movs	r2, #2
 80020d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020e4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80020e8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80020f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800210a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4313      	orrs	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40020008 	.word	0x40020008
 8002144:	4002001c 	.word	0x4002001c
 8002148:	40020030 	.word	0x40020030
 800214c:	40020044 	.word	0x40020044
 8002150:	40020058 	.word	0x40020058
 8002154:	4002006c 	.word	0x4002006c
 8002158:	40020080 	.word	0x40020080
 800215c:	0800a824 	.word	0x0800a824
 8002160:	bffdfff8 	.word	0xbffdfff8
 8002164:	cccccccd 	.word	0xcccccccd
 8002168:	40020000 	.word	0x40020000

0800216c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
 8002178:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_DMA_Start_IT+0x20>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800218a:	d304      	bcc.n	8002196 <HAL_DMA_Start_IT+0x2a>
 800218c:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8002190:	482c      	ldr	r0, [pc, #176]	@ (8002244 <HAL_DMA_Start_IT+0xd8>)
 8002192:	f7fe fcbd 	bl	8000b10 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 3020 	ldrb.w	r3, [r3, #32]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_DMA_Start_IT+0x38>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e04b      	b.n	800223c <HAL_DMA_Start_IT+0xd0>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d13a      	bne.n	800222e <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2202      	movs	r2, #2
 80021bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f022 0201 	bic.w	r2, r2, #1
 80021d4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	68b9      	ldr	r1, [r7, #8]
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f9be 	bl	800255e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d008      	beq.n	80021fc <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 020e 	orr.w	r2, r2, #14
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	e00f      	b.n	800221c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0204 	bic.w	r2, r2, #4
 800220a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f042 020a 	orr.w	r2, r2, #10
 800221a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0201 	orr.w	r2, r2, #1
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	e005      	b.n	800223a <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002236:	2302      	movs	r3, #2
 8002238:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800223a:	7dfb      	ldrb	r3, [r7, #23]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	0800a824 	.word	0x0800a824

08002248 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d005      	beq.n	800226c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2204      	movs	r2, #4
 8002264:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	e051      	b.n	8002310 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 020e 	bic.w	r2, r2, #14
 800227a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0201 	bic.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a22      	ldr	r2, [pc, #136]	@ (800231c <HAL_DMA_Abort_IT+0xd4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d029      	beq.n	80022ea <HAL_DMA_Abort_IT+0xa2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a21      	ldr	r2, [pc, #132]	@ (8002320 <HAL_DMA_Abort_IT+0xd8>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d022      	beq.n	80022e6 <HAL_DMA_Abort_IT+0x9e>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002324 <HAL_DMA_Abort_IT+0xdc>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d01a      	beq.n	80022e0 <HAL_DMA_Abort_IT+0x98>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002328 <HAL_DMA_Abort_IT+0xe0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d012      	beq.n	80022da <HAL_DMA_Abort_IT+0x92>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a1c      	ldr	r2, [pc, #112]	@ (800232c <HAL_DMA_Abort_IT+0xe4>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d00a      	beq.n	80022d4 <HAL_DMA_Abort_IT+0x8c>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002330 <HAL_DMA_Abort_IT+0xe8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d102      	bne.n	80022ce <HAL_DMA_Abort_IT+0x86>
 80022c8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022cc:	e00e      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022d2:	e00b      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022d8:	e008      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022de:	e005      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e4:	e002      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022e6:	2310      	movs	r3, #16
 80022e8:	e000      	b.n	80022ec <HAL_DMA_Abort_IT+0xa4>
 80022ea:	2301      	movs	r3, #1
 80022ec:	4a11      	ldr	r2, [pc, #68]	@ (8002334 <HAL_DMA_Abort_IT+0xec>)
 80022ee:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	4798      	blx	r3
    } 
  }
  return status;
 8002310:	7bfb      	ldrb	r3, [r7, #15]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40020008 	.word	0x40020008
 8002320:	4002001c 	.word	0x4002001c
 8002324:	40020030 	.word	0x40020030
 8002328:	40020044 	.word	0x40020044
 800232c:	40020058 	.word	0x40020058
 8002330:	4002006c 	.word	0x4002006c
 8002334:	40020000 	.word	0x40020000

08002338 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	2204      	movs	r2, #4
 8002356:	409a      	lsls	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4013      	ands	r3, r2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d04f      	beq.n	8002400 <HAL_DMA_IRQHandler+0xc8>
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d04a      	beq.n	8002400 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0320 	and.w	r3, r3, #32
 8002374:	2b00      	cmp	r3, #0
 8002376:	d107      	bne.n	8002388 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0204 	bic.w	r2, r2, #4
 8002386:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a66      	ldr	r2, [pc, #408]	@ (8002528 <HAL_DMA_IRQHandler+0x1f0>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d029      	beq.n	80023e6 <HAL_DMA_IRQHandler+0xae>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a65      	ldr	r2, [pc, #404]	@ (800252c <HAL_DMA_IRQHandler+0x1f4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d022      	beq.n	80023e2 <HAL_DMA_IRQHandler+0xaa>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a63      	ldr	r2, [pc, #396]	@ (8002530 <HAL_DMA_IRQHandler+0x1f8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01a      	beq.n	80023dc <HAL_DMA_IRQHandler+0xa4>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a62      	ldr	r2, [pc, #392]	@ (8002534 <HAL_DMA_IRQHandler+0x1fc>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d012      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x9e>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a60      	ldr	r2, [pc, #384]	@ (8002538 <HAL_DMA_IRQHandler+0x200>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d00a      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x98>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a5f      	ldr	r2, [pc, #380]	@ (800253c <HAL_DMA_IRQHandler+0x204>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d102      	bne.n	80023ca <HAL_DMA_IRQHandler+0x92>
 80023c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023c8:	e00e      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023ca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80023ce:	e00b      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023d0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80023d4:	e008      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023da:	e005      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023e0:	e002      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023e2:	2340      	movs	r3, #64	@ 0x40
 80023e4:	e000      	b.n	80023e8 <HAL_DMA_IRQHandler+0xb0>
 80023e6:	2304      	movs	r3, #4
 80023e8:	4a55      	ldr	r2, [pc, #340]	@ (8002540 <HAL_DMA_IRQHandler+0x208>)
 80023ea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 8094 	beq.w	800251e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80023fe:	e08e      	b.n	800251e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	2202      	movs	r2, #2
 8002406:	409a      	lsls	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d056      	beq.n	80024be <HAL_DMA_IRQHandler+0x186>
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d051      	beq.n	80024be <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10b      	bne.n	8002440 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 020a 	bic.w	r2, r2, #10
 8002436:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a38      	ldr	r2, [pc, #224]	@ (8002528 <HAL_DMA_IRQHandler+0x1f0>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d029      	beq.n	800249e <HAL_DMA_IRQHandler+0x166>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a37      	ldr	r2, [pc, #220]	@ (800252c <HAL_DMA_IRQHandler+0x1f4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d022      	beq.n	800249a <HAL_DMA_IRQHandler+0x162>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a35      	ldr	r2, [pc, #212]	@ (8002530 <HAL_DMA_IRQHandler+0x1f8>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d01a      	beq.n	8002494 <HAL_DMA_IRQHandler+0x15c>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a34      	ldr	r2, [pc, #208]	@ (8002534 <HAL_DMA_IRQHandler+0x1fc>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d012      	beq.n	800248e <HAL_DMA_IRQHandler+0x156>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a32      	ldr	r2, [pc, #200]	@ (8002538 <HAL_DMA_IRQHandler+0x200>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d00a      	beq.n	8002488 <HAL_DMA_IRQHandler+0x150>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a31      	ldr	r2, [pc, #196]	@ (800253c <HAL_DMA_IRQHandler+0x204>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d102      	bne.n	8002482 <HAL_DMA_IRQHandler+0x14a>
 800247c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002480:	e00e      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 8002482:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002486:	e00b      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 8002488:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800248c:	e008      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 800248e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002492:	e005      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 8002494:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002498:	e002      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 800249a:	2320      	movs	r3, #32
 800249c:	e000      	b.n	80024a0 <HAL_DMA_IRQHandler+0x168>
 800249e:	2302      	movs	r3, #2
 80024a0:	4a27      	ldr	r2, [pc, #156]	@ (8002540 <HAL_DMA_IRQHandler+0x208>)
 80024a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d034      	beq.n	800251e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024bc:	e02f      	b.n	800251e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	2208      	movs	r2, #8
 80024c4:	409a      	lsls	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d028      	beq.n	8002520 <HAL_DMA_IRQHandler+0x1e8>
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f003 0308 	and.w	r3, r3, #8
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d023      	beq.n	8002520 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 020e 	bic.w	r2, r2, #14
 80024e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f0:	2101      	movs	r1, #1
 80024f2:	fa01 f202 	lsl.w	r2, r1, r2
 80024f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	2b00      	cmp	r3, #0
 8002514:	d004      	beq.n	8002520 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	4798      	blx	r3
    }
  }
  return;
 800251e:	bf00      	nop
 8002520:	bf00      	nop
}
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40020008 	.word	0x40020008
 800252c:	4002001c 	.word	0x4002001c
 8002530:	40020030 	.word	0x40020030
 8002534:	40020044 	.word	0x40020044
 8002538:	40020058 	.word	0x40020058
 800253c:	4002006c 	.word	0x4002006c
 8002540:	40020000 	.word	0x40020000

08002544 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002552:	b2db      	uxtb	r3, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800255e:	b480      	push	{r7}
 8002560:	b085      	sub	sp, #20
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002574:	2101      	movs	r1, #1
 8002576:	fa01 f202 	lsl.w	r2, r1, r2
 800257a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b10      	cmp	r3, #16
 800258a:	d108      	bne.n	800259e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800259c:	e007      	b.n	80025ae <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	60da      	str	r2, [r3, #12]
}
 80025ae:	bf00      	nop
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr

080025b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	@ 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025c6:	2300      	movs	r3, #0
 80025c8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a96      	ldr	r2, [pc, #600]	@ (8002828 <HAL_GPIO_Init+0x270>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d013      	beq.n	80025fa <HAL_GPIO_Init+0x42>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a95      	ldr	r2, [pc, #596]	@ (800282c <HAL_GPIO_Init+0x274>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00f      	beq.n	80025fa <HAL_GPIO_Init+0x42>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a94      	ldr	r2, [pc, #592]	@ (8002830 <HAL_GPIO_Init+0x278>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00b      	beq.n	80025fa <HAL_GPIO_Init+0x42>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a93      	ldr	r2, [pc, #588]	@ (8002834 <HAL_GPIO_Init+0x27c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d007      	beq.n	80025fa <HAL_GPIO_Init+0x42>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a92      	ldr	r2, [pc, #584]	@ (8002838 <HAL_GPIO_Init+0x280>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_Init+0x42>
 80025f2:	21bd      	movs	r1, #189	@ 0xbd
 80025f4:	4891      	ldr	r0, [pc, #580]	@ (800283c <HAL_GPIO_Init+0x284>)
 80025f6:	f7fe fa8b 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d004      	beq.n	800260e <HAL_GPIO_Init+0x56>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800260c:	d303      	bcc.n	8002616 <HAL_GPIO_Init+0x5e>
 800260e:	21be      	movs	r1, #190	@ 0xbe
 8002610:	488a      	ldr	r0, [pc, #552]	@ (800283c <HAL_GPIO_Init+0x284>)
 8002612:	f7fe fa7d 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 821d 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b01      	cmp	r3, #1
 8002626:	f000 8218 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b11      	cmp	r3, #17
 8002630:	f000 8213 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b02      	cmp	r3, #2
 800263a:	f000 820e 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b12      	cmp	r3, #18
 8002644:	f000 8209 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	4a7c      	ldr	r2, [pc, #496]	@ (8002840 <HAL_GPIO_Init+0x288>)
 800264e:	4293      	cmp	r3, r2
 8002650:	f000 8203 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	4a7a      	ldr	r2, [pc, #488]	@ (8002844 <HAL_GPIO_Init+0x28c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	f000 81fd 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a78      	ldr	r2, [pc, #480]	@ (8002848 <HAL_GPIO_Init+0x290>)
 8002666:	4293      	cmp	r3, r2
 8002668:	f000 81f7 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	4a76      	ldr	r2, [pc, #472]	@ (800284c <HAL_GPIO_Init+0x294>)
 8002672:	4293      	cmp	r3, r2
 8002674:	f000 81f1 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a74      	ldr	r2, [pc, #464]	@ (8002850 <HAL_GPIO_Init+0x298>)
 800267e:	4293      	cmp	r3, r2
 8002680:	f000 81eb 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	4a72      	ldr	r2, [pc, #456]	@ (8002854 <HAL_GPIO_Init+0x29c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	f000 81e5 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b03      	cmp	r3, #3
 8002696:	f000 81e0 	beq.w	8002a5a <HAL_GPIO_Init+0x4a2>
 800269a:	21bf      	movs	r1, #191	@ 0xbf
 800269c:	4867      	ldr	r0, [pc, #412]	@ (800283c <HAL_GPIO_Init+0x284>)
 800269e:	f7fe fa37 	bl	8000b10 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a2:	e1da      	b.n	8002a5a <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026a4:	2201      	movs	r2, #1
 80026a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	69fa      	ldr	r2, [r7, #28]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	429a      	cmp	r2, r3
 80026be:	f040 81c9 	bne.w	8002a54 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a58      	ldr	r2, [pc, #352]	@ (8002828 <HAL_GPIO_Init+0x270>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d013      	beq.n	80026f2 <HAL_GPIO_Init+0x13a>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a57      	ldr	r2, [pc, #348]	@ (800282c <HAL_GPIO_Init+0x274>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d00f      	beq.n	80026f2 <HAL_GPIO_Init+0x13a>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a56      	ldr	r2, [pc, #344]	@ (8002830 <HAL_GPIO_Init+0x278>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00b      	beq.n	80026f2 <HAL_GPIO_Init+0x13a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a55      	ldr	r2, [pc, #340]	@ (8002834 <HAL_GPIO_Init+0x27c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x13a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a54      	ldr	r2, [pc, #336]	@ (8002838 <HAL_GPIO_Init+0x280>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d003      	beq.n	80026f2 <HAL_GPIO_Init+0x13a>
 80026ea:	21cd      	movs	r1, #205	@ 0xcd
 80026ec:	4853      	ldr	r0, [pc, #332]	@ (800283c <HAL_GPIO_Init+0x284>)
 80026ee:	f7fe fa0f 	bl	8000b10 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	4a57      	ldr	r2, [pc, #348]	@ (8002854 <HAL_GPIO_Init+0x29c>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	f000 80c2 	beq.w	8002882 <HAL_GPIO_Init+0x2ca>
 80026fe:	4a55      	ldr	r2, [pc, #340]	@ (8002854 <HAL_GPIO_Init+0x29c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	f200 80e8 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002706:	4a50      	ldr	r2, [pc, #320]	@ (8002848 <HAL_GPIO_Init+0x290>)
 8002708:	4293      	cmp	r3, r2
 800270a:	f000 80ba 	beq.w	8002882 <HAL_GPIO_Init+0x2ca>
 800270e:	4a4e      	ldr	r2, [pc, #312]	@ (8002848 <HAL_GPIO_Init+0x290>)
 8002710:	4293      	cmp	r3, r2
 8002712:	f200 80e0 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002716:	4a4e      	ldr	r2, [pc, #312]	@ (8002850 <HAL_GPIO_Init+0x298>)
 8002718:	4293      	cmp	r3, r2
 800271a:	f000 80b2 	beq.w	8002882 <HAL_GPIO_Init+0x2ca>
 800271e:	4a4c      	ldr	r2, [pc, #304]	@ (8002850 <HAL_GPIO_Init+0x298>)
 8002720:	4293      	cmp	r3, r2
 8002722:	f200 80d8 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002726:	4a47      	ldr	r2, [pc, #284]	@ (8002844 <HAL_GPIO_Init+0x28c>)
 8002728:	4293      	cmp	r3, r2
 800272a:	f000 80aa 	beq.w	8002882 <HAL_GPIO_Init+0x2ca>
 800272e:	4a45      	ldr	r2, [pc, #276]	@ (8002844 <HAL_GPIO_Init+0x28c>)
 8002730:	4293      	cmp	r3, r2
 8002732:	f200 80d0 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002736:	4a45      	ldr	r2, [pc, #276]	@ (800284c <HAL_GPIO_Init+0x294>)
 8002738:	4293      	cmp	r3, r2
 800273a:	f000 80a2 	beq.w	8002882 <HAL_GPIO_Init+0x2ca>
 800273e:	4a43      	ldr	r2, [pc, #268]	@ (800284c <HAL_GPIO_Init+0x294>)
 8002740:	4293      	cmp	r3, r2
 8002742:	f200 80c8 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002746:	2b12      	cmp	r3, #18
 8002748:	d82c      	bhi.n	80027a4 <HAL_GPIO_Init+0x1ec>
 800274a:	2b12      	cmp	r3, #18
 800274c:	f200 80c3 	bhi.w	80028d6 <HAL_GPIO_Init+0x31e>
 8002750:	a201      	add	r2, pc, #4	@ (adr r2, 8002758 <HAL_GPIO_Init+0x1a0>)
 8002752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002756:	bf00      	nop
 8002758:	08002883 	.word	0x08002883
 800275c:	080027ad 	.word	0x080027ad
 8002760:	080027ff 	.word	0x080027ff
 8002764:	080028d1 	.word	0x080028d1
 8002768:	080028d7 	.word	0x080028d7
 800276c:	080028d7 	.word	0x080028d7
 8002770:	080028d7 	.word	0x080028d7
 8002774:	080028d7 	.word	0x080028d7
 8002778:	080028d7 	.word	0x080028d7
 800277c:	080028d7 	.word	0x080028d7
 8002780:	080028d7 	.word	0x080028d7
 8002784:	080028d7 	.word	0x080028d7
 8002788:	080028d7 	.word	0x080028d7
 800278c:	080028d7 	.word	0x080028d7
 8002790:	080028d7 	.word	0x080028d7
 8002794:	080028d7 	.word	0x080028d7
 8002798:	080028d7 	.word	0x080028d7
 800279c:	080027d5 	.word	0x080027d5
 80027a0:	08002859 	.word	0x08002859
 80027a4:	4a26      	ldr	r2, [pc, #152]	@ (8002840 <HAL_GPIO_Init+0x288>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d06b      	beq.n	8002882 <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027aa:	e094      	b.n	80028d6 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d00b      	beq.n	80027cc <HAL_GPIO_Init+0x214>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d007      	beq.n	80027cc <HAL_GPIO_Init+0x214>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d003      	beq.n	80027cc <HAL_GPIO_Init+0x214>
 80027c4:	21d5      	movs	r1, #213	@ 0xd5
 80027c6:	481d      	ldr	r0, [pc, #116]	@ (800283c <HAL_GPIO_Init+0x284>)
 80027c8:	f7fe f9a2 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	623b      	str	r3, [r7, #32]
          break;
 80027d2:	e081      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d00b      	beq.n	80027f4 <HAL_GPIO_Init+0x23c>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d007      	beq.n	80027f4 <HAL_GPIO_Init+0x23c>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	d003      	beq.n	80027f4 <HAL_GPIO_Init+0x23c>
 80027ec:	21dc      	movs	r1, #220	@ 0xdc
 80027ee:	4813      	ldr	r0, [pc, #76]	@ (800283c <HAL_GPIO_Init+0x284>)
 80027f0:	f7fe f98e 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	623b      	str	r3, [r7, #32]
          break;
 80027fc:	e06c      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	2b02      	cmp	r3, #2
 8002804:	d00b      	beq.n	800281e <HAL_GPIO_Init+0x266>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d007      	beq.n	800281e <HAL_GPIO_Init+0x266>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	2b03      	cmp	r3, #3
 8002814:	d003      	beq.n	800281e <HAL_GPIO_Init+0x266>
 8002816:	21e3      	movs	r1, #227	@ 0xe3
 8002818:	4808      	ldr	r0, [pc, #32]	@ (800283c <HAL_GPIO_Init+0x284>)
 800281a:	f7fe f979 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	3308      	adds	r3, #8
 8002824:	623b      	str	r3, [r7, #32]
          break;
 8002826:	e057      	b.n	80028d8 <HAL_GPIO_Init+0x320>
 8002828:	40010800 	.word	0x40010800
 800282c:	40010c00 	.word	0x40010c00
 8002830:	40011000 	.word	0x40011000
 8002834:	40011400 	.word	0x40011400
 8002838:	40011800 	.word	0x40011800
 800283c:	0800a85c 	.word	0x0800a85c
 8002840:	10110000 	.word	0x10110000
 8002844:	10210000 	.word	0x10210000
 8002848:	10310000 	.word	0x10310000
 800284c:	10120000 	.word	0x10120000
 8002850:	10220000 	.word	0x10220000
 8002854:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d00b      	beq.n	8002878 <HAL_GPIO_Init+0x2c0>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d007      	beq.n	8002878 <HAL_GPIO_Init+0x2c0>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2b03      	cmp	r3, #3
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x2c0>
 8002870:	21ea      	movs	r1, #234	@ 0xea
 8002872:	4880      	ldr	r0, [pc, #512]	@ (8002a74 <HAL_GPIO_Init+0x4bc>)
 8002874:	f7fe f94c 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	330c      	adds	r3, #12
 800287e:	623b      	str	r3, [r7, #32]
          break;
 8002880:	e02a      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00b      	beq.n	80028a2 <HAL_GPIO_Init+0x2ea>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d007      	beq.n	80028a2 <HAL_GPIO_Init+0x2ea>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2ea>
 800289a:	21f7      	movs	r1, #247	@ 0xf7
 800289c:	4875      	ldr	r0, [pc, #468]	@ (8002a74 <HAL_GPIO_Init+0x4bc>)
 800289e:	f7fe f937 	bl	8000b10 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d102      	bne.n	80028b0 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028aa:	2304      	movs	r3, #4
 80028ac:	623b      	str	r3, [r7, #32]
          break;
 80028ae:	e013      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d105      	bne.n	80028c4 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028b8:	2308      	movs	r3, #8
 80028ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69fa      	ldr	r2, [r7, #28]
 80028c0:	611a      	str	r2, [r3, #16]
          break;
 80028c2:	e009      	b.n	80028d8 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028c4:	2308      	movs	r3, #8
 80028c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69fa      	ldr	r2, [r7, #28]
 80028cc:	615a      	str	r2, [r3, #20]
          break;
 80028ce:	e003      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028d0:	2300      	movs	r3, #0
 80028d2:	623b      	str	r3, [r7, #32]
          break;
 80028d4:	e000      	b.n	80028d8 <HAL_GPIO_Init+0x320>
          break;
 80028d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	2bff      	cmp	r3, #255	@ 0xff
 80028dc:	d801      	bhi.n	80028e2 <HAL_GPIO_Init+0x32a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	e001      	b.n	80028e6 <HAL_GPIO_Init+0x32e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3304      	adds	r3, #4
 80028e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2bff      	cmp	r3, #255	@ 0xff
 80028ec:	d802      	bhi.n	80028f4 <HAL_GPIO_Init+0x33c>
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	e002      	b.n	80028fa <HAL_GPIO_Init+0x342>
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	3b08      	subs	r3, #8
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	210f      	movs	r1, #15
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	fa01 f303 	lsl.w	r3, r1, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	401a      	ands	r2, r3
 800290c:	6a39      	ldr	r1, [r7, #32]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	fa01 f303 	lsl.w	r3, r1, r3
 8002914:	431a      	orrs	r2, r3
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 8096 	beq.w	8002a54 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002928:	4b53      	ldr	r3, [pc, #332]	@ (8002a78 <HAL_GPIO_Init+0x4c0>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	4a52      	ldr	r2, [pc, #328]	@ (8002a78 <HAL_GPIO_Init+0x4c0>)
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	6193      	str	r3, [r2, #24]
 8002934:	4b50      	ldr	r3, [pc, #320]	@ (8002a78 <HAL_GPIO_Init+0x4c0>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002940:	4a4e      	ldr	r2, [pc, #312]	@ (8002a7c <HAL_GPIO_Init+0x4c4>)
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	089b      	lsrs	r3, r3, #2
 8002946:	3302      	adds	r3, #2
 8002948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800294e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002950:	f003 0303 	and.w	r3, r3, #3
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	220f      	movs	r2, #15
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	4013      	ands	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a46      	ldr	r2, [pc, #280]	@ (8002a80 <HAL_GPIO_Init+0x4c8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d013      	beq.n	8002994 <HAL_GPIO_Init+0x3dc>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a45      	ldr	r2, [pc, #276]	@ (8002a84 <HAL_GPIO_Init+0x4cc>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d00d      	beq.n	8002990 <HAL_GPIO_Init+0x3d8>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a44      	ldr	r2, [pc, #272]	@ (8002a88 <HAL_GPIO_Init+0x4d0>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d007      	beq.n	800298c <HAL_GPIO_Init+0x3d4>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a43      	ldr	r2, [pc, #268]	@ (8002a8c <HAL_GPIO_Init+0x4d4>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d101      	bne.n	8002988 <HAL_GPIO_Init+0x3d0>
 8002984:	2303      	movs	r3, #3
 8002986:	e006      	b.n	8002996 <HAL_GPIO_Init+0x3de>
 8002988:	2304      	movs	r3, #4
 800298a:	e004      	b.n	8002996 <HAL_GPIO_Init+0x3de>
 800298c:	2302      	movs	r3, #2
 800298e:	e002      	b.n	8002996 <HAL_GPIO_Init+0x3de>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <HAL_GPIO_Init+0x3de>
 8002994:	2300      	movs	r3, #0
 8002996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002998:	f002 0203 	and.w	r2, r2, #3
 800299c:	0092      	lsls	r2, r2, #2
 800299e:	4093      	lsls	r3, r2
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029a6:	4935      	ldr	r1, [pc, #212]	@ (8002a7c <HAL_GPIO_Init+0x4c4>)
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	089b      	lsrs	r3, r3, #2
 80029ac:	3302      	adds	r3, #2
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d006      	beq.n	80029ce <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029c0:	4b33      	ldr	r3, [pc, #204]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	4932      	ldr	r1, [pc, #200]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	608b      	str	r3, [r1, #8]
 80029cc:	e006      	b.n	80029dc <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029ce:	4b30      	ldr	r3, [pc, #192]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	492e      	ldr	r1, [pc, #184]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029d8:	4013      	ands	r3, r2
 80029da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d006      	beq.n	80029f6 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029e8:	4b29      	ldr	r3, [pc, #164]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	4928      	ldr	r1, [pc, #160]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	60cb      	str	r3, [r1, #12]
 80029f4:	e006      	b.n	8002a04 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029f6:	4b26      	ldr	r3, [pc, #152]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	43db      	mvns	r3, r3
 80029fe:	4924      	ldr	r1, [pc, #144]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d006      	beq.n	8002a1e <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a10:	4b1f      	ldr	r3, [pc, #124]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	491e      	ldr	r1, [pc, #120]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	604b      	str	r3, [r1, #4]
 8002a1c:	e006      	b.n	8002a2c <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	491a      	ldr	r1, [pc, #104]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d006      	beq.n	8002a46 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a38:	4b15      	ldr	r3, [pc, #84]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4914      	ldr	r1, [pc, #80]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	600b      	str	r3, [r1, #0]
 8002a44:	e006      	b.n	8002a54 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a46:	4b12      	ldr	r3, [pc, #72]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	4910      	ldr	r1, [pc, #64]	@ (8002a90 <HAL_GPIO_Init+0x4d8>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	3301      	adds	r3, #1
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	fa22 f303 	lsr.w	r3, r2, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f47f ae1d 	bne.w	80026a4 <HAL_GPIO_Init+0xec>
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	bf00      	nop
 8002a6e:	3728      	adds	r7, #40	@ 0x28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	0800a85c 	.word	0x0800a85c
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010000 	.word	0x40010000
 8002a80:	40010800 	.word	0x40010800
 8002a84:	40010c00 	.word	0x40010c00
 8002a88:	40011000 	.word	0x40011000
 8002a8c:	40011400 	.word	0x40011400
 8002a90:	40010400 	.word	0x40010400

08002a94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002aa0:	887b      	ldrh	r3, [r7, #2]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d104      	bne.n	8002ab0 <HAL_GPIO_ReadPin+0x1c>
 8002aa6:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002aaa:	4809      	ldr	r0, [pc, #36]	@ (8002ad0 <HAL_GPIO_ReadPin+0x3c>)
 8002aac:	f7fe f830 	bl	8000b10 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	887b      	ldrh	r3, [r7, #2]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
 8002ac0:	e001      	b.n	8002ac6 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	0800a85c 	.word	0x0800a85c

08002ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	807b      	strh	r3, [r7, #2]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002ae4:	887b      	ldrh	r3, [r7, #2]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d104      	bne.n	8002af4 <HAL_GPIO_WritePin+0x20>
 8002aea:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002aee:	480e      	ldr	r0, [pc, #56]	@ (8002b28 <HAL_GPIO_WritePin+0x54>)
 8002af0:	f7fe f80e 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002af4:	787b      	ldrb	r3, [r7, #1]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d007      	beq.n	8002b0a <HAL_GPIO_WritePin+0x36>
 8002afa:	787b      	ldrb	r3, [r7, #1]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d004      	beq.n	8002b0a <HAL_GPIO_WritePin+0x36>
 8002b00:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002b04:	4808      	ldr	r0, [pc, #32]	@ (8002b28 <HAL_GPIO_WritePin+0x54>)
 8002b06:	f7fe f803 	bl	8000b10 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002b0a:	787b      	ldrb	r3, [r7, #1]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b10:	887a      	ldrh	r2, [r7, #2]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b16:	e003      	b.n	8002b20 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b18:	887b      	ldrh	r3, [r7, #2]
 8002b1a:	041a      	lsls	r2, r3, #16
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	611a      	str	r2, [r3, #16]
}
 8002b20:	bf00      	nop
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	0800a85c 	.word	0x0800a85c

08002b2c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002b38:	887b      	ldrh	r3, [r7, #2]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d104      	bne.n	8002b48 <HAL_GPIO_TogglePin+0x1c>
 8002b3e:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 8002b42:	480a      	ldr	r0, [pc, #40]	@ (8002b6c <HAL_GPIO_TogglePin+0x40>)
 8002b44:	f7fd ffe4 	bl	8000b10 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b4e:	887a      	ldrh	r2, [r7, #2]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4013      	ands	r3, r2
 8002b54:	041a      	lsls	r2, r3, #16
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	43d9      	mvns	r1, r3
 8002b5a:	887b      	ldrh	r3, [r7, #2]
 8002b5c:	400b      	ands	r3, r1
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	611a      	str	r2, [r3, #16]
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	0800a85c 	.word	0x0800a85c

08002b70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4603      	mov	r3, r0
 8002b78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b7a:	4b08      	ldr	r3, [pc, #32]	@ (8002b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	88fb      	ldrh	r3, [r7, #6]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d006      	beq.n	8002b94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b86:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b88:	88fb      	ldrh	r3, [r7, #6]
 8002b8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b8c:	88fb      	ldrh	r3, [r7, #6]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff f836 	bl	8001c00 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40010400 	.word	0x40010400

08002ba0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e1b4      	b.n	8002f1c <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a9b      	ldr	r2, [pc, #620]	@ (8002e24 <HAL_I2C_Init+0x284>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d009      	beq.n	8002bd0 <HAL_I2C_Init+0x30>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a99      	ldr	r2, [pc, #612]	@ (8002e28 <HAL_I2C_Init+0x288>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <HAL_I2C_Init+0x30>
 8002bc6:	f240 11db 	movw	r1, #475	@ 0x1db
 8002bca:	4898      	ldr	r0, [pc, #608]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002bcc:	f7fd ffa0 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d004      	beq.n	8002be2 <HAL_I2C_Init+0x42>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	4a94      	ldr	r2, [pc, #592]	@ (8002e30 <HAL_I2C_Init+0x290>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d904      	bls.n	8002bec <HAL_I2C_Init+0x4c>
 8002be2:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002be6:	4891      	ldr	r0, [pc, #580]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002be8:	f7fd ff92 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d009      	beq.n	8002c08 <HAL_I2C_Init+0x68>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bfc:	d004      	beq.n	8002c08 <HAL_I2C_Init+0x68>
 8002bfe:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002c02:	488a      	ldr	r0, [pc, #552]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c04:	f7fd ff84 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c10:	d304      	bcc.n	8002c1c <HAL_I2C_Init+0x7c>
 8002c12:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002c16:	4885      	ldr	r0, [pc, #532]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c18:	f7fd ff7a 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c24:	d009      	beq.n	8002c3a <HAL_I2C_Init+0x9a>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002c2e:	d004      	beq.n	8002c3a <HAL_I2C_Init+0x9a>
 8002c30:	f240 11df 	movw	r1, #479	@ 0x1df
 8002c34:	487d      	ldr	r0, [pc, #500]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c36:	f7fd ff6b 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d008      	beq.n	8002c54 <HAL_I2C_Init+0xb4>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d004      	beq.n	8002c54 <HAL_I2C_Init+0xb4>
 8002c4a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002c4e:	4877      	ldr	r0, [pc, #476]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c50:	f7fd ff5e 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d004      	beq.n	8002c6a <HAL_I2C_Init+0xca>
 8002c60:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002c64:	4871      	ldr	r0, [pc, #452]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c66:	f7fd ff53 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d008      	beq.n	8002c84 <HAL_I2C_Init+0xe4>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	2b40      	cmp	r3, #64	@ 0x40
 8002c78:	d004      	beq.n	8002c84 <HAL_I2C_Init+0xe4>
 8002c7a:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002c7e:	486b      	ldr	r0, [pc, #428]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c80:	f7fd ff46 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d008      	beq.n	8002c9e <HAL_I2C_Init+0xfe>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	2b80      	cmp	r3, #128	@ 0x80
 8002c92:	d004      	beq.n	8002c9e <HAL_I2C_Init+0xfe>
 8002c94:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002c98:	4864      	ldr	r0, [pc, #400]	@ (8002e2c <HAL_I2C_Init+0x28c>)
 8002c9a:	f7fd ff39 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d106      	bne.n	8002cb8 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7fd fc8a 	bl	80005cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2224      	movs	r2, #36	@ 0x24
 8002cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cf0:	f003 f95e 	bl	8005fb0 <HAL_RCC_GetPCLK1Freq>
 8002cf4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	4a4e      	ldr	r2, [pc, #312]	@ (8002e34 <HAL_I2C_Init+0x294>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d807      	bhi.n	8002d10 <HAL_I2C_Init+0x170>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4a4d      	ldr	r2, [pc, #308]	@ (8002e38 <HAL_I2C_Init+0x298>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	bf94      	ite	ls
 8002d08:	2301      	movls	r3, #1
 8002d0a:	2300      	movhi	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e006      	b.n	8002d1e <HAL_I2C_Init+0x17e>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4a4a      	ldr	r2, [pc, #296]	@ (8002e3c <HAL_I2C_Init+0x29c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	bf94      	ite	ls
 8002d18:	2301      	movls	r3, #1
 8002d1a:	2300      	movhi	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e0fa      	b.n	8002f1c <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	4a45      	ldr	r2, [pc, #276]	@ (8002e40 <HAL_I2C_Init+0x2a0>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	0c9b      	lsrs	r3, r3, #18
 8002d30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a37      	ldr	r2, [pc, #220]	@ (8002e34 <HAL_I2C_Init+0x294>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d802      	bhi.n	8002d60 <HAL_I2C_Init+0x1c0>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	e009      	b.n	8002d74 <HAL_I2C_Init+0x1d4>
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d66:	fb02 f303 	mul.w	r3, r2, r3
 8002d6a:	4a36      	ldr	r2, [pc, #216]	@ (8002e44 <HAL_I2C_Init+0x2a4>)
 8002d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d70:	099b      	lsrs	r3, r3, #6
 8002d72:	3301      	adds	r3, #1
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	430b      	orrs	r3, r1
 8002d7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d86:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4929      	ldr	r1, [pc, #164]	@ (8002e34 <HAL_I2C_Init+0x294>)
 8002d90:	428b      	cmp	r3, r1
 8002d92:	d819      	bhi.n	8002dc8 <HAL_I2C_Init+0x228>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1e59      	subs	r1, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002da2:	1c59      	adds	r1, r3, #1
 8002da4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002da8:	400b      	ands	r3, r1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00a      	beq.n	8002dc4 <HAL_I2C_Init+0x224>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1e59      	subs	r1, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc2:	e064      	b.n	8002e8e <HAL_I2C_Init+0x2ee>
 8002dc4:	2304      	movs	r3, #4
 8002dc6:	e062      	b.n	8002e8e <HAL_I2C_Init+0x2ee>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d111      	bne.n	8002df4 <HAL_I2C_Init+0x254>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1e58      	subs	r0, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	440b      	add	r3, r1
 8002dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de2:	3301      	adds	r3, #1
 8002de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf0c      	ite	eq
 8002dec:	2301      	moveq	r3, #1
 8002dee:	2300      	movne	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e012      	b.n	8002e1a <HAL_I2C_Init+0x27a>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1e58      	subs	r0, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	0099      	lsls	r1, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d014      	beq.n	8002e48 <HAL_I2C_Init+0x2a8>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e035      	b.n	8002e8e <HAL_I2C_Init+0x2ee>
 8002e22:	bf00      	nop
 8002e24:	40005400 	.word	0x40005400
 8002e28:	40005800 	.word	0x40005800
 8002e2c:	0800a898 	.word	0x0800a898
 8002e30:	00061a80 	.word	0x00061a80
 8002e34:	000186a0 	.word	0x000186a0
 8002e38:	001e847f 	.word	0x001e847f
 8002e3c:	003d08ff 	.word	0x003d08ff
 8002e40:	431bde83 	.word	0x431bde83
 8002e44:	10624dd3 	.word	0x10624dd3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10e      	bne.n	8002e6e <HAL_I2C_Init+0x2ce>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1e58      	subs	r0, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6859      	ldr	r1, [r3, #4]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	440b      	add	r3, r1
 8002e5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e62:	3301      	adds	r3, #1
 8002e64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e6c:	e00f      	b.n	8002e8e <HAL_I2C_Init+0x2ee>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1e58      	subs	r0, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6859      	ldr	r1, [r3, #4]
 8002e76:	460b      	mov	r3, r1
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	0099      	lsls	r1, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	6809      	ldr	r1, [r1, #0]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	69da      	ldr	r2, [r3, #28]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ebc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6911      	ldr	r1, [r2, #16]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68d2      	ldr	r2, [r2, #12]
 8002ec8:	4311      	orrs	r1, r2
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6812      	ldr	r2, [r2, #0]
 8002ece:	430b      	orrs	r3, r1
 8002ed0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f042 0201 	orr.w	r2, r2, #1
 8002efc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f36:	2b80      	cmp	r3, #128	@ 0x80
 8002f38:	d103      	bne.n	8002f42 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	611a      	str	r2, [r3, #16]
  }
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af02      	add	r7, sp, #8
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	4608      	mov	r0, r1
 8002f56:	4611      	mov	r1, r2
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	817b      	strh	r3, [r7, #10]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	813b      	strh	r3, [r7, #8]
 8002f62:	4613      	mov	r3, r2
 8002f64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f66:	f7fe fec5 	bl	8001cf4 <HAL_GetTick>
 8002f6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002f6c:	88fb      	ldrh	r3, [r7, #6]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d007      	beq.n	8002f82 <HAL_I2C_Mem_Write+0x36>
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	2b10      	cmp	r3, #16
 8002f76:	d004      	beq.n	8002f82 <HAL_I2C_Mem_Write+0x36>
 8002f78:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002f7c:	4873      	ldr	r0, [pc, #460]	@ (800314c <HAL_I2C_Mem_Write+0x200>)
 8002f7e:	f7fd fdc7 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b20      	cmp	r3, #32
 8002f8c:	f040 80d9 	bne.w	8003142 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	2319      	movs	r3, #25
 8002f96:	2201      	movs	r2, #1
 8002f98:	496d      	ldr	r1, [pc, #436]	@ (8003150 <HAL_I2C_Mem_Write+0x204>)
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f002 f888 	bl	80050b0 <I2C_WaitOnFlagUntilTimeout>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e0cc      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d101      	bne.n	8002fb8 <HAL_I2C_Mem_Write+0x6c>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	e0c5      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d007      	beq.n	8002fde <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0201 	orr.w	r2, r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fec:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2221      	movs	r2, #33	@ 0x21
 8002ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2240      	movs	r2, #64	@ 0x40
 8002ffa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a3a      	ldr	r2, [r7, #32]
 8003008:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800300e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	4a4d      	ldr	r2, [pc, #308]	@ (8003154 <HAL_I2C_Mem_Write+0x208>)
 800301e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003020:	88f8      	ldrh	r0, [r7, #6]
 8003022:	893a      	ldrh	r2, [r7, #8]
 8003024:	8979      	ldrh	r1, [r7, #10]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	9301      	str	r3, [sp, #4]
 800302a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	4603      	mov	r3, r0
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f001 fde9 	bl	8004c08 <I2C_RequestMemoryWrite>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d052      	beq.n	80030e2 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e081      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f002 f94d 	bl	80052e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00d      	beq.n	800306c <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	2b04      	cmp	r3, #4
 8003056:	d107      	bne.n	8003068 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003066:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e06b      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003070:	781a      	ldrb	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003086:	3b01      	subs	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003092:	b29b      	uxth	r3, r3
 8003094:	3b01      	subs	r3, #1
 8003096:	b29a      	uxth	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d11b      	bne.n	80030e2 <HAL_I2C_Mem_Write+0x196>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d017      	beq.n	80030e2 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	781a      	ldrb	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	3b01      	subs	r3, #1
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1aa      	bne.n	8003040 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f002 f940 	bl	8005374 <I2C_WaitOnBTFFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00d      	beq.n	8003116 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d107      	bne.n	8003112 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003110:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e016      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003124:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800313e:	2300      	movs	r3, #0
 8003140:	e000      	b.n	8003144 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8003142:	2302      	movs	r3, #2
  }
}
 8003144:	4618      	mov	r0, r3
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	0800a898 	.word	0x0800a898
 8003150:	00100002 	.word	0x00100002
 8003154:	ffff0000 	.word	0xffff0000

08003158 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b08a      	sub	sp, #40	@ 0x28
 800315c:	af02      	add	r7, sp, #8
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	4608      	mov	r0, r1
 8003162:	4611      	mov	r1, r2
 8003164:	461a      	mov	r2, r3
 8003166:	4603      	mov	r3, r0
 8003168:	817b      	strh	r3, [r7, #10]
 800316a:	460b      	mov	r3, r1
 800316c:	813b      	strh	r3, [r7, #8]
 800316e:	4613      	mov	r3, r2
 8003170:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003176:	f7fe fdbd 	bl	8001cf4 <HAL_GetTick>
 800317a:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800317c:	88fb      	ldrh	r3, [r7, #6]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d007      	beq.n	8003192 <HAL_I2C_Mem_Write_DMA+0x3a>
 8003182:	88fb      	ldrh	r3, [r7, #6]
 8003184:	2b10      	cmp	r3, #16
 8003186:	d004      	beq.n	8003192 <HAL_I2C_Mem_Write_DMA+0x3a>
 8003188:	f640 4161 	movw	r1, #3169	@ 0xc61
 800318c:	489e      	ldr	r0, [pc, #632]	@ (8003408 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 800318e:	f7fd fcbf 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b20      	cmp	r3, #32
 800319c:	f040 812e 	bne.w	80033fc <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80031a0:	4b9a      	ldr	r3, [pc, #616]	@ (800340c <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	08db      	lsrs	r3, r3, #3
 80031a6:	4a9a      	ldr	r2, [pc, #616]	@ (8003410 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	0a1a      	lsrs	r2, r3, #8
 80031ae:	4613      	mov	r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	009a      	lsls	r2, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	3b01      	subs	r3, #1
 80031be:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d112      	bne.n	80031ec <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	f043 0220 	orr.w	r2, r3, #32
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
 80031ea:	e108      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d0df      	beq.n	80031ba <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003200:	2b01      	cmp	r3, #1
 8003202:	d101      	bne.n	8003208 <HAL_I2C_Mem_Write_DMA+0xb0>
 8003204:	2302      	movs	r3, #2
 8003206:	e0fa      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d007      	beq.n	800322e <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f042 0201 	orr.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800323c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2221      	movs	r2, #33	@ 0x21
 8003242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2240      	movs	r2, #64	@ 0x40
 800324a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003258:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800325e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4a69      	ldr	r2, [pc, #420]	@ (8003414 <HAL_I2C_Mem_Write_DMA+0x2bc>)
 800326e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003270:	897a      	ldrh	r2, [r7, #10]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003276:	893a      	ldrh	r2, [r7, #8]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800327c:	88fa      	ldrh	r2, [r7, #6]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80a1 	beq.w	80033d4 <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	2b00      	cmp	r3, #0
 8003298:	d022      	beq.n	80032e0 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800329e:	4a5e      	ldr	r2, [pc, #376]	@ (8003418 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 80032a0:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a6:	4a5d      	ldr	r2, [pc, #372]	@ (800341c <HAL_I2C_Mem_Write_DMA+0x2c4>)
 80032a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ae:	2200      	movs	r2, #0
 80032b0:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b6:	2200      	movs	r2, #0
 80032b8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	4619      	mov	r1, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	3310      	adds	r3, #16
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d0:	f7fe ff4c 	bl	800216c <HAL_DMA_Start_IT>
 80032d4:	4603      	mov	r3, r0
 80032d6:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80032d8:	7efb      	ldrb	r3, [r7, #27]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d166      	bne.n	80033ac <HAL_I2C_Mem_Write_DMA+0x254>
 80032de:	e013      	b.n	8003308 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e07a      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003308:	88f8      	ldrh	r0, [r7, #6]
 800330a:	893a      	ldrh	r2, [r7, #8]
 800330c:	8979      	ldrh	r1, [r7, #10]
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	2323      	movs	r3, #35	@ 0x23
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	4603      	mov	r3, r0
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f001 fc75 	bl	8004c08 <I2C_RequestMemoryWrite>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d022      	beq.n	800336a <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe ff8d 	bl	8002248 <HAL_DMA_Abort_IT>
 800332e:	4603      	mov	r3, r0
 8003330:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003336:	2200      	movs	r2, #0
 8003338:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003348:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0201 	bic.w	r2, r2, #1
 8003364:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e049      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336a:	2300      	movs	r3, #0
 800336c:	613b      	str	r3, [r7, #16]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003396:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033a6:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80033a8:	2300      	movs	r3, #0
 80033aa:	e028      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c0:	f043 0210 	orr.w	r2, r3, #16
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e014      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e000      	b.n	80033fe <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
  }
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3720      	adds	r7, #32
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	0800a898 	.word	0x0800a898
 800340c:	20000010 	.word	0x20000010
 8003410:	14f8b589 	.word	0x14f8b589
 8003414:	ffff0000 	.word	0xffff0000
 8003418:	08004d35 	.word	0x08004d35
 800341c:	08004ef3 	.word	0x08004ef3

08003420 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003438:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003440:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003448:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b10      	cmp	r3, #16
 800344e:	d003      	beq.n	8003458 <HAL_I2C_EV_IRQHandler+0x38>
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	2b40      	cmp	r3, #64	@ 0x40
 8003454:	f040 80c1 	bne.w	80035da <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10d      	bne.n	800348e <HAL_I2C_EV_IRQHandler+0x6e>
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003478:	d003      	beq.n	8003482 <HAL_I2C_EV_IRQHandler+0x62>
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003480:	d101      	bne.n	8003486 <HAL_I2C_EV_IRQHandler+0x66>
 8003482:	2301      	movs	r3, #1
 8003484:	e000      	b.n	8003488 <HAL_I2C_EV_IRQHandler+0x68>
 8003486:	2300      	movs	r3, #0
 8003488:	2b01      	cmp	r3, #1
 800348a:	f000 8132 	beq.w	80036f2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00c      	beq.n	80034b2 <HAL_I2C_EV_IRQHandler+0x92>
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	0a5b      	lsrs	r3, r3, #9
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d006      	beq.n	80034b2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f002 f80d 	bl	80054c4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fd87 	bl	8003fbe <I2C_Master_SB>
 80034b0:	e092      	b.n	80035d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	08db      	lsrs	r3, r3, #3
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <HAL_I2C_EV_IRQHandler+0xb2>
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	0a5b      	lsrs	r3, r3, #9
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fdfc 	bl	80040c8 <I2C_Master_ADD10>
 80034d0:	e082      	b.n	80035d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	085b      	lsrs	r3, r3, #1
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <HAL_I2C_EV_IRQHandler+0xd2>
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	0a5b      	lsrs	r3, r3, #9
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 fe15 	bl	800411a <I2C_Master_ADDR>
 80034f0:	e072      	b.n	80035d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	089b      	lsrs	r3, r3, #2
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d03b      	beq.n	8003576 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003508:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800350c:	f000 80f3 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	09db      	lsrs	r3, r3, #7
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00f      	beq.n	800353c <HAL_I2C_EV_IRQHandler+0x11c>
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	0a9b      	lsrs	r3, r3, #10
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b00      	cmp	r3, #0
 8003526:	d009      	beq.n	800353c <HAL_I2C_EV_IRQHandler+0x11c>
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	089b      	lsrs	r3, r3, #2
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d103      	bne.n	800353c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f9df 	bl	80038f8 <I2C_MasterTransmit_TXE>
 800353a:	e04d      	b.n	80035d8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	089b      	lsrs	r3, r3, #2
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 80d6 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	0a5b      	lsrs	r3, r3, #9
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80cf 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003558:	7bbb      	ldrb	r3, [r7, #14]
 800355a:	2b21      	cmp	r3, #33	@ 0x21
 800355c:	d103      	bne.n	8003566 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fa66 	bl	8003a30 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003564:	e0c7      	b.n	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b40      	cmp	r3, #64	@ 0x40
 800356a:	f040 80c4 	bne.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 fad4 	bl	8003b1c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003574:	e0bf      	b.n	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003580:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003584:	f000 80b7 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00f      	beq.n	80035b4 <HAL_I2C_EV_IRQHandler+0x194>
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	0a9b      	lsrs	r3, r3, #10
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b00      	cmp	r3, #0
 800359e:	d009      	beq.n	80035b4 <HAL_I2C_EV_IRQHandler+0x194>
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	089b      	lsrs	r3, r3, #2
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d103      	bne.n	80035b4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 fb4d 	bl	8003c4c <I2C_MasterReceive_RXNE>
 80035b2:	e011      	b.n	80035d8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	089b      	lsrs	r3, r3, #2
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 809a 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	0a5b      	lsrs	r3, r3, #9
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8093 	beq.w	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 fc03 	bl	8003ddc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035d6:	e08e      	b.n	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80035d8:	e08d      	b.n	80036f6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d004      	beq.n	80035ec <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	61fb      	str	r3, [r7, #28]
 80035ea:	e007      	b.n	80035fc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d012      	beq.n	800362e <HAL_I2C_EV_IRQHandler+0x20e>
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	0a5b      	lsrs	r3, r3, #9
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00c      	beq.n	800362e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003624:	69b9      	ldr	r1, [r7, #24]
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 ffce 	bl	80045c8 <I2C_Slave_ADDR>
 800362c:	e066      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d009      	beq.n	800364e <HAL_I2C_EV_IRQHandler+0x22e>
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	0a5b      	lsrs	r3, r3, #9
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f001 f808 	bl	800465c <I2C_Slave_STOPF>
 800364c:	e056      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800364e:	7bbb      	ldrb	r3, [r7, #14]
 8003650:	2b21      	cmp	r3, #33	@ 0x21
 8003652:	d002      	beq.n	800365a <HAL_I2C_EV_IRQHandler+0x23a>
 8003654:	7bbb      	ldrb	r3, [r7, #14]
 8003656:	2b29      	cmp	r3, #41	@ 0x29
 8003658:	d125      	bne.n	80036a6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	09db      	lsrs	r3, r3, #7
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00f      	beq.n	8003686 <HAL_I2C_EV_IRQHandler+0x266>
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	0a9b      	lsrs	r3, r3, #10
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d009      	beq.n	8003686 <HAL_I2C_EV_IRQHandler+0x266>
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	089b      	lsrs	r3, r3, #2
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d103      	bne.n	8003686 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 fee6 	bl	8004450 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003684:	e039      	b.n	80036fa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	089b      	lsrs	r3, r3, #2
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d033      	beq.n	80036fa <HAL_I2C_EV_IRQHandler+0x2da>
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	0a5b      	lsrs	r3, r3, #9
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d02d      	beq.n	80036fa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 ff13 	bl	80044ca <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036a4:	e029      	b.n	80036fa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	099b      	lsrs	r3, r3, #6
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00f      	beq.n	80036d2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	0a9b      	lsrs	r3, r3, #10
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d009      	beq.n	80036d2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	089b      	lsrs	r3, r3, #2
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d103      	bne.n	80036d2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 ff1d 	bl	800450a <I2C_SlaveReceive_RXNE>
 80036d0:	e014      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	089b      	lsrs	r3, r3, #2
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00e      	beq.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	0a5b      	lsrs	r3, r3, #9
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d008      	beq.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 ff4b 	bl	8004586 <I2C_SlaveReceive_BTF>
 80036f0:	e004      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80036f2:	bf00      	nop
 80036f4:	e002      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036f6:	bf00      	nop
 80036f8:	e000      	b.n	80036fc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036fa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80036fc:	3720      	adds	r7, #32
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b08a      	sub	sp, #40	@ 0x28
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800371a:	2300      	movs	r3, #0
 800371c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003724:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d016      	beq.n	8003760 <HAL_I2C_ER_IRQHandler+0x5e>
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	0a1b      	lsrs	r3, r3, #8
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d010      	beq.n	8003760 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800374e:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800375e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	0a5b      	lsrs	r3, r3, #9
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00e      	beq.n	800378a <HAL_I2C_ER_IRQHandler+0x88>
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	0a1b      	lsrs	r3, r3, #8
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	f043 0302 	orr.w	r3, r3, #2
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003788:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	0a9b      	lsrs	r3, r3, #10
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d03f      	beq.n	8003816 <HAL_I2C_ER_IRQHandler+0x114>
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	0a1b      	lsrs	r3, r3, #8
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d039      	beq.n	8003816 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80037a2:	7efb      	ldrb	r3, [r7, #27]
 80037a4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ba:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80037bc:	7ebb      	ldrb	r3, [r7, #26]
 80037be:	2b20      	cmp	r3, #32
 80037c0:	d112      	bne.n	80037e8 <HAL_I2C_ER_IRQHandler+0xe6>
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10f      	bne.n	80037e8 <HAL_I2C_ER_IRQHandler+0xe6>
 80037c8:	7cfb      	ldrb	r3, [r7, #19]
 80037ca:	2b21      	cmp	r3, #33	@ 0x21
 80037cc:	d008      	beq.n	80037e0 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	2b29      	cmp	r3, #41	@ 0x29
 80037d2:	d005      	beq.n	80037e0 <HAL_I2C_ER_IRQHandler+0xde>
 80037d4:	7cfb      	ldrb	r3, [r7, #19]
 80037d6:	2b28      	cmp	r3, #40	@ 0x28
 80037d8:	d106      	bne.n	80037e8 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2b21      	cmp	r3, #33	@ 0x21
 80037de:	d103      	bne.n	80037e8 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f001 f86b 	bl	80048bc <I2C_Slave_AF>
 80037e6:	e016      	b.n	8003816 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037f0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80037f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f4:	f043 0304 	orr.w	r3, r3, #4
 80037f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80037fa:	7efb      	ldrb	r3, [r7, #27]
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	d002      	beq.n	8003806 <HAL_I2C_ER_IRQHandler+0x104>
 8003800:	7efb      	ldrb	r3, [r7, #27]
 8003802:	2b40      	cmp	r3, #64	@ 0x40
 8003804:	d107      	bne.n	8003816 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003814:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	0adb      	lsrs	r3, r3, #11
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00e      	beq.n	8003840 <HAL_I2C_ER_IRQHandler+0x13e>
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	0a1b      	lsrs	r3, r3, #8
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003830:	f043 0308 	orr.w	r3, r3, #8
 8003834:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800383e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	2b00      	cmp	r3, #0
 8003844:	d008      	beq.n	8003858 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800384a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f001 f8a6 	bl	80049a4 <I2C_ITError>
  }
}
 8003858:	bf00      	nop
 800385a:	3728      	adds	r7, #40	@ 0x28
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr

08003872 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	bc80      	pop	{r7}
 8003882:	4770      	bx	lr

08003884 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	bc80      	pop	{r7}
 8003894:	4770      	bx	lr

08003896 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr

080038a8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	460b      	mov	r3, r1
 80038b2:	70fb      	strb	r3, [r7, #3]
 80038b4:	4613      	mov	r3, r2
 80038b6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003906:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800390e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003914:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800391a:	2b00      	cmp	r3, #0
 800391c:	d150      	bne.n	80039c0 <I2C_MasterTransmit_TXE+0xc8>
 800391e:	7bfb      	ldrb	r3, [r7, #15]
 8003920:	2b21      	cmp	r3, #33	@ 0x21
 8003922:	d14d      	bne.n	80039c0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b08      	cmp	r3, #8
 8003928:	d01d      	beq.n	8003966 <I2C_MasterTransmit_TXE+0x6e>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b20      	cmp	r3, #32
 800392e:	d01a      	beq.n	8003966 <I2C_MasterTransmit_TXE+0x6e>
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003936:	d016      	beq.n	8003966 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003946:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2211      	movs	r2, #17
 800394c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7ff ff7e 	bl	8003860 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003964:	e060      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003974:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003984:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b40      	cmp	r3, #64	@ 0x40
 800399e:	d107      	bne.n	80039b0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7fd f841 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039ae:	e03b      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff ff51 	bl	8003860 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039be:	e033      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b21      	cmp	r3, #33	@ 0x21
 80039c4:	d005      	beq.n	80039d2 <I2C_MasterTransmit_TXE+0xda>
 80039c6:	7bbb      	ldrb	r3, [r7, #14]
 80039c8:	2b40      	cmp	r3, #64	@ 0x40
 80039ca:	d12d      	bne.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	2b22      	cmp	r3, #34	@ 0x22
 80039d0:	d12a      	bne.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d108      	bne.n	80039ee <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ea:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80039ec:	e01c      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b40      	cmp	r3, #64	@ 0x40
 80039f8:	d103      	bne.n	8003a02 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f88e 	bl	8003b1c <I2C_MemoryTransmit_TXE_BTF>
}
 8003a00:	e012      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a06:	781a      	ldrb	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a26:	e7ff      	b.n	8003a28 <I2C_MasterTransmit_TXE+0x130>
 8003a28:	bf00      	nop
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b21      	cmp	r3, #33	@ 0x21
 8003a48:	d164      	bne.n	8003b14 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d012      	beq.n	8003a7a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	781a      	ldrb	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a64:	1c5a      	adds	r2, r3, #1
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	3b01      	subs	r3, #1
 8003a72:	b29a      	uxth	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003a78:	e04c      	b.n	8003b14 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b08      	cmp	r3, #8
 8003a7e:	d01d      	beq.n	8003abc <I2C_MasterTransmit_BTF+0x8c>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b20      	cmp	r3, #32
 8003a84:	d01a      	beq.n	8003abc <I2C_MasterTransmit_BTF+0x8c>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a8c:	d016      	beq.n	8003abc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a9c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2211      	movs	r2, #17
 8003aa2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff fed3 	bl	8003860 <HAL_I2C_MasterTxCpltCallback>
}
 8003aba:	e02b      	b.n	8003b14 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003aca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ada:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b40      	cmp	r3, #64	@ 0x40
 8003af4:	d107      	bne.n	8003b06 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7fc ff96 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
}
 8003b04:	e006      	b.n	8003b14 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7ff fea6 	bl	8003860 <HAL_I2C_MasterTxCpltCallback>
}
 8003b14:	bf00      	nop
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d11d      	bne.n	8003b70 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d10b      	bne.n	8003b54 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b40:	b2da      	uxtb	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4c:	1c9a      	adds	r2, r3, #2
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003b52:	e077      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	121b      	asrs	r3, r3, #8
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003b6e:	e069      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d10b      	bne.n	8003b90 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003b8e:	e059      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d152      	bne.n	8003c3e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b22      	cmp	r3, #34	@ 0x22
 8003b9c:	d10d      	bne.n	8003bba <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bac:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bb8:	e044      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d015      	beq.n	8003bf0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
 8003bc6:	2b21      	cmp	r3, #33	@ 0x21
 8003bc8:	d112      	bne.n	8003bf0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	781a      	ldrb	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003bee:	e029      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d124      	bne.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b21      	cmp	r3, #33	@ 0x21
 8003bfe:	d121      	bne.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c0e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c1e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fc fefa 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
}
 8003c3c:	e002      	b.n	8003c44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7ff f970 	bl	8002f24 <I2C_Flush_DR>
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2b22      	cmp	r3, #34	@ 0x22
 8003c5e:	f040 80b9 	bne.w	8003dd4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c66:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d921      	bls.n	8003cba <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	691a      	ldr	r2, [r3, #16]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	b2d2      	uxtb	r2, r2
 8003c82:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	3b01      	subs	r3, #1
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	2b03      	cmp	r3, #3
 8003ca4:	f040 8096 	bne.w	8003dd4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cb6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003cb8:	e08c      	b.n	8003dd4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d07f      	beq.n	8003dc2 <I2C_MasterReceive_RXNE+0x176>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d002      	beq.n	8003cce <I2C_MasterReceive_RXNE+0x82>
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d179      	bne.n	8003dc2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f001 fb98 	bl	8005404 <I2C_WaitOnSTOPRequestThroughIT>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d14c      	bne.n	8003d74 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003cf8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b40      	cmp	r3, #64	@ 0x40
 8003d32:	d10a      	bne.n	8003d4a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff fdc6 	bl	80038d4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d48:	e044      	b.n	8003dd4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d002      	beq.n	8003d5e <I2C_MasterReceive_RXNE+0x112>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2b20      	cmp	r3, #32
 8003d5c:	d103      	bne.n	8003d66 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d64:	e002      	b.n	8003d6c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2212      	movs	r2, #18
 8003d6a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff fd80 	bl	8003872 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d72:	e02f      	b.n	8003dd4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d82:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691a      	ldr	r2, [r3, #16]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fc fe62 	bl	8000a84 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dc0:	e008      	b.n	8003dd4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd0:	605a      	str	r2, [r3, #4]
}
 8003dd2:	e7ff      	b.n	8003dd4 <I2C_MasterReceive_RXNE+0x188>
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d11b      	bne.n	8003e2c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e02:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003e2a:	e0c4      	b.n	8003fb6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d129      	bne.n	8003e8a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e44:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d00a      	beq.n	8003e62 <I2C_MasterReceive_BTF+0x86>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d007      	beq.n	8003e62 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e60:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691a      	ldr	r2, [r3, #16]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	1c5a      	adds	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003e88:	e095      	b.n	8003fb6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d17d      	bne.n	8003f90 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d002      	beq.n	8003ea0 <I2C_MasterReceive_BTF+0xc4>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2b10      	cmp	r3, #16
 8003e9e:	d108      	bne.n	8003eb2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	e016      	b.n	8003ee0 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d002      	beq.n	8003ebe <I2C_MasterReceive_BTF+0xe2>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d108      	bne.n	8003ed0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	e007      	b.n	8003ee0 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ede:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691a      	ldr	r2, [r3, #16]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f3a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b40      	cmp	r3, #64	@ 0x40
 8003f4e:	d10a      	bne.n	8003f66 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff fcb8 	bl	80038d4 <HAL_I2C_MemRxCpltCallback>
}
 8003f64:	e027      	b.n	8003fb6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d002      	beq.n	8003f7a <I2C_MasterReceive_BTF+0x19e>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	d103      	bne.n	8003f82 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f80:	e002      	b.n	8003f88 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2212      	movs	r2, #18
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff fc72 	bl	8003872 <HAL_I2C_MasterRxCpltCallback>
}
 8003f8e:	e012      	b.n	8003fb6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691a      	ldr	r2, [r3, #16]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003fb6:	bf00      	nop
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b083      	sub	sp, #12
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b40      	cmp	r3, #64	@ 0x40
 8003fd0:	d117      	bne.n	8004002 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fea:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003fec:	e067      	b.n	80040be <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	f043 0301 	orr.w	r3, r3, #1
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	611a      	str	r2, [r3, #16]
}
 8004000:	e05d      	b.n	80040be <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800400a:	d133      	bne.n	8004074 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b21      	cmp	r3, #33	@ 0x21
 8004016:	d109      	bne.n	800402c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401c:	b2db      	uxtb	r3, r3
 800401e:	461a      	mov	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004028:	611a      	str	r2, [r3, #16]
 800402a:	e008      	b.n	800403e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004030:	b2db      	uxtb	r3, r3
 8004032:	f043 0301 	orr.w	r3, r3, #1
 8004036:	b2da      	uxtb	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004042:	2b00      	cmp	r3, #0
 8004044:	d004      	beq.n	8004050 <I2C_Master_SB+0x92>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	2b00      	cmp	r3, #0
 800404e:	d108      	bne.n	8004062 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004054:	2b00      	cmp	r3, #0
 8004056:	d032      	beq.n	80040be <I2C_Master_SB+0x100>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405e:	2b00      	cmp	r3, #0
 8004060:	d02d      	beq.n	80040be <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004070:	605a      	str	r2, [r3, #4]
}
 8004072:	e024      	b.n	80040be <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10e      	bne.n	800409a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004080:	b29b      	uxth	r3, r3
 8004082:	11db      	asrs	r3, r3, #7
 8004084:	b2db      	uxtb	r3, r3
 8004086:	f003 0306 	and.w	r3, r3, #6
 800408a:	b2db      	uxtb	r3, r3
 800408c:	f063 030f 	orn	r3, r3, #15
 8004090:	b2da      	uxtb	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	611a      	str	r2, [r3, #16]
}
 8004098:	e011      	b.n	80040be <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d10d      	bne.n	80040be <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	11db      	asrs	r3, r3, #7
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f003 0306 	and.w	r3, r3, #6
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	f063 030e 	orn	r3, r3, #14
 80040b6:	b2da      	uxtb	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	611a      	str	r2, [r3, #16]
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d004      	beq.n	80040ee <I2C_Master_ADD10+0x26>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d108      	bne.n	8004100 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00c      	beq.n	8004110 <I2C_Master_ADD10+0x48>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d007      	beq.n	8004110 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800410e:	605a      	str	r2, [r3, #4]
  }
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr

0800411a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800411a:	b480      	push	{r7}
 800411c:	b091      	sub	sp, #68	@ 0x44
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004128:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b22      	cmp	r3, #34	@ 0x22
 8004142:	f040 8174 	bne.w	800442e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10f      	bne.n	800416e <I2C_Master_ADDR+0x54>
 800414e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004152:	2b40      	cmp	r3, #64	@ 0x40
 8004154:	d10b      	bne.n	800416e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004156:	2300      	movs	r3, #0
 8004158:	633b      	str	r3, [r7, #48]	@ 0x30
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	633b      	str	r3, [r7, #48]	@ 0x30
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	633b      	str	r3, [r7, #48]	@ 0x30
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	e16b      	b.n	8004446 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004172:	2b00      	cmp	r3, #0
 8004174:	d11d      	bne.n	80041b2 <I2C_Master_ADDR+0x98>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800417e:	d118      	bne.n	80041b2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004180:	2300      	movs	r3, #0
 8004182:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041a4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041aa:	1c5a      	adds	r2, r3, #1
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80041b0:	e149      	b.n	8004446 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d113      	bne.n	80041e4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041bc:	2300      	movs	r3, #0
 80041be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	e120      	b.n	8004426 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	f040 808a 	bne.w	8004304 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80041f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041f6:	d137      	bne.n	8004268 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004206:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004212:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004216:	d113      	bne.n	8004240 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004226:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004228:	2300      	movs	r3, #0
 800422a:	627b      	str	r3, [r7, #36]	@ 0x24
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	627b      	str	r3, [r7, #36]	@ 0x24
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	627b      	str	r3, [r7, #36]	@ 0x24
 800423c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423e:	e0f2      	b.n	8004426 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004240:	2300      	movs	r3, #0
 8004242:	623b      	str	r3, [r7, #32]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	623b      	str	r3, [r7, #32]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	623b      	str	r3, [r7, #32]
 8004254:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	e0de      	b.n	8004426 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426a:	2b08      	cmp	r3, #8
 800426c:	d02e      	beq.n	80042cc <I2C_Master_ADDR+0x1b2>
 800426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004270:	2b20      	cmp	r3, #32
 8004272:	d02b      	beq.n	80042cc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004276:	2b12      	cmp	r3, #18
 8004278:	d102      	bne.n	8004280 <I2C_Master_ADDR+0x166>
 800427a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427c:	2b01      	cmp	r3, #1
 800427e:	d125      	bne.n	80042cc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004282:	2b04      	cmp	r3, #4
 8004284:	d00e      	beq.n	80042a4 <I2C_Master_ADDR+0x18a>
 8004286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004288:	2b02      	cmp	r3, #2
 800428a:	d00b      	beq.n	80042a4 <I2C_Master_ADDR+0x18a>
 800428c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428e:	2b10      	cmp	r3, #16
 8004290:	d008      	beq.n	80042a4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042a0:	601a      	str	r2, [r3, #0]
 80042a2:	e007      	b.n	80042b4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042b2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b4:	2300      	movs	r3, #0
 80042b6:	61fb      	str	r3, [r7, #28]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	61fb      	str	r3, [r7, #28]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	61fb      	str	r3, [r7, #28]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	e0ac      	b.n	8004426 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042da:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042dc:	2300      	movs	r3, #0
 80042de:	61bb      	str	r3, [r7, #24]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	61bb      	str	r3, [r7, #24]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	61bb      	str	r3, [r7, #24]
 80042f0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	e090      	b.n	8004426 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004308:	b29b      	uxth	r3, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	d158      	bne.n	80043c0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800430e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004310:	2b04      	cmp	r3, #4
 8004312:	d021      	beq.n	8004358 <I2C_Master_ADDR+0x23e>
 8004314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004316:	2b02      	cmp	r3, #2
 8004318:	d01e      	beq.n	8004358 <I2C_Master_ADDR+0x23e>
 800431a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431c:	2b10      	cmp	r3, #16
 800431e:	d01b      	beq.n	8004358 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800432e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	617b      	str	r3, [r7, #20]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e012      	b.n	800437e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004366:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004368:	2300      	movs	r3, #0
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	613b      	str	r3, [r7, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004388:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800438c:	d14b      	bne.n	8004426 <I2C_Master_ADDR+0x30c>
 800438e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004390:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004394:	d00b      	beq.n	80043ae <I2C_Master_ADDR+0x294>
 8004396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004398:	2b01      	cmp	r3, #1
 800439a:	d008      	beq.n	80043ae <I2C_Master_ADDR+0x294>
 800439c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800439e:	2b08      	cmp	r3, #8
 80043a0:	d005      	beq.n	80043ae <I2C_Master_ADDR+0x294>
 80043a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a4:	2b10      	cmp	r3, #16
 80043a6:	d002      	beq.n	80043ae <I2C_Master_ADDR+0x294>
 80043a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	d13b      	bne.n	8004426 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	e032      	b.n	8004426 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043ce:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043de:	d117      	bne.n	8004410 <I2C_Master_ADDR+0x2f6>
 80043e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043e6:	d00b      	beq.n	8004400 <I2C_Master_ADDR+0x2e6>
 80043e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d008      	beq.n	8004400 <I2C_Master_ADDR+0x2e6>
 80043ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d005      	beq.n	8004400 <I2C_Master_ADDR+0x2e6>
 80043f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f6:	2b10      	cmp	r3, #16
 80043f8:	d002      	beq.n	8004400 <I2C_Master_ADDR+0x2e6>
 80043fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d107      	bne.n	8004410 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800440e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004410:	2300      	movs	r3, #0
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800442c:	e00b      	b.n	8004446 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800442e:	2300      	movs	r3, #0
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	68bb      	ldr	r3, [r7, #8]
}
 8004444:	e7ff      	b.n	8004446 <I2C_Master_ADDR+0x32c>
 8004446:	bf00      	nop
 8004448:	3744      	adds	r7, #68	@ 0x44
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr

08004450 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800445e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d02b      	beq.n	80044c2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446e:	781a      	ldrb	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d114      	bne.n	80044c2 <I2C_SlaveTransmit_TXE+0x72>
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b29      	cmp	r3, #41	@ 0x29
 800449c:	d111      	bne.n	80044c2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ac:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2221      	movs	r2, #33	@ 0x21
 80044b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2228      	movs	r2, #40	@ 0x28
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff f9e1 	bl	8003884 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d011      	beq.n	8004500 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e0:	781a      	ldrb	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b084      	sub	sp, #16
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004518:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d02c      	beq.n	800457e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691a      	ldr	r2, [r3, #16]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d114      	bne.n	800457e <I2C_SlaveReceive_RXNE+0x74>
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b2a      	cmp	r3, #42	@ 0x2a
 8004558:	d111      	bne.n	800457e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004568:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2222      	movs	r2, #34	@ 0x22
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2228      	movs	r2, #40	@ 0x28
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff f98c 	bl	8003896 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800457e:	bf00      	nop
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d012      	beq.n	80045be <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691a      	ldr	r2, [r3, #16]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	b2d2      	uxtb	r2, r2
 80045a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr

080045c8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80045d2:	2300      	movs	r3, #0
 80045d4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045e2:	2b28      	cmp	r3, #40	@ 0x28
 80045e4:	d127      	bne.n	8004636 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	089b      	lsrs	r3, r3, #2
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	09db      	lsrs	r3, r3, #7
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d103      	bne.n	800461a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	81bb      	strh	r3, [r7, #12]
 8004618:	e002      	b.n	8004620 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004628:	89ba      	ldrh	r2, [r7, #12]
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	4619      	mov	r1, r3
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7ff f93a 	bl	80038a8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004634:	e00e      	b.n	8004654 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	60bb      	str	r3, [r7, #8]
 800464a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004654:	bf00      	nop
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800467a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800467c:	2300      	movs	r3, #0
 800467e:	60bb      	str	r3, [r7, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	60bb      	str	r3, [r7, #8]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f042 0201 	orr.w	r2, r2, #1
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046b8:	d172      	bne.n	80047a0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	2b22      	cmp	r3, #34	@ 0x22
 80046be:	d002      	beq.n	80046c6 <I2C_Slave_STOPF+0x6a>
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80046c4:	d135      	bne.n	8004732 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d8:	b29b      	uxth	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	f043 0204 	orr.w	r2, r3, #4
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fd ff20 	bl	8002544 <HAL_DMA_GetState>
 8004704:	4603      	mov	r3, r0
 8004706:	2b01      	cmp	r3, #1
 8004708:	d049      	beq.n	800479e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470e:	4a69      	ldr	r2, [pc, #420]	@ (80048b4 <I2C_Slave_STOPF+0x258>)
 8004710:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004716:	4618      	mov	r0, r3
 8004718:	f7fd fd96 	bl	8002248 <HAL_DMA_Abort_IT>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d03d      	beq.n	800479e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800472c:	4610      	mov	r0, r2
 800472e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004730:	e035      	b.n	800479e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	b29a      	uxth	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d005      	beq.n	8004756 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474e:	f043 0204 	orr.w	r2, r3, #4
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004764:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476a:	4618      	mov	r0, r3
 800476c:	f7fd feea 	bl	8002544 <HAL_DMA_GetState>
 8004770:	4603      	mov	r3, r0
 8004772:	2b01      	cmp	r3, #1
 8004774:	d014      	beq.n	80047a0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477a:	4a4e      	ldr	r2, [pc, #312]	@ (80048b4 <I2C_Slave_STOPF+0x258>)
 800477c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004782:	4618      	mov	r0, r3
 8004784:	f7fd fd60 	bl	8002248 <HAL_DMA_Abort_IT>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d008      	beq.n	80047a0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004798:	4610      	mov	r0, r2
 800479a:	4798      	blx	r3
 800479c:	e000      	b.n	80047a0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800479e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d03e      	beq.n	8004828 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d112      	bne.n	80047de <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e8:	2b40      	cmp	r3, #64	@ 0x40
 80047ea:	d112      	bne.n	8004812 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	691a      	ldr	r2, [r3, #16]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f6:	b2d2      	uxtb	r2, r2
 80047f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004808:	b29b      	uxth	r3, r3
 800480a:	3b01      	subs	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	f043 0204 	orr.w	r2, r3, #4
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f8b7 	bl	80049a4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004836:	e039      	b.n	80048ac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004838:	7bfb      	ldrb	r3, [r7, #15]
 800483a:	2b2a      	cmp	r3, #42	@ 0x2a
 800483c:	d109      	bne.n	8004852 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2228      	movs	r2, #40	@ 0x28
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff f822 	bl	8003896 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b28      	cmp	r3, #40	@ 0x28
 800485c:	d111      	bne.n	8004882 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a15      	ldr	r2, [pc, #84]	@ (80048b8 <I2C_Slave_STOPF+0x25c>)
 8004862:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff f821 	bl	80038c2 <HAL_I2C_ListenCpltCallback>
}
 8004880:	e014      	b.n	80048ac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	2b22      	cmp	r3, #34	@ 0x22
 8004888:	d002      	beq.n	8004890 <I2C_Slave_STOPF+0x234>
 800488a:	7bfb      	ldrb	r3, [r7, #15]
 800488c:	2b22      	cmp	r3, #34	@ 0x22
 800488e:	d10d      	bne.n	80048ac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2220      	movs	r2, #32
 800489a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fe fff5 	bl	8003896 <HAL_I2C_SlaveRxCpltCallback>
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	08004f61 	.word	0x08004f61
 80048b8:	ffff0000 	.word	0xffff0000

080048bc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ca:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2b08      	cmp	r3, #8
 80048d6:	d002      	beq.n	80048de <I2C_Slave_AF+0x22>
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b20      	cmp	r3, #32
 80048dc:	d129      	bne.n	8004932 <I2C_Slave_AF+0x76>
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	2b28      	cmp	r3, #40	@ 0x28
 80048e2:	d126      	bne.n	8004932 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a2e      	ldr	r2, [pc, #184]	@ (80049a0 <I2C_Slave_AF+0xe4>)
 80048e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048f8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004902:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004912:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2220      	movs	r2, #32
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7fe ffc9 	bl	80038c2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004930:	e031      	b.n	8004996 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	2b21      	cmp	r3, #33	@ 0x21
 8004936:	d129      	bne.n	800498c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <I2C_Slave_AF+0xe4>)
 800493c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2221      	movs	r2, #33	@ 0x21
 8004942:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004962:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800496c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800497c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7fe fad0 	bl	8002f24 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7fe ff7d 	bl	8003884 <HAL_I2C_SlaveTxCpltCallback>
}
 800498a:	e004      	b.n	8004996 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004994:	615a      	str	r2, [r3, #20]
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	ffff0000 	.word	0xffff0000

080049a4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049ba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80049bc:	7bbb      	ldrb	r3, [r7, #14]
 80049be:	2b10      	cmp	r3, #16
 80049c0:	d002      	beq.n	80049c8 <I2C_ITError+0x24>
 80049c2:	7bbb      	ldrb	r3, [r7, #14]
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	d10a      	bne.n	80049de <I2C_ITError+0x3a>
 80049c8:	7bfb      	ldrb	r3, [r7, #15]
 80049ca:	2b22      	cmp	r3, #34	@ 0x22
 80049cc:	d107      	bne.n	80049de <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049dc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80049e4:	2b28      	cmp	r3, #40	@ 0x28
 80049e6:	d107      	bne.n	80049f8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2228      	movs	r2, #40	@ 0x28
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80049f6:	e015      	b.n	8004a24 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a06:	d00a      	beq.n	8004a1e <I2C_ITError+0x7a>
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	2b60      	cmp	r3, #96	@ 0x60
 8004a0c:	d007      	beq.n	8004a1e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a32:	d162      	bne.n	8004afa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a42:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a48:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d020      	beq.n	8004a94 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a56:	4a6a      	ldr	r2, [pc, #424]	@ (8004c00 <I2C_ITError+0x25c>)
 8004a58:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fd fbf2 	bl	8002248 <HAL_DMA_Abort_IT>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f000 8089 	beq.w	8004b7e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0201 	bic.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a8e:	4610      	mov	r0, r2
 8004a90:	4798      	blx	r3
 8004a92:	e074      	b.n	8004b7e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	4a59      	ldr	r2, [pc, #356]	@ (8004c00 <I2C_ITError+0x25c>)
 8004a9a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7fd fbd1 	bl	8002248 <HAL_DMA_Abort_IT>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d068      	beq.n	8004b7e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab6:	2b40      	cmp	r3, #64	@ 0x40
 8004ab8:	d10b      	bne.n	8004ad2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0201 	bic.w	r2, r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2220      	movs	r2, #32
 8004ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004af4:	4610      	mov	r0, r2
 8004af6:	4798      	blx	r3
 8004af8:	e041      	b.n	8004b7e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b60      	cmp	r3, #96	@ 0x60
 8004b04:	d125      	bne.n	8004b52 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1e:	2b40      	cmp	r3, #64	@ 0x40
 8004b20:	d10b      	bne.n	8004b3a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	691a      	ldr	r2, [r3, #16]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2c:	b2d2      	uxtb	r2, r2
 8004b2e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	1c5a      	adds	r2, r3, #1
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0201 	bic.w	r2, r2, #1
 8004b48:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fe fecb 	bl	80038e6 <HAL_I2C_AbortCpltCallback>
 8004b50:	e015      	b.n	8004b7e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b5c:	2b40      	cmp	r3, #64	@ 0x40
 8004b5e:	d10b      	bne.n	8004b78 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691a      	ldr	r2, [r3, #16]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7fb ff83 	bl	8000a84 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10e      	bne.n	8004bac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d109      	bne.n	8004bac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d104      	bne.n	8004bac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004bba:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	f003 0304 	and.w	r3, r3, #4
 8004bcc:	2b04      	cmp	r3, #4
 8004bce:	d113      	bne.n	8004bf8 <I2C_ITError+0x254>
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
 8004bd2:	2b28      	cmp	r3, #40	@ 0x28
 8004bd4:	d110      	bne.n	8004bf8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004c04 <I2C_ITError+0x260>)
 8004bda:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fe fe65 	bl	80038c2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	08004f61 	.word	0x08004f61
 8004c04:	ffff0000 	.word	0xffff0000

08004c08 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af02      	add	r7, sp, #8
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	4608      	mov	r0, r1
 8004c12:	4611      	mov	r1, r2
 8004c14:	461a      	mov	r2, r3
 8004c16:	4603      	mov	r3, r0
 8004c18:	817b      	strh	r3, [r7, #10]
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	813b      	strh	r3, [r7, #8]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fa36 	bl	80050b0 <I2C_WaitOnFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c58:	d103      	bne.n	8004c62 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e05f      	b.n	8004d26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c66:	897b      	ldrh	r3, [r7, #10]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	6a3a      	ldr	r2, [r7, #32]
 8004c7a:	492d      	ldr	r1, [pc, #180]	@ (8004d30 <I2C_RequestMemoryWrite+0x128>)
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 fa91 	bl	80051a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e04c      	b.n	8004d26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca4:	6a39      	ldr	r1, [r7, #32]
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fb1c 	bl	80052e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00d      	beq.n	8004cce <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d107      	bne.n	8004cca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e02b      	b.n	8004d26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cce:	88fb      	ldrh	r3, [r7, #6]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cd4:	893b      	ldrh	r3, [r7, #8]
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	611a      	str	r2, [r3, #16]
 8004cde:	e021      	b.n	8004d24 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ce0:	893b      	ldrh	r3, [r7, #8]
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf0:	6a39      	ldr	r1, [r7, #32]
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 faf6 	bl	80052e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00d      	beq.n	8004d1a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d107      	bne.n	8004d16 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e005      	b.n	8004d26 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d1a:	893b      	ldrh	r3, [r7, #8]
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3718      	adds	r7, #24
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	00010002 	.word	0x00010002

08004d34 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d40:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d48:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d50:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d66:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d003      	beq.n	8004d78 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d74:	2200      	movs	r2, #0
 8004d76:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d84:	2200      	movs	r2, #0
 8004d86:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004d88:	7cfb      	ldrb	r3, [r7, #19]
 8004d8a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004d8e:	2b21      	cmp	r3, #33	@ 0x21
 8004d90:	d007      	beq.n	8004da2 <I2C_DMAXferCplt+0x6e>
 8004d92:	7cfb      	ldrb	r3, [r7, #19]
 8004d94:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004d98:	2b22      	cmp	r3, #34	@ 0x22
 8004d9a:	d131      	bne.n	8004e00 <I2C_DMAXferCplt+0xcc>
 8004d9c:	7cbb      	ldrb	r3, [r7, #18]
 8004d9e:	2b20      	cmp	r3, #32
 8004da0:	d12e      	bne.n	8004e00 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004db0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2200      	movs	r2, #0
 8004db6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004db8:	7cfb      	ldrb	r3, [r7, #19]
 8004dba:	2b29      	cmp	r3, #41	@ 0x29
 8004dbc:	d10a      	bne.n	8004dd4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2221      	movs	r2, #33	@ 0x21
 8004dc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	2228      	movs	r2, #40	@ 0x28
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004dcc:	6978      	ldr	r0, [r7, #20]
 8004dce:	f7fe fd59 	bl	8003884 <HAL_I2C_SlaveTxCpltCallback>
 8004dd2:	e00c      	b.n	8004dee <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004dd4:	7cfb      	ldrb	r3, [r7, #19]
 8004dd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dd8:	d109      	bne.n	8004dee <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2222      	movs	r2, #34	@ 0x22
 8004dde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2228      	movs	r2, #40	@ 0x28
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004de8:	6978      	ldr	r0, [r7, #20]
 8004dea:	f7fe fd54 	bl	8003896 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004dfc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004dfe:	e074      	b.n	8004eea <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d06e      	beq.n	8004eea <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d107      	bne.n	8004e26 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e24:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004e34:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e3c:	d009      	beq.n	8004e52 <I2C_DMAXferCplt+0x11e>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d006      	beq.n	8004e52 <I2C_DMAXferCplt+0x11e>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004e4a:	d002      	beq.n	8004e52 <I2C_DMAXferCplt+0x11e>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d107      	bne.n	8004e62 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e60:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e70:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e80:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2200      	movs	r2, #0
 8004e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d003      	beq.n	8004e98 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004e90:	6978      	ldr	r0, [r7, #20]
 8004e92:	f7fb fdf7 	bl	8000a84 <HAL_I2C_ErrorCallback>
}
 8004e96:	e028      	b.n	8004eea <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b40      	cmp	r3, #64	@ 0x40
 8004eaa:	d10a      	bne.n	8004ec2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004eba:	6978      	ldr	r0, [r7, #20]
 8004ebc:	f7fe fd0a 	bl	80038d4 <HAL_I2C_MemRxCpltCallback>
}
 8004ec0:	e013      	b.n	8004eea <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d002      	beq.n	8004ed6 <I2C_DMAXferCplt+0x1a2>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d103      	bne.n	8004ede <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8004edc:	e002      	b.n	8004ee4 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2212      	movs	r2, #18
 8004ee2:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ee4:	6978      	ldr	r0, [r7, #20]
 8004ee6:	f7fe fcc4 	bl	8003872 <HAL_I2C_MasterRxCpltCallback>
}
 8004eea:	bf00      	nop
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b084      	sub	sp, #16
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d003      	beq.n	8004f20 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f2e:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4a:	f043 0210 	orr.w	r2, r3, #16
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f7fb fd96 	bl	8000a84 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004f58:	bf00      	nop
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f78:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f7a:	4b4b      	ldr	r3, [pc, #300]	@ (80050a8 <I2C_DMAAbort+0x148>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	08db      	lsrs	r3, r3, #3
 8004f80:	4a4a      	ldr	r2, [pc, #296]	@ (80050ac <I2C_DMAAbort+0x14c>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	0a1a      	lsrs	r2, r3, #8
 8004f88:	4613      	mov	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	00da      	lsls	r2, r3, #3
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9e:	f043 0220 	orr.w	r2, r3, #32
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004fa6:	e00a      	b.n	8004fbe <I2C_DMAAbort+0x5e>
    }
    count--;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fbc:	d0ea      	beq.n	8004f94 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fca:	2200      	movs	r2, #0
 8004fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fda:	2200      	movs	r2, #0
 8004fdc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d003      	beq.n	8005004 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005000:	2200      	movs	r2, #0
 8005002:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005010:	2200      	movs	r2, #0
 8005012:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0201 	bic.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b60      	cmp	r3, #96	@ 0x60
 800502e:	d10e      	bne.n	800504e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	2220      	movs	r2, #32
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2200      	movs	r2, #0
 8005044:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005046:	6978      	ldr	r0, [r7, #20]
 8005048:	f7fe fc4d 	bl	80038e6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800504c:	e027      	b.n	800509e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800504e:	7cfb      	ldrb	r3, [r7, #19]
 8005050:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005054:	2b28      	cmp	r3, #40	@ 0x28
 8005056:	d117      	bne.n	8005088 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0201 	orr.w	r2, r2, #1
 8005066:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005076:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2200      	movs	r2, #0
 800507c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	2228      	movs	r2, #40	@ 0x28
 8005082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005086:	e007      	b.n	8005098 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005098:	6978      	ldr	r0, [r7, #20]
 800509a:	f7fb fcf3 	bl	8000a84 <HAL_I2C_ErrorCallback>
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000010 	.word	0x20000010
 80050ac:	14f8b589 	.word	0x14f8b589

080050b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	603b      	str	r3, [r7, #0]
 80050bc:	4613      	mov	r3, r2
 80050be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050c0:	e048      	b.n	8005154 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c8:	d044      	beq.n	8005154 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ca:	f7fc fe13 	bl	8001cf4 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d302      	bcc.n	80050e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d139      	bne.n	8005154 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	0c1b      	lsrs	r3, r3, #16
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d10d      	bne.n	8005106 <I2C_WaitOnFlagUntilTimeout+0x56>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	43da      	mvns	r2, r3
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	4013      	ands	r3, r2
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	bf0c      	ite	eq
 80050fc:	2301      	moveq	r3, #1
 80050fe:	2300      	movne	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	e00c      	b.n	8005120 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	43da      	mvns	r2, r3
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	4013      	ands	r3, r2
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	bf0c      	ite	eq
 8005118:	2301      	moveq	r3, #1
 800511a:	2300      	movne	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	461a      	mov	r2, r3
 8005120:	79fb      	ldrb	r3, [r7, #7]
 8005122:	429a      	cmp	r2, r3
 8005124:	d116      	bne.n	8005154 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005140:	f043 0220 	orr.w	r2, r3, #32
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e023      	b.n	800519c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	0c1b      	lsrs	r3, r3, #16
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b01      	cmp	r3, #1
 800515c:	d10d      	bne.n	800517a <I2C_WaitOnFlagUntilTimeout+0xca>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	43da      	mvns	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	4013      	ands	r3, r2
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	bf0c      	ite	eq
 8005170:	2301      	moveq	r3, #1
 8005172:	2300      	movne	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	461a      	mov	r2, r3
 8005178:	e00c      	b.n	8005194 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	43da      	mvns	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	bf0c      	ite	eq
 800518c:	2301      	moveq	r3, #1
 800518e:	2300      	movne	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	461a      	mov	r2, r3
 8005194:	79fb      	ldrb	r3, [r7, #7]
 8005196:	429a      	cmp	r2, r3
 8005198:	d093      	beq.n	80050c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
 80051b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051b2:	e071      	b.n	8005298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051c2:	d123      	bne.n	800520c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f8:	f043 0204 	orr.w	r2, r3, #4
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e067      	b.n	80052dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005212:	d041      	beq.n	8005298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005214:	f7fc fd6e 	bl	8001cf4 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	429a      	cmp	r2, r3
 8005222:	d302      	bcc.n	800522a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d136      	bne.n	8005298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	0c1b      	lsrs	r3, r3, #16
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10c      	bne.n	800524e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	43da      	mvns	r2, r3
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	4013      	ands	r3, r2
 8005240:	b29b      	uxth	r3, r3
 8005242:	2b00      	cmp	r3, #0
 8005244:	bf14      	ite	ne
 8005246:	2301      	movne	r3, #1
 8005248:	2300      	moveq	r3, #0
 800524a:	b2db      	uxtb	r3, r3
 800524c:	e00b      	b.n	8005266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	43da      	mvns	r2, r3
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	4013      	ands	r3, r2
 800525a:	b29b      	uxth	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	bf14      	ite	ne
 8005260:	2301      	movne	r3, #1
 8005262:	2300      	moveq	r3, #0
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d016      	beq.n	8005298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005284:	f043 0220 	orr.w	r2, r3, #32
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e021      	b.n	80052dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	0c1b      	lsrs	r3, r3, #16
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d10c      	bne.n	80052bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	43da      	mvns	r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	4013      	ands	r3, r2
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	bf14      	ite	ne
 80052b4:	2301      	movne	r3, #1
 80052b6:	2300      	moveq	r3, #0
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	e00b      	b.n	80052d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	43da      	mvns	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4013      	ands	r3, r2
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	bf14      	ite	ne
 80052ce:	2301      	movne	r3, #1
 80052d0:	2300      	moveq	r3, #0
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f47f af6d 	bne.w	80051b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052f0:	e034      	b.n	800535c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f000 f8b8 	bl	8005468 <I2C_IsAcknowledgeFailed>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e034      	b.n	800536c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d028      	beq.n	800535c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530a:	f7fc fcf3 	bl	8001cf4 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d11d      	bne.n	800535c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800532a:	2b80      	cmp	r3, #128	@ 0x80
 800532c:	d016      	beq.n	800535c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005348:	f043 0220 	orr.w	r2, r3, #32
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e007      	b.n	800536c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005366:	2b80      	cmp	r3, #128	@ 0x80
 8005368:	d1c3      	bne.n	80052f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3710      	adds	r7, #16
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005380:	e034      	b.n	80053ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 f870 	bl	8005468 <I2C_IsAcknowledgeFailed>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e034      	b.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005398:	d028      	beq.n	80053ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800539a:	f7fc fcab 	bl	8001cf4 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d302      	bcc.n	80053b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d11d      	bne.n	80053ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d016      	beq.n	80053ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2220      	movs	r2, #32
 80053c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d8:	f043 0220 	orr.w	r2, r3, #32
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e007      	b.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	d1c3      	bne.n	8005382 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005410:	4b13      	ldr	r3, [pc, #76]	@ (8005460 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	08db      	lsrs	r3, r3, #3
 8005416:	4a13      	ldr	r2, [pc, #76]	@ (8005464 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005418:	fba2 2303 	umull	r2, r3, r2, r3
 800541c:	0a1a      	lsrs	r2, r3, #8
 800541e:	4613      	mov	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4413      	add	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3b01      	subs	r3, #1
 800542a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d107      	bne.n	8005442 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005436:	f043 0220 	orr.w	r2, r3, #32
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e008      	b.n	8005454 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800544c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005450:	d0e9      	beq.n	8005426 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	bc80      	pop	{r7}
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	20000010 	.word	0x20000010
 8005464:	14f8b589 	.word	0x14f8b589

08005468 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800547e:	d11b      	bne.n	80054b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005488:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a4:	f043 0204 	orr.w	r2, r3, #4
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e000      	b.n	80054ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	bc80      	pop	{r7}
 80054c2:	4770      	bx	lr

080054c4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80054d4:	d103      	bne.n	80054de <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80054dc:	e007      	b.n	80054ee <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80054e6:	d102      	bne.n	80054ee <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2208      	movs	r2, #8
 80054ec:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr

080054f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e35a      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01c      	beq.n	800554c <HAL_RCC_OscConfig+0x54>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b00      	cmp	r3, #0
 800551c:	d116      	bne.n	800554c <HAL_RCC_OscConfig+0x54>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d110      	bne.n	800554c <HAL_RCC_OscConfig+0x54>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0308 	and.w	r3, r3, #8
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <HAL_RCC_OscConfig+0x54>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d104      	bne.n	800554c <HAL_RCC_OscConfig+0x54>
 8005542:	f240 1165 	movw	r1, #357	@ 0x165
 8005546:	488f      	ldr	r0, [pc, #572]	@ (8005784 <HAL_RCC_OscConfig+0x28c>)
 8005548:	f7fb fae2 	bl	8000b10 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 809a 	beq.w	800568e <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00e      	beq.n	8005580 <HAL_RCC_OscConfig+0x88>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800556a:	d009      	beq.n	8005580 <HAL_RCC_OscConfig+0x88>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005574:	d004      	beq.n	8005580 <HAL_RCC_OscConfig+0x88>
 8005576:	f240 116b 	movw	r1, #363	@ 0x16b
 800557a:	4882      	ldr	r0, [pc, #520]	@ (8005784 <HAL_RCC_OscConfig+0x28c>)
 800557c:	f7fb fac8 	bl	8000b10 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005580:	4b81      	ldr	r3, [pc, #516]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 030c 	and.w	r3, r3, #12
 8005588:	2b04      	cmp	r3, #4
 800558a:	d00c      	beq.n	80055a6 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800558c:	4b7e      	ldr	r3, [pc, #504]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f003 030c 	and.w	r3, r3, #12
 8005594:	2b08      	cmp	r3, #8
 8005596:	d112      	bne.n	80055be <HAL_RCC_OscConfig+0xc6>
 8005598:	4b7b      	ldr	r3, [pc, #492]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a4:	d10b      	bne.n	80055be <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a6:	4b78      	ldr	r3, [pc, #480]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d06c      	beq.n	800568c <HAL_RCC_OscConfig+0x194>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d168      	bne.n	800568c <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e300      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055c6:	d106      	bne.n	80055d6 <HAL_RCC_OscConfig+0xde>
 80055c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a6e      	ldr	r2, [pc, #440]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055d2:	6013      	str	r3, [r2, #0]
 80055d4:	e02e      	b.n	8005634 <HAL_RCC_OscConfig+0x13c>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10c      	bne.n	80055f8 <HAL_RCC_OscConfig+0x100>
 80055de:	4b6a      	ldr	r3, [pc, #424]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a69      	ldr	r2, [pc, #420]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e8:	6013      	str	r3, [r2, #0]
 80055ea:	4b67      	ldr	r3, [pc, #412]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a66      	ldr	r2, [pc, #408]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80055f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f4:	6013      	str	r3, [r2, #0]
 80055f6:	e01d      	b.n	8005634 <HAL_RCC_OscConfig+0x13c>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005600:	d10c      	bne.n	800561c <HAL_RCC_OscConfig+0x124>
 8005602:	4b61      	ldr	r3, [pc, #388]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a60      	ldr	r2, [pc, #384]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800560c:	6013      	str	r3, [r2, #0]
 800560e:	4b5e      	ldr	r3, [pc, #376]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a5d      	ldr	r2, [pc, #372]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005618:	6013      	str	r3, [r2, #0]
 800561a:	e00b      	b.n	8005634 <HAL_RCC_OscConfig+0x13c>
 800561c:	4b5a      	ldr	r3, [pc, #360]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a59      	ldr	r2, [pc, #356]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	4b57      	ldr	r3, [pc, #348]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a56      	ldr	r2, [pc, #344]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800562e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005632:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d013      	beq.n	8005664 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800563c:	f7fc fb5a 	bl	8001cf4 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005644:	f7fc fb56 	bl	8001cf4 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b64      	cmp	r3, #100	@ 0x64
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e2b4      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005656:	4b4c      	ldr	r3, [pc, #304]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f0      	beq.n	8005644 <HAL_RCC_OscConfig+0x14c>
 8005662:	e014      	b.n	800568e <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005664:	f7fc fb46 	bl	8001cf4 <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800566c:	f7fc fb42 	bl	8001cf4 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b64      	cmp	r3, #100	@ 0x64
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e2a0      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800567e:	4b42      	ldr	r3, [pc, #264]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1f0      	bne.n	800566c <HAL_RCC_OscConfig+0x174>
 800568a:	e000      	b.n	800568e <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800568c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	f000 8080 	beq.w	800579c <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d008      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1be>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d004      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1be>
 80056ac:	f240 119f 	movw	r1, #415	@ 0x19f
 80056b0:	4834      	ldr	r0, [pc, #208]	@ (8005784 <HAL_RCC_OscConfig+0x28c>)
 80056b2:	f7fb fa2d 	bl	8000b10 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	2b1f      	cmp	r3, #31
 80056bc:	d904      	bls.n	80056c8 <HAL_RCC_OscConfig+0x1d0>
 80056be:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80056c2:	4830      	ldr	r0, [pc, #192]	@ (8005784 <HAL_RCC_OscConfig+0x28c>)
 80056c4:	f7fb fa24 	bl	8000b10 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056c8:	4b2f      	ldr	r3, [pc, #188]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f003 030c 	and.w	r3, r3, #12
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00b      	beq.n	80056ec <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80056d4:	4b2c      	ldr	r3, [pc, #176]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 030c 	and.w	r3, r3, #12
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d11c      	bne.n	800571a <HAL_RCC_OscConfig+0x222>
 80056e0:	4b29      	ldr	r3, [pc, #164]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d116      	bne.n	800571a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ec:	4b26      	ldr	r3, [pc, #152]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d005      	beq.n	8005704 <HAL_RCC_OscConfig+0x20c>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d001      	beq.n	8005704 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e25d      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005704:	4b20      	ldr	r3, [pc, #128]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	00db      	lsls	r3, r3, #3
 8005712:	491d      	ldr	r1, [pc, #116]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005714:	4313      	orrs	r3, r2
 8005716:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005718:	e040      	b.n	800579c <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d020      	beq.n	8005764 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005722:	4b1a      	ldr	r3, [pc, #104]	@ (800578c <HAL_RCC_OscConfig+0x294>)
 8005724:	2201      	movs	r2, #1
 8005726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005728:	f7fc fae4 	bl	8001cf4 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005730:	f7fc fae0 	bl	8001cf4 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e23e      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005742:	4b11      	ldr	r3, [pc, #68]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574e:	4b0e      	ldr	r3, [pc, #56]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	490a      	ldr	r1, [pc, #40]	@ (8005788 <HAL_RCC_OscConfig+0x290>)
 800575e:	4313      	orrs	r3, r2
 8005760:	600b      	str	r3, [r1, #0]
 8005762:	e01b      	b.n	800579c <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005764:	4b09      	ldr	r3, [pc, #36]	@ (800578c <HAL_RCC_OscConfig+0x294>)
 8005766:	2200      	movs	r2, #0
 8005768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576a:	f7fc fac3 	bl	8001cf4 <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005770:	e00e      	b.n	8005790 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005772:	f7fc fabf 	bl	8001cf4 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d907      	bls.n	8005790 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e21d      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
 8005784:	0800a8d0 	.word	0x0800a8d0
 8005788:	40021000 	.word	0x40021000
 800578c:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005790:	4b7d      	ldr	r3, [pc, #500]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1ea      	bne.n	8005772 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0308 	and.w	r3, r3, #8
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d040      	beq.n	800582a <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d008      	beq.n	80057c2 <HAL_RCC_OscConfig+0x2ca>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d004      	beq.n	80057c2 <HAL_RCC_OscConfig+0x2ca>
 80057b8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80057bc:	4873      	ldr	r0, [pc, #460]	@ (800598c <HAL_RCC_OscConfig+0x494>)
 80057be:	f7fb f9a7 	bl	8000b10 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d019      	beq.n	80057fe <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057ca:	4b71      	ldr	r3, [pc, #452]	@ (8005990 <HAL_RCC_OscConfig+0x498>)
 80057cc:	2201      	movs	r2, #1
 80057ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057d0:	f7fc fa90 	bl	8001cf4 <HAL_GetTick>
 80057d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057d6:	e008      	b.n	80057ea <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057d8:	f7fc fa8c 	bl	8001cf4 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e1ea      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057ea:	4b67      	ldr	r3, [pc, #412]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80057ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d0f0      	beq.n	80057d8 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80057f6:	2001      	movs	r0, #1
 80057f8:	f000 fc30 	bl	800605c <RCC_Delay>
 80057fc:	e015      	b.n	800582a <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057fe:	4b64      	ldr	r3, [pc, #400]	@ (8005990 <HAL_RCC_OscConfig+0x498>)
 8005800:	2200      	movs	r2, #0
 8005802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005804:	f7fc fa76 	bl	8001cf4 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580c:	f7fc fa72 	bl	8001cf4 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e1d0      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800581e:	4b5a      	ldr	r3, [pc, #360]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1f0      	bne.n	800580c <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80bf 	beq.w	80059b6 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005838:	2300      	movs	r3, #0
 800583a:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00c      	beq.n	800585e <HAL_RCC_OscConfig+0x366>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d008      	beq.n	800585e <HAL_RCC_OscConfig+0x366>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	2b05      	cmp	r3, #5
 8005852:	d004      	beq.n	800585e <HAL_RCC_OscConfig+0x366>
 8005854:	f240 210f 	movw	r1, #527	@ 0x20f
 8005858:	484c      	ldr	r0, [pc, #304]	@ (800598c <HAL_RCC_OscConfig+0x494>)
 800585a:	f7fb f959 	bl	8000b10 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800585e:	4b4a      	ldr	r3, [pc, #296]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10d      	bne.n	8005886 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800586a:	4b47      	ldr	r3, [pc, #284]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	4a46      	ldr	r2, [pc, #280]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005874:	61d3      	str	r3, [r2, #28]
 8005876:	4b44      	ldr	r3, [pc, #272]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005882:	2301      	movs	r3, #1
 8005884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005886:	4b43      	ldr	r3, [pc, #268]	@ (8005994 <HAL_RCC_OscConfig+0x49c>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588e:	2b00      	cmp	r3, #0
 8005890:	d118      	bne.n	80058c4 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005892:	4b40      	ldr	r3, [pc, #256]	@ (8005994 <HAL_RCC_OscConfig+0x49c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a3f      	ldr	r2, [pc, #252]	@ (8005994 <HAL_RCC_OscConfig+0x49c>)
 8005898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800589c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800589e:	f7fc fa29 	bl	8001cf4 <HAL_GetTick>
 80058a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058a6:	f7fc fa25 	bl	8001cf4 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b64      	cmp	r3, #100	@ 0x64
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e183      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058b8:	4b36      	ldr	r3, [pc, #216]	@ (8005994 <HAL_RCC_OscConfig+0x49c>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0f0      	beq.n	80058a6 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d106      	bne.n	80058da <HAL_RCC_OscConfig+0x3e2>
 80058cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	6213      	str	r3, [r2, #32]
 80058d8:	e02d      	b.n	8005936 <HAL_RCC_OscConfig+0x43e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10c      	bne.n	80058fc <HAL_RCC_OscConfig+0x404>
 80058e2:	4b29      	ldr	r3, [pc, #164]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	4a28      	ldr	r2, [pc, #160]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058e8:	f023 0301 	bic.w	r3, r3, #1
 80058ec:	6213      	str	r3, [r2, #32]
 80058ee:	4b26      	ldr	r3, [pc, #152]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	4a25      	ldr	r2, [pc, #148]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 80058f4:	f023 0304 	bic.w	r3, r3, #4
 80058f8:	6213      	str	r3, [r2, #32]
 80058fa:	e01c      	b.n	8005936 <HAL_RCC_OscConfig+0x43e>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	2b05      	cmp	r3, #5
 8005902:	d10c      	bne.n	800591e <HAL_RCC_OscConfig+0x426>
 8005904:	4b20      	ldr	r3, [pc, #128]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	4a1f      	ldr	r2, [pc, #124]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 800590a:	f043 0304 	orr.w	r3, r3, #4
 800590e:	6213      	str	r3, [r2, #32]
 8005910:	4b1d      	ldr	r3, [pc, #116]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	4a1c      	ldr	r2, [pc, #112]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005916:	f043 0301 	orr.w	r3, r3, #1
 800591a:	6213      	str	r3, [r2, #32]
 800591c:	e00b      	b.n	8005936 <HAL_RCC_OscConfig+0x43e>
 800591e:	4b1a      	ldr	r3, [pc, #104]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	4a19      	ldr	r2, [pc, #100]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005924:	f023 0301 	bic.w	r3, r3, #1
 8005928:	6213      	str	r3, [r2, #32]
 800592a:	4b17      	ldr	r3, [pc, #92]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	4a16      	ldr	r2, [pc, #88]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 8005930:	f023 0304 	bic.w	r3, r3, #4
 8005934:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d015      	beq.n	800596a <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800593e:	f7fc f9d9 	bl	8001cf4 <HAL_GetTick>
 8005942:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	e00a      	b.n	800595c <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005946:	f7fc f9d5 	bl	8001cf4 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005954:	4293      	cmp	r3, r2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e131      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800595c:	4b0a      	ldr	r3, [pc, #40]	@ (8005988 <HAL_RCC_OscConfig+0x490>)
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0ee      	beq.n	8005946 <HAL_RCC_OscConfig+0x44e>
 8005968:	e01c      	b.n	80059a4 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800596a:	f7fc f9c3 	bl	8001cf4 <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005970:	e012      	b.n	8005998 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005972:	f7fc f9bf 	bl	8001cf4 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005980:	4293      	cmp	r3, r2
 8005982:	d909      	bls.n	8005998 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e11b      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
 8005988:	40021000 	.word	0x40021000
 800598c:	0800a8d0 	.word	0x0800a8d0
 8005990:	42420480 	.word	0x42420480
 8005994:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005998:	4b8b      	ldr	r3, [pc, #556]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1e6      	bne.n	8005972 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d105      	bne.n	80059b6 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059aa:	4b87      	ldr	r3, [pc, #540]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	4a86      	ldr	r2, [pc, #536]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 80059b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059b4:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00c      	beq.n	80059d8 <HAL_RCC_OscConfig+0x4e0>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d008      	beq.n	80059d8 <HAL_RCC_OscConfig+0x4e0>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d004      	beq.n	80059d8 <HAL_RCC_OscConfig+0x4e0>
 80059ce:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80059d2:	487e      	ldr	r0, [pc, #504]	@ (8005bcc <HAL_RCC_OscConfig+0x6d4>)
 80059d4:	f7fb f89c 	bl	8000b10 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 80ee 	beq.w	8005bbe <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059e2:	4b79      	ldr	r3, [pc, #484]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f003 030c 	and.w	r3, r3, #12
 80059ea:	2b08      	cmp	r3, #8
 80059ec:	f000 80ce 	beq.w	8005b8c <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	f040 80b2 	bne.w	8005b5e <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d009      	beq.n	8005a16 <HAL_RCC_OscConfig+0x51e>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a0a:	d004      	beq.n	8005a16 <HAL_RCC_OscConfig+0x51e>
 8005a0c:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005a10:	486e      	ldr	r0, [pc, #440]	@ (8005bcc <HAL_RCC_OscConfig+0x6d4>)
 8005a12:	f7fb f87d 	bl	8000b10 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d04a      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a26:	d045      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a2c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a30:	d040      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a36:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005a3a:	d03b      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a44:	d036      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005a4e:	d031      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a54:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005a58:	d02c      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005a62:	d027      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a6c:	d022      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005a76:	d01d      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005a80:	d018      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005a8a:	d013      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a94:	d00e      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9a:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005a9e:	d009      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa4:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8005aa8:	d004      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x5bc>
 8005aaa:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005aae:	4847      	ldr	r0, [pc, #284]	@ (8005bcc <HAL_RCC_OscConfig+0x6d4>)
 8005ab0:	f7fb f82e 	bl	8000b10 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ab4:	4b46      	ldr	r3, [pc, #280]	@ (8005bd0 <HAL_RCC_OscConfig+0x6d8>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aba:	f7fc f91b 	bl	8001cf4 <HAL_GetTick>
 8005abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ac0:	e008      	b.n	8005ad4 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac2:	f7fc f917 	bl	8001cf4 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e075      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ad4:	4b3c      	ldr	r3, [pc, #240]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1f0      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae8:	d116      	bne.n	8005b18 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <HAL_RCC_OscConfig+0x60e>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005afa:	d004      	beq.n	8005b06 <HAL_RCC_OscConfig+0x60e>
 8005afc:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8005b00:	4832      	ldr	r0, [pc, #200]	@ (8005bcc <HAL_RCC_OscConfig+0x6d4>)
 8005b02:	f7fb f805 	bl	8000b10 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005b06:	4b30      	ldr	r3, [pc, #192]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	492d      	ldr	r1, [pc, #180]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b18:	4b2b      	ldr	r3, [pc, #172]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a19      	ldr	r1, [r3, #32]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	4927      	ldr	r1, [pc, #156]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b30:	4b27      	ldr	r3, [pc, #156]	@ (8005bd0 <HAL_RCC_OscConfig+0x6d8>)
 8005b32:	2201      	movs	r2, #1
 8005b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b36:	f7fc f8dd 	bl	8001cf4 <HAL_GetTick>
 8005b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b3c:	e008      	b.n	8005b50 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b3e:	f7fc f8d9 	bl	8001cf4 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e037      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b50:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d0f0      	beq.n	8005b3e <HAL_RCC_OscConfig+0x646>
 8005b5c:	e02f      	b.n	8005bbe <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8005bd0 <HAL_RCC_OscConfig+0x6d8>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b64:	f7fc f8c6 	bl	8001cf4 <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b6c:	f7fc f8c2 	bl	8001cf4 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e020      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b7e:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0x674>
 8005b8a:	e018      	b.n	8005bbe <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e013      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b98:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc8 <HAL_RCC_OscConfig+0x6d0>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d106      	bne.n	8005bba <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d001      	beq.n	8005bbe <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e000      	b.n	8005bc0 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	0800a8d0 	.word	0x0800a8d0
 8005bd0:	42420060 	.word	0x42420060

08005bd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e176      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d116      	bne.n	8005c22 <HAL_RCC_ClockConfig+0x4e>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d110      	bne.n	8005c22 <HAL_RCC_ClockConfig+0x4e>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10a      	bne.n	8005c22 <HAL_RCC_ClockConfig+0x4e>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0308 	and.w	r3, r3, #8
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d104      	bne.n	8005c22 <HAL_RCC_ClockConfig+0x4e>
 8005c18:	f240 3136 	movw	r1, #822	@ 0x336
 8005c1c:	4874      	ldr	r0, [pc, #464]	@ (8005df0 <HAL_RCC_ClockConfig+0x21c>)
 8005c1e:	f7fa ff77 	bl	8000b10 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <HAL_RCC_ClockConfig+0x6a>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d007      	beq.n	8005c3e <HAL_RCC_ClockConfig+0x6a>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d004      	beq.n	8005c3e <HAL_RCC_ClockConfig+0x6a>
 8005c34:	f240 3137 	movw	r1, #823	@ 0x337
 8005c38:	486d      	ldr	r0, [pc, #436]	@ (8005df0 <HAL_RCC_ClockConfig+0x21c>)
 8005c3a:	f7fa ff69 	bl	8000b10 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0307 	and.w	r3, r3, #7
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d910      	bls.n	8005c6e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c4c:	4b69      	ldr	r3, [pc, #420]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f023 0207 	bic.w	r2, r3, #7
 8005c54:	4967      	ldr	r1, [pc, #412]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c5c:	4b65      	ldr	r3, [pc, #404]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	683a      	ldr	r2, [r7, #0]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d001      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e133      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d049      	beq.n	8005d0e <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0304 	and.w	r3, r3, #4
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d005      	beq.n	8005c92 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c86:	4b5c      	ldr	r3, [pc, #368]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	4a5b      	ldr	r2, [pc, #364]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005c8c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005c90:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0308 	and.w	r3, r3, #8
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d005      	beq.n	8005caa <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c9e:	4b56      	ldr	r3, [pc, #344]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	4a55      	ldr	r2, [pc, #340]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005ca4:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005ca8:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d024      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	2b80      	cmp	r3, #128	@ 0x80
 8005cb8:	d020      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	2b90      	cmp	r3, #144	@ 0x90
 8005cc0:	d01c      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	2ba0      	cmp	r3, #160	@ 0xa0
 8005cc8:	d018      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	2bb0      	cmp	r3, #176	@ 0xb0
 8005cd0:	d014      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cd8:	d010      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	2bd0      	cmp	r3, #208	@ 0xd0
 8005ce0:	d00c      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	2be0      	cmp	r3, #224	@ 0xe0
 8005ce8:	d008      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	2bf0      	cmp	r3, #240	@ 0xf0
 8005cf0:	d004      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x128>
 8005cf2:	f240 315d 	movw	r1, #861	@ 0x35d
 8005cf6:	483e      	ldr	r0, [pc, #248]	@ (8005df0 <HAL_RCC_ClockConfig+0x21c>)
 8005cf8:	f7fa ff0a 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cfc:	4b3e      	ldr	r3, [pc, #248]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	493b      	ldr	r1, [pc, #236]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d051      	beq.n	8005dbe <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00c      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x168>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d008      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x168>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d004      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x168>
 8005d32:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8005d36:	482e      	ldr	r0, [pc, #184]	@ (8005df0 <HAL_RCC_ClockConfig+0x21c>)
 8005d38:	f7fa feea 	bl	8000b10 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d107      	bne.n	8005d54 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d44:	4b2c      	ldr	r3, [pc, #176]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d115      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e0c0      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d107      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d5c:	4b26      	ldr	r3, [pc, #152]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d109      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0b4      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d6c:	4b22      	ldr	r3, [pc, #136]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e0ac      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f023 0203 	bic.w	r2, r3, #3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	491b      	ldr	r1, [pc, #108]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d8e:	f7fb ffb1 	bl	8001cf4 <HAL_GetTick>
 8005d92:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d94:	e00a      	b.n	8005dac <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d96:	f7fb ffad 	bl	8001cf4 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e094      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dac:	4b12      	ldr	r3, [pc, #72]	@ (8005df8 <HAL_RCC_ClockConfig+0x224>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f003 020c 	and.w	r2, r3, #12
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d1eb      	bne.n	8005d96 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0307 	and.w	r3, r3, #7
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d217      	bcs.n	8005dfc <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dcc:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f023 0207 	bic.w	r2, r3, #7
 8005dd4:	4907      	ldr	r1, [pc, #28]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ddc:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <HAL_RCC_ClockConfig+0x220>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d008      	beq.n	8005dfc <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e073      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x302>
 8005dee:	bf00      	nop
 8005df0:	0800a8d0 	.word	0x0800a8d0
 8005df4:	40022000 	.word	0x40022000
 8005df8:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d025      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d018      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x26e>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e18:	d013      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x26e>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005e22:	d00e      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x26e>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e2c:	d009      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x26e>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e36:	d004      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x26e>
 8005e38:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8005e3c:	4828      	ldr	r0, [pc, #160]	@ (8005ee0 <HAL_RCC_ClockConfig+0x30c>)
 8005e3e:	f7fa fe67 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e42:	4b28      	ldr	r3, [pc, #160]	@ (8005ee4 <HAL_RCC_ClockConfig+0x310>)
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	4925      	ldr	r1, [pc, #148]	@ (8005ee4 <HAL_RCC_ClockConfig+0x310>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d026      	beq.n	8005eae <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d018      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x2c6>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e70:	d013      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x2c6>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005e7a:	d00e      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x2c6>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e84:	d009      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x2c6>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e8e:	d004      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x2c6>
 8005e90:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8005e94:	4812      	ldr	r0, [pc, #72]	@ (8005ee0 <HAL_RCC_ClockConfig+0x30c>)
 8005e96:	f7fa fe3b 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e9a:	4b12      	ldr	r3, [pc, #72]	@ (8005ee4 <HAL_RCC_ClockConfig+0x310>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	490e      	ldr	r1, [pc, #56]	@ (8005ee4 <HAL_RCC_ClockConfig+0x310>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005eae:	f000 f821 	bl	8005ef4 <HAL_RCC_GetSysClockFreq>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee4 <HAL_RCC_ClockConfig+0x310>)
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	091b      	lsrs	r3, r3, #4
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	490a      	ldr	r1, [pc, #40]	@ (8005ee8 <HAL_RCC_ClockConfig+0x314>)
 8005ec0:	5ccb      	ldrb	r3, [r1, r3]
 8005ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ec6:	4a09      	ldr	r2, [pc, #36]	@ (8005eec <HAL_RCC_ClockConfig+0x318>)
 8005ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005eca:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <HAL_RCC_ClockConfig+0x31c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7fb fdba 	bl	8001a48 <HAL_InitTick>

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	0800a8d0 	.word	0x0800a8d0
 8005ee4:	40021000 	.word	0x40021000
 8005ee8:	0800b94c 	.word	0x0800b94c
 8005eec:	20000010 	.word	0x20000010
 8005ef0:	20000014 	.word	0x20000014

08005ef4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	60fb      	str	r3, [r7, #12]
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	2300      	movs	r3, #0
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	2300      	movs	r3, #0
 8005f08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x94>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	d002      	beq.n	8005f24 <HAL_RCC_GetSysClockFreq+0x30>
 8005f1e:	2b08      	cmp	r3, #8
 8005f20:	d003      	beq.n	8005f2a <HAL_RCC_GetSysClockFreq+0x36>
 8005f22:	e027      	b.n	8005f74 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f24:	4b19      	ldr	r3, [pc, #100]	@ (8005f8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005f26:	613b      	str	r3, [r7, #16]
      break;
 8005f28:	e027      	b.n	8005f7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	0c9b      	lsrs	r3, r3, #18
 8005f2e:	f003 030f 	and.w	r3, r3, #15
 8005f32:	4a17      	ldr	r2, [pc, #92]	@ (8005f90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005f34:	5cd3      	ldrb	r3, [r2, r3]
 8005f36:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d010      	beq.n	8005f64 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f42:	4b11      	ldr	r3, [pc, #68]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x94>)
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	0c5b      	lsrs	r3, r3, #17
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	4a11      	ldr	r2, [pc, #68]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005f4e:	5cd3      	ldrb	r3, [r2, r3]
 8005f50:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a0d      	ldr	r2, [pc, #52]	@ (8005f8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005f56:	fb03 f202 	mul.w	r2, r3, r2
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f60:	617b      	str	r3, [r7, #20]
 8005f62:	e004      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a0c      	ldr	r2, [pc, #48]	@ (8005f98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f68:	fb02 f303 	mul.w	r3, r2, r3
 8005f6c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	613b      	str	r3, [r7, #16]
      break;
 8005f72:	e002      	b.n	8005f7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f74:	4b05      	ldr	r3, [pc, #20]	@ (8005f8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005f76:	613b      	str	r3, [r7, #16]
      break;
 8005f78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f7a:	693b      	ldr	r3, [r7, #16]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	371c      	adds	r7, #28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40021000 	.word	0x40021000
 8005f8c:	007a1200 	.word	0x007a1200
 8005f90:	0800b964 	.word	0x0800b964
 8005f94:	0800b974 	.word	0x0800b974
 8005f98:	003d0900 	.word	0x003d0900

08005f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fa0:	4b02      	ldr	r3, [pc, #8]	@ (8005fac <HAL_RCC_GetHCLKFreq+0x10>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bc80      	pop	{r7}
 8005faa:	4770      	bx	lr
 8005fac:	20000010 	.word	0x20000010

08005fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005fb4:	f7ff fff2 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	4b05      	ldr	r3, [pc, #20]	@ (8005fd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	0a1b      	lsrs	r3, r3, #8
 8005fc0:	f003 0307 	and.w	r3, r3, #7
 8005fc4:	4903      	ldr	r1, [pc, #12]	@ (8005fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fc6:	5ccb      	ldrb	r3, [r1, r3]
 8005fc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	0800b95c 	.word	0x0800b95c

08005fd8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d104      	bne.n	8005ff2 <HAL_RCC_GetClockConfig+0x1a>
 8005fe8:	f240 5121 	movw	r1, #1313	@ 0x521
 8005fec:	4818      	ldr	r0, [pc, #96]	@ (8006050 <HAL_RCC_GetClockConfig+0x78>)
 8005fee:	f7fa fd8f 	bl	8000b10 <assert_failed>
  assert_param(pFLatency != NULL);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d104      	bne.n	8006002 <HAL_RCC_GetClockConfig+0x2a>
 8005ff8:	f240 5122 	movw	r1, #1314	@ 0x522
 8005ffc:	4814      	ldr	r0, [pc, #80]	@ (8006050 <HAL_RCC_GetClockConfig+0x78>)
 8005ffe:	f7fa fd87 	bl	8000b10 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	220f      	movs	r2, #15
 8006006:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006008:	4b12      	ldr	r3, [pc, #72]	@ (8006054 <HAL_RCC_GetClockConfig+0x7c>)
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 0203 	and.w	r2, r3, #3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006014:	4b0f      	ldr	r3, [pc, #60]	@ (8006054 <HAL_RCC_GetClockConfig+0x7c>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006020:	4b0c      	ldr	r3, [pc, #48]	@ (8006054 <HAL_RCC_GetClockConfig+0x7c>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800602c:	4b09      	ldr	r3, [pc, #36]	@ (8006054 <HAL_RCC_GetClockConfig+0x7c>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	08db      	lsrs	r3, r3, #3
 8006032:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800603a:	4b07      	ldr	r3, [pc, #28]	@ (8006058 <HAL_RCC_GetClockConfig+0x80>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0207 	and.w	r2, r3, #7
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006046:	bf00      	nop
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	0800a8d0 	.word	0x0800a8d0
 8006054:	40021000 	.word	0x40021000
 8006058:	40022000 	.word	0x40022000

0800605c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006064:	4b0a      	ldr	r3, [pc, #40]	@ (8006090 <RCC_Delay+0x34>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a0a      	ldr	r2, [pc, #40]	@ (8006094 <RCC_Delay+0x38>)
 800606a:	fba2 2303 	umull	r2, r3, r2, r3
 800606e:	0a5b      	lsrs	r3, r3, #9
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	fb02 f303 	mul.w	r3, r2, r3
 8006076:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006078:	bf00      	nop
  }
  while (Delay --);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	1e5a      	subs	r2, r3, #1
 800607e:	60fa      	str	r2, [r7, #12]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1f9      	bne.n	8006078 <RCC_Delay+0x1c>
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	bc80      	pop	{r7}
 800608e:	4770      	bx	lr
 8006090:	20000010 	.word	0x20000010
 8006094:	10624dd3 	.word	0x10624dd3

08006098 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e16d      	b.n	8006386 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a6b      	ldr	r2, [pc, #428]	@ (800625c <HAL_SPI_Init+0x1c4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d009      	beq.n	80060c8 <HAL_SPI_Init+0x30>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a69      	ldr	r2, [pc, #420]	@ (8006260 <HAL_SPI_Init+0x1c8>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d004      	beq.n	80060c8 <HAL_SPI_Init+0x30>
 80060be:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 80060c2:	4868      	ldr	r0, [pc, #416]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80060c4:	f7fa fd24 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d009      	beq.n	80060e4 <HAL_SPI_Init+0x4c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060d8:	d004      	beq.n	80060e4 <HAL_SPI_Init+0x4c>
 80060da:	f240 1159 	movw	r1, #345	@ 0x159
 80060de:	4861      	ldr	r0, [pc, #388]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80060e0:	f7fa fd16 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00e      	beq.n	800610a <HAL_SPI_Init+0x72>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f4:	d009      	beq.n	800610a <HAL_SPI_Init+0x72>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060fe:	d004      	beq.n	800610a <HAL_SPI_Init+0x72>
 8006100:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8006104:	4857      	ldr	r0, [pc, #348]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 8006106:	f7fa fd03 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006112:	d008      	beq.n	8006126 <HAL_SPI_Init+0x8e>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_SPI_Init+0x8e>
 800611c:	f240 115b 	movw	r1, #347	@ 0x15b
 8006120:	4850      	ldr	r0, [pc, #320]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 8006122:	f7fa fcf5 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800612e:	d00d      	beq.n	800614c <HAL_SPI_Init+0xb4>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d009      	beq.n	800614c <HAL_SPI_Init+0xb4>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006140:	d004      	beq.n	800614c <HAL_SPI_Init+0xb4>
 8006142:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8006146:	4847      	ldr	r0, [pc, #284]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 8006148:	f7fa fce2 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d020      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	2b08      	cmp	r3, #8
 800615a:	d01c      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	2b10      	cmp	r3, #16
 8006162:	d018      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	2b18      	cmp	r3, #24
 800616a:	d014      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2b20      	cmp	r3, #32
 8006172:	d010      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	2b28      	cmp	r3, #40	@ 0x28
 800617a:	d00c      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	69db      	ldr	r3, [r3, #28]
 8006180:	2b30      	cmp	r3, #48	@ 0x30
 8006182:	d008      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	2b38      	cmp	r3, #56	@ 0x38
 800618a:	d004      	beq.n	8006196 <HAL_SPI_Init+0xfe>
 800618c:	f240 115d 	movw	r1, #349	@ 0x15d
 8006190:	4834      	ldr	r0, [pc, #208]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 8006192:	f7fa fcbd 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d008      	beq.n	80061b0 <HAL_SPI_Init+0x118>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	2b80      	cmp	r3, #128	@ 0x80
 80061a4:	d004      	beq.n	80061b0 <HAL_SPI_Init+0x118>
 80061a6:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80061aa:	482e      	ldr	r0, [pc, #184]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80061ac:	f7fa fcb0 	bl	8000b10 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d004      	beq.n	80061c2 <HAL_SPI_Init+0x12a>
 80061b8:	f240 1161 	movw	r1, #353	@ 0x161
 80061bc:	4829      	ldr	r0, [pc, #164]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80061be:	f7fa fca7 	bl	8000b10 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d14e      	bne.n	8006268 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <HAL_SPI_Init+0x14c>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d004      	beq.n	80061e4 <HAL_SPI_Init+0x14c>
 80061da:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80061de:	4821      	ldr	r0, [pc, #132]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80061e0:	f7fa fc96 	bl	8000b10 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <HAL_SPI_Init+0x166>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d004      	beq.n	80061fe <HAL_SPI_Init+0x166>
 80061f4:	f240 1165 	movw	r1, #357	@ 0x165
 80061f8:	481a      	ldr	r0, [pc, #104]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 80061fa:	f7fa fc89 	bl	8000b10 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006206:	d125      	bne.n	8006254 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d056      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	69db      	ldr	r3, [r3, #28]
 8006214:	2b08      	cmp	r3, #8
 8006216:	d052      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	2b10      	cmp	r3, #16
 800621e:	d04e      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	69db      	ldr	r3, [r3, #28]
 8006224:	2b18      	cmp	r3, #24
 8006226:	d04a      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	2b20      	cmp	r3, #32
 800622e:	d046      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69db      	ldr	r3, [r3, #28]
 8006234:	2b28      	cmp	r3, #40	@ 0x28
 8006236:	d042      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	2b30      	cmp	r3, #48	@ 0x30
 800623e:	d03e      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	2b38      	cmp	r3, #56	@ 0x38
 8006246:	d03a      	beq.n	80062be <HAL_SPI_Init+0x226>
 8006248:	f240 1169 	movw	r1, #361	@ 0x169
 800624c:	4805      	ldr	r0, [pc, #20]	@ (8006264 <HAL_SPI_Init+0x1cc>)
 800624e:	f7fa fc5f 	bl	8000b10 <assert_failed>
 8006252:	e034      	b.n	80062be <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	61da      	str	r2, [r3, #28]
 800625a:	e030      	b.n	80062be <HAL_SPI_Init+0x226>
 800625c:	40013000 	.word	0x40013000
 8006260:	40003800 	.word	0x40003800
 8006264:	0800a908 	.word	0x0800a908
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d020      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	2b08      	cmp	r3, #8
 8006276:	d01c      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	2b10      	cmp	r3, #16
 800627e:	d018      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	2b18      	cmp	r3, #24
 8006286:	d014      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	2b20      	cmp	r3, #32
 800628e:	d010      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	69db      	ldr	r3, [r3, #28]
 8006294:	2b28      	cmp	r3, #40	@ 0x28
 8006296:	d00c      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	2b30      	cmp	r3, #48	@ 0x30
 800629e:	d008      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	69db      	ldr	r3, [r3, #28]
 80062a4:	2b38      	cmp	r3, #56	@ 0x38
 80062a6:	d004      	beq.n	80062b2 <HAL_SPI_Init+0x21a>
 80062a8:	f240 1173 	movw	r1, #371	@ 0x173
 80062ac:	4838      	ldr	r0, [pc, #224]	@ (8006390 <HAL_SPI_Init+0x2f8>)
 80062ae:	f7fa fc2f 	bl	8000b10 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d106      	bne.n	80062de <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f7fa ffc1 	bl	8001260 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2202      	movs	r2, #2
 80062e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062f4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006306:	431a      	orrs	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006310:	431a      	orrs	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006342:	ea42 0103 	orr.w	r1, r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800634a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	430a      	orrs	r2, r1
 8006354:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	0c1a      	lsrs	r2, r3, #16
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f002 0204 	and.w	r2, r2, #4
 8006364:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69da      	ldr	r2, [r3, #28]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006374:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006384:	2300      	movs	r3, #0
}
 8006386:	4618      	mov	r0, r3
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	0800a908 	.word	0x0800a908

08006394 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	603b      	str	r3, [r7, #0]
 80063a0:	4613      	mov	r3, r2
 80063a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d009      	beq.n	80063c0 <HAL_SPI_Transmit+0x2c>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063b4:	d004      	beq.n	80063c0 <HAL_SPI_Transmit+0x2c>
 80063b6:	f240 3121 	movw	r1, #801	@ 0x321
 80063ba:	4886      	ldr	r0, [pc, #536]	@ (80065d4 <HAL_SPI_Transmit+0x240>)
 80063bc:	f7fa fba8 	bl	8000b10 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063c0:	f7fb fc98 	bl	8001cf4 <HAL_GetTick>
 80063c4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80063c6:	88fb      	ldrh	r3, [r7, #6]
 80063c8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d001      	beq.n	80063da <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 80063d6:	2302      	movs	r3, #2
 80063d8:	e12c      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <HAL_SPI_Transmit+0x52>
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e124      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d101      	bne.n	80063f8 <HAL_SPI_Transmit+0x64>
 80063f4:	2302      	movs	r3, #2
 80063f6:	e11d      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2203      	movs	r2, #3
 8006404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	88fa      	ldrh	r2, [r7, #6]
 8006418:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	88fa      	ldrh	r2, [r7, #6]
 800641e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006446:	d10f      	bne.n	8006468 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006456:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006466:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006472:	2b40      	cmp	r3, #64	@ 0x40
 8006474:	d007      	beq.n	8006486 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006484:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800648e:	d152      	bne.n	8006536 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d002      	beq.n	800649e <HAL_SPI_Transmit+0x10a>
 8006498:	8b7b      	ldrh	r3, [r7, #26]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d145      	bne.n	800652a <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a2:	881a      	ldrh	r2, [r3, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ae:	1c9a      	adds	r2, r3, #2
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	3b01      	subs	r3, #1
 80064bc:	b29a      	uxth	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064c2:	e032      	b.n	800652a <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d112      	bne.n	80064f8 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d6:	881a      	ldrh	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e2:	1c9a      	adds	r2, r3, #2
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064f6:	e018      	b.n	800652a <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f8:	f7fb fbfc 	bl	8001cf4 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	429a      	cmp	r2, r3
 8006506:	d803      	bhi.n	8006510 <HAL_SPI_Transmit+0x17c>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650e:	d102      	bne.n	8006516 <HAL_SPI_Transmit+0x182>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d109      	bne.n	800652a <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e084      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1c7      	bne.n	80064c4 <HAL_SPI_Transmit+0x130>
 8006534:	e055      	b.n	80065e2 <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <HAL_SPI_Transmit+0x1b0>
 800653e:	8b7b      	ldrh	r3, [r7, #26]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d149      	bne.n	80065d8 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	330c      	adds	r3, #12
 800654e:	7812      	ldrb	r2, [r2, #0]
 8006550:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006556:	1c5a      	adds	r2, r3, #1
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006560:	b29b      	uxth	r3, r3
 8006562:	3b01      	subs	r3, #1
 8006564:	b29a      	uxth	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800656a:	e035      	b.n	80065d8 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b02      	cmp	r3, #2
 8006578:	d113      	bne.n	80065a2 <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	330c      	adds	r3, #12
 8006584:	7812      	ldrb	r2, [r2, #0]
 8006586:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	86da      	strh	r2, [r3, #54]	@ 0x36
 80065a0:	e01a      	b.n	80065d8 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065a2:	f7fb fba7 	bl	8001cf4 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d803      	bhi.n	80065ba <HAL_SPI_Transmit+0x226>
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d102      	bne.n	80065c0 <HAL_SPI_Transmit+0x22c>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10b      	bne.n	80065d8 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e02f      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
 80065d4:	0800a908 	.word	0x0800a908
    while (hspi->TxXferCount > 0U)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065dc:	b29b      	uxth	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1c4      	bne.n	800656c <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065e2:	69fa      	ldr	r2, [r7, #28]
 80065e4:	6839      	ldr	r1, [r7, #0]
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f000 fbd2 	bl	8006d90 <SPI_EndRxTxTransaction>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10a      	bne.n	8006616 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006600:	2300      	movs	r3, #0
 8006602:	617b      	str	r3, [r7, #20]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	617b      	str	r3, [r7, #20]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	617b      	str	r3, [r7, #20]
 8006614:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662a:	2b00      	cmp	r3, #0
 800662c:	d001      	beq.n	8006632 <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 8006632:	2300      	movs	r3, #0
  }
}
 8006634:	4618      	mov	r0, r3
 8006636:	3720      	adds	r7, #32
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af02      	add	r7, sp, #8
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2b01      	cmp	r3, #1
 8006656:	d001      	beq.n	800665c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006658:	2302      	movs	r3, #2
 800665a:	e104      	b.n	8006866 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006664:	d112      	bne.n	800668c <HAL_SPI_Receive+0x50>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10e      	bne.n	800668c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2204      	movs	r2, #4
 8006672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006676:	88fa      	ldrh	r2, [r7, #6]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	4613      	mov	r3, r2
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 f8f4 	bl	8006870 <HAL_SPI_TransmitReceive>
 8006688:	4603      	mov	r3, r0
 800668a:	e0ec      	b.n	8006866 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800668c:	f7fb fb32 	bl	8001cf4 <HAL_GetTick>
 8006690:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <HAL_SPI_Receive+0x62>
 8006698:	88fb      	ldrh	r3, [r7, #6]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e0e1      	b.n	8006866 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <HAL_SPI_Receive+0x74>
 80066ac:	2302      	movs	r3, #2
 80066ae:	e0da      	b.n	8006866 <HAL_SPI_Receive+0x22a>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2204      	movs	r2, #4
 80066bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	88fa      	ldrh	r2, [r7, #6]
 80066d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	88fa      	ldrh	r2, [r7, #6]
 80066d6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066fe:	d10f      	bne.n	8006720 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800670e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800671e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800672a:	2b40      	cmp	r3, #64	@ 0x40
 800672c:	d007      	beq.n	800673e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800673c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d170      	bne.n	8006828 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006746:	e035      	b.n	80067b4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	2b01      	cmp	r3, #1
 8006754:	d115      	bne.n	8006782 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f103 020c 	add.w	r2, r3, #12
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006762:	7812      	ldrb	r2, [r2, #0]
 8006764:	b2d2      	uxtb	r2, r2
 8006766:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676c:	1c5a      	adds	r2, r3, #1
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006776:	b29b      	uxth	r3, r3
 8006778:	3b01      	subs	r3, #1
 800677a:	b29a      	uxth	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006780:	e018      	b.n	80067b4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006782:	f7fb fab7 	bl	8001cf4 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	429a      	cmp	r2, r3
 8006790:	d803      	bhi.n	800679a <HAL_SPI_Receive+0x15e>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006798:	d102      	bne.n	80067a0 <HAL_SPI_Receive+0x164>
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d109      	bne.n	80067b4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e058      	b.n	8006866 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1c4      	bne.n	8006748 <HAL_SPI_Receive+0x10c>
 80067be:	e038      	b.n	8006832 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d113      	bne.n	80067f6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68da      	ldr	r2, [r3, #12]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d8:	b292      	uxth	r2, r2
 80067da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e0:	1c9a      	adds	r2, r3, #2
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067f4:	e018      	b.n	8006828 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067f6:	f7fb fa7d 	bl	8001cf4 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	429a      	cmp	r2, r3
 8006804:	d803      	bhi.n	800680e <HAL_SPI_Receive+0x1d2>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680c:	d102      	bne.n	8006814 <HAL_SPI_Receive+0x1d8>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d109      	bne.n	8006828 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e01e      	b.n	8006866 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682c:	b29b      	uxth	r3, r3
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1c6      	bne.n	80067c0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f000 fa58 	bl	8006cec <SPI_EndRxTransaction>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d002      	beq.n	8006848 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e000      	b.n	8006866 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006864:	2300      	movs	r3, #0
  }
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
	...

08006870 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08a      	sub	sp, #40	@ 0x28
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800687e:	2301      	movs	r3, #1
 8006880:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d004      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x24>
 800688a:	f44f 6195 	mov.w	r1, #1192	@ 0x4a8
 800688e:	4884      	ldr	r0, [pc, #528]	@ (8006aa0 <HAL_SPI_TransmitReceive+0x230>)
 8006890:	f7fa f93e 	bl	8000b10 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006894:	f7fb fa2e 	bl	8001cf4 <HAL_GetTick>
 8006898:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80068a8:	887b      	ldrh	r3, [r7, #2]
 80068aa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068ac:	7ffb      	ldrb	r3, [r7, #31]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d00c      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x5c>
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068b8:	d106      	bne.n	80068c8 <HAL_SPI_TransmitReceive+0x58>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d102      	bne.n	80068c8 <HAL_SPI_TransmitReceive+0x58>
 80068c2:	7ffb      	ldrb	r3, [r7, #31]
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d001      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x5c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80068c8:	2302      	movs	r3, #2
 80068ca:	e182      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d005      	beq.n	80068de <HAL_SPI_TransmitReceive+0x6e>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d002      	beq.n	80068de <HAL_SPI_TransmitReceive+0x6e>
 80068d8:	887b      	ldrh	r3, [r7, #2]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_SPI_TransmitReceive+0x72>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e177      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d101      	bne.n	80068f0 <HAL_SPI_TransmitReceive+0x80>
 80068ec:	2302      	movs	r3, #2
 80068ee:	e170      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b04      	cmp	r3, #4
 8006902:	d003      	beq.n	800690c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2205      	movs	r2, #5
 8006908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	887a      	ldrh	r2, [r7, #2]
 800691c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	887a      	ldrh	r2, [r7, #2]
 8006922:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	887a      	ldrh	r2, [r7, #2]
 800692e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	887a      	ldrh	r2, [r7, #2]
 8006934:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694c:	2b40      	cmp	r3, #64	@ 0x40
 800694e:	d007      	beq.n	8006960 <HAL_SPI_TransmitReceive+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800695e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006968:	d17e      	bne.n	8006a68 <HAL_SPI_TransmitReceive+0x1f8>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d002      	beq.n	8006978 <HAL_SPI_TransmitReceive+0x108>
 8006972:	8afb      	ldrh	r3, [r7, #22]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d16c      	bne.n	8006a52 <HAL_SPI_TransmitReceive+0x1e2>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697c:	881a      	ldrh	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006988:	1c9a      	adds	r2, r3, #2
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006992:	b29b      	uxth	r3, r3
 8006994:	3b01      	subs	r3, #1
 8006996:	b29a      	uxth	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800699c:	e059      	b.n	8006a52 <HAL_SPI_TransmitReceive+0x1e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f003 0302 	and.w	r3, r3, #2
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d11b      	bne.n	80069e4 <HAL_SPI_TransmitReceive+0x174>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d016      	beq.n	80069e4 <HAL_SPI_TransmitReceive+0x174>
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d113      	bne.n	80069e4 <HAL_SPI_TransmitReceive+0x174>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c0:	881a      	ldrh	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	1c9a      	adds	r2, r3, #2
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069e0:	2300      	movs	r3, #0
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d119      	bne.n	8006a26 <HAL_SPI_TransmitReceive+0x1b6>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d014      	beq.n	8006a26 <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68da      	ldr	r2, [r3, #12]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a06:	b292      	uxth	r2, r2
 8006a08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0e:	1c9a      	adds	r2, r3, #2
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a22:	2301      	movs	r3, #1
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a26:	f7fb f965 	bl	8001cf4 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d80d      	bhi.n	8006a52 <HAL_SPI_TransmitReceive+0x1e2>
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3c:	d009      	beq.n	8006a52 <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e0bf      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1a0      	bne.n	800699e <HAL_SPI_TransmitReceive+0x12e>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d19b      	bne.n	800699e <HAL_SPI_TransmitReceive+0x12e>
 8006a66:	e085      	b.n	8006b74 <HAL_SPI_TransmitReceive+0x304>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d002      	beq.n	8006a76 <HAL_SPI_TransmitReceive+0x206>
 8006a70:	8afb      	ldrh	r3, [r7, #22]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d174      	bne.n	8006b60 <HAL_SPI_TransmitReceive+0x2f0>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	330c      	adds	r3, #12
 8006a80:	7812      	ldrb	r2, [r2, #0]
 8006a82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a88:	1c5a      	adds	r2, r3, #1
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a9c:	e060      	b.n	8006b60 <HAL_SPI_TransmitReceive+0x2f0>
 8006a9e:	bf00      	nop
 8006aa0:	0800a908 	.word	0x0800a908
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d11c      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x27c>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d017      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x27c>
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d114      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x27c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	330c      	adds	r3, #12
 8006acc:	7812      	ldrb	r2, [r2, #0]
 8006ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad4:	1c5a      	adds	r2, r3, #1
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d119      	bne.n	8006b2e <HAL_SPI_TransmitReceive+0x2be>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d014      	beq.n	8006b2e <HAL_SPI_TransmitReceive+0x2be>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68da      	ldr	r2, [r3, #12]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b0e:	b2d2      	uxtb	r2, r2
 8006b10:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b16:	1c5a      	adds	r2, r3, #1
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b2e:	f7fb f8e1 	bl	8001cf4 <HAL_GetTick>
 8006b32:	4602      	mov	r2, r0
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d803      	bhi.n	8006b46 <HAL_SPI_TransmitReceive+0x2d6>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b44:	d102      	bne.n	8006b4c <HAL_SPI_TransmitReceive+0x2dc>
 8006b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d109      	bne.n	8006b60 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e038      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d19c      	bne.n	8006aa4 <HAL_SPI_TransmitReceive+0x234>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d197      	bne.n	8006aa4 <HAL_SPI_TransmitReceive+0x234>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b74:	6a3a      	ldr	r2, [r7, #32]
 8006b76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 f909 	bl	8006d90 <SPI_EndRxTxTransaction>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_SPI_TransmitReceive+0x326>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2220      	movs	r2, #32
 8006b88:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e01d      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10a      	bne.n	8006bb4 <HAL_SPI_TransmitReceive+0x344>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	613b      	str	r3, [r7, #16]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	613b      	str	r3, [r7, #16]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d001      	beq.n	8006bd0 <HAL_SPI_TransmitReceive+0x360>
  {
    return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e000      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x362>
  }
  else
  {
    return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
  }
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3728      	adds	r7, #40	@ 0x28
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop

08006bdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	4613      	mov	r3, r2
 8006bea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006bec:	f7fb f882 	bl	8001cf4 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf4:	1a9b      	subs	r3, r3, r2
 8006bf6:	683a      	ldr	r2, [r7, #0]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006bfc:	f7fb f87a 	bl	8001cf4 <HAL_GetTick>
 8006c00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c02:	4b39      	ldr	r3, [pc, #228]	@ (8006ce8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	015b      	lsls	r3, r3, #5
 8006c08:	0d1b      	lsrs	r3, r3, #20
 8006c0a:	69fa      	ldr	r2, [r7, #28]
 8006c0c:	fb02 f303 	mul.w	r3, r2, r3
 8006c10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c12:	e054      	b.n	8006cbe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1a:	d050      	beq.n	8006cbe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c1c:	f7fb f86a 	bl	8001cf4 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d902      	bls.n	8006c32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d13d      	bne.n	8006cae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685a      	ldr	r2, [r3, #4]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c4a:	d111      	bne.n	8006c70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c54:	d004      	beq.n	8006c60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c5e:	d107      	bne.n	8006c70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c78:	d10f      	bne.n	8006c9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e017      	b.n	8006cde <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	689a      	ldr	r2, [r3, #8]
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	bf0c      	ite	eq
 8006cce:	2301      	moveq	r3, #1
 8006cd0:	2300      	movne	r3, #0
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	79fb      	ldrb	r3, [r7, #7]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d19b      	bne.n	8006c14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3720      	adds	r7, #32
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	20000010 	.word	0x20000010

08006cec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af02      	add	r7, sp, #8
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d00:	d111      	bne.n	8006d26 <SPI_EndRxTransaction+0x3a>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d0a:	d004      	beq.n	8006d16 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d14:	d107      	bne.n	8006d26 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d24:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d2e:	d117      	bne.n	8006d60 <SPI_EndRxTransaction+0x74>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d38:	d112      	bne.n	8006d60 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2200      	movs	r2, #0
 8006d42:	2101      	movs	r1, #1
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f7ff ff49 	bl	8006bdc <SPI_WaitFlagStateUntilTimeout>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d01a      	beq.n	8006d86 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d54:	f043 0220 	orr.w	r2, r3, #32
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e013      	b.n	8006d88 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2200      	movs	r2, #0
 8006d68:	2180      	movs	r1, #128	@ 0x80
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7ff ff36 	bl	8006bdc <SPI_WaitFlagStateUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d007      	beq.n	8006d86 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7a:	f043 0220 	orr.w	r2, r3, #32
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e000      	b.n	8006d88 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af02      	add	r7, sp, #8
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2201      	movs	r2, #1
 8006da4:	2102      	movs	r1, #2
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f7ff ff18 	bl	8006bdc <SPI_WaitFlagStateUntilTimeout>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006db6:	f043 0220 	orr.w	r2, r3, #32
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e013      	b.n	8006dea <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2180      	movs	r1, #128	@ 0x80
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f7ff ff05 	bl	8006bdc <SPI_WaitFlagStateUntilTimeout>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d007      	beq.n	8006de8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ddc:	f043 0220 	orr.w	r2, r3, #32
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e000      	b.n	8006dea <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
	...

08006df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e0a1      	b.n	8006f4a <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a52      	ldr	r2, [pc, #328]	@ (8006f54 <HAL_TIM_Base_Init+0x160>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d013      	beq.n	8006e38 <HAL_TIM_Base_Init+0x44>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e18:	d00e      	beq.n	8006e38 <HAL_TIM_Base_Init+0x44>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a4e      	ldr	r2, [pc, #312]	@ (8006f58 <HAL_TIM_Base_Init+0x164>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d009      	beq.n	8006e38 <HAL_TIM_Base_Init+0x44>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a4c      	ldr	r2, [pc, #304]	@ (8006f5c <HAL_TIM_Base_Init+0x168>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d004      	beq.n	8006e38 <HAL_TIM_Base_Init+0x44>
 8006e2e:	f240 1113 	movw	r1, #275	@ 0x113
 8006e32:	484b      	ldr	r0, [pc, #300]	@ (8006f60 <HAL_TIM_Base_Init+0x16c>)
 8006e34:	f7f9 fe6c 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d014      	beq.n	8006e6a <HAL_TIM_Base_Init+0x76>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	2b10      	cmp	r3, #16
 8006e46:	d010      	beq.n	8006e6a <HAL_TIM_Base_Init+0x76>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	2b20      	cmp	r3, #32
 8006e4e:	d00c      	beq.n	8006e6a <HAL_TIM_Base_Init+0x76>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	2b40      	cmp	r3, #64	@ 0x40
 8006e56:	d008      	beq.n	8006e6a <HAL_TIM_Base_Init+0x76>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	2b60      	cmp	r3, #96	@ 0x60
 8006e5e:	d004      	beq.n	8006e6a <HAL_TIM_Base_Init+0x76>
 8006e60:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8006e64:	483e      	ldr	r0, [pc, #248]	@ (8006f60 <HAL_TIM_Base_Init+0x16c>)
 8006e66:	f7f9 fe53 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00e      	beq.n	8006e90 <HAL_TIM_Base_Init+0x9c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e7a:	d009      	beq.n	8006e90 <HAL_TIM_Base_Init+0x9c>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e84:	d004      	beq.n	8006e90 <HAL_TIM_Base_Init+0x9c>
 8006e86:	f240 1115 	movw	r1, #277	@ 0x115
 8006e8a:	4835      	ldr	r0, [pc, #212]	@ (8006f60 <HAL_TIM_Base_Init+0x16c>)
 8006e8c:	f7f9 fe40 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d004      	beq.n	8006ea2 <HAL_TIM_Base_Init+0xae>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ea0:	d304      	bcc.n	8006eac <HAL_TIM_Base_Init+0xb8>
 8006ea2:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006ea6:	482e      	ldr	r0, [pc, #184]	@ (8006f60 <HAL_TIM_Base_Init+0x16c>)
 8006ea8:	f7f9 fe32 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d008      	beq.n	8006ec6 <HAL_TIM_Base_Init+0xd2>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	2b80      	cmp	r3, #128	@ 0x80
 8006eba:	d004      	beq.n	8006ec6 <HAL_TIM_Base_Init+0xd2>
 8006ebc:	f240 1117 	movw	r1, #279	@ 0x117
 8006ec0:	4827      	ldr	r0, [pc, #156]	@ (8006f60 <HAL_TIM_Base_Init+0x16c>)
 8006ec2:	f7f9 fe25 	bl	8000b10 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d106      	bne.n	8006ee0 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f842 	bl	8006f64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	3304      	adds	r3, #4
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	f000 f9c0 	bl	8007278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	40012c00 	.word	0x40012c00
 8006f58:	40000400 	.word	0x40000400
 8006f5c:	40000800 	.word	0x40000800
 8006f60:	0800a940 	.word	0x0800a940

08006f64 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bc80      	pop	{r7}
 8006f74:	4770      	bx	lr
	...

08006f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a2e      	ldr	r2, [pc, #184]	@ (8007040 <HAL_TIM_Base_Start_IT+0xc8>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d013      	beq.n	8006fb2 <HAL_TIM_Base_Start_IT+0x3a>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f92:	d00e      	beq.n	8006fb2 <HAL_TIM_Base_Start_IT+0x3a>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a2a      	ldr	r2, [pc, #168]	@ (8007044 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d009      	beq.n	8006fb2 <HAL_TIM_Base_Start_IT+0x3a>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a29      	ldr	r2, [pc, #164]	@ (8007048 <HAL_TIM_Base_Start_IT+0xd0>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d004      	beq.n	8006fb2 <HAL_TIM_Base_Start_IT+0x3a>
 8006fa8:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8006fac:	4827      	ldr	r0, [pc, #156]	@ (800704c <HAL_TIM_Base_Start_IT+0xd4>)
 8006fae:	f7f9 fdaf 	bl	8000b10 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d001      	beq.n	8006fc2 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e03a      	b.n	8007038 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68da      	ldr	r2, [r3, #12]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f042 0201 	orr.w	r2, r2, #1
 8006fd8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a18      	ldr	r2, [pc, #96]	@ (8007040 <HAL_TIM_Base_Start_IT+0xc8>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d00e      	beq.n	8007002 <HAL_TIM_Base_Start_IT+0x8a>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fec:	d009      	beq.n	8007002 <HAL_TIM_Base_Start_IT+0x8a>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a14      	ldr	r2, [pc, #80]	@ (8007044 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d004      	beq.n	8007002 <HAL_TIM_Base_Start_IT+0x8a>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a12      	ldr	r2, [pc, #72]	@ (8007048 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d111      	bne.n	8007026 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f003 0307 	and.w	r3, r3, #7
 800700c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2b06      	cmp	r3, #6
 8007012:	d010      	beq.n	8007036 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0201 	orr.w	r2, r2, #1
 8007022:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007024:	e007      	b.n	8007036 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f042 0201 	orr.w	r2, r2, #1
 8007034:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3710      	adds	r7, #16
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	40012c00 	.word	0x40012c00
 8007044:	40000400 	.word	0x40000400
 8007048:	40000800 	.word	0x40000800
 800704c:	0800a940 	.word	0x0800a940

08007050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d020      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b00      	cmp	r3, #0
 800707a:	d01b      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f06f 0202 	mvn.w	r2, #2
 8007084:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	f003 0303 	and.w	r3, r3, #3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d003      	beq.n	80070a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f8d1 	bl	8007242 <HAL_TIM_IC_CaptureCallback>
 80070a0:	e005      	b.n	80070ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f8c4 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f8d3 	bl	8007254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f003 0304 	and.w	r3, r3, #4
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d020      	beq.n	8007100 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d01b      	beq.n	8007100 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f06f 0204 	mvn.w	r2, #4
 80070d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2202      	movs	r2, #2
 80070d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 f8ab 	bl	8007242 <HAL_TIM_IC_CaptureCallback>
 80070ec:	e005      	b.n	80070fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f89e 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 f8ad 	bl	8007254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 0308 	and.w	r3, r3, #8
 8007106:	2b00      	cmp	r3, #0
 8007108:	d020      	beq.n	800714c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b00      	cmp	r3, #0
 8007112:	d01b      	beq.n	800714c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0208 	mvn.w	r2, #8
 800711c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2204      	movs	r2, #4
 8007122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 f885 	bl	8007242 <HAL_TIM_IC_CaptureCallback>
 8007138:	e005      	b.n	8007146 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f878 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f887 	bl	8007254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	f003 0310 	and.w	r3, r3, #16
 8007152:	2b00      	cmp	r3, #0
 8007154:	d020      	beq.n	8007198 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	d01b      	beq.n	8007198 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f06f 0210 	mvn.w	r2, #16
 8007168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2208      	movs	r2, #8
 800716e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f85f 	bl	8007242 <HAL_TIM_IC_CaptureCallback>
 8007184:	e005      	b.n	8007192 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f852 	bl	8007230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f861 	bl	8007254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00c      	beq.n	80071bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d007      	beq.n	80071bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f06f 0201 	mvn.w	r2, #1
 80071b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7f9 fc92 	bl	8000ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00c      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d007      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80071d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f8c3 	bl	8007366 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f831 	bl	8007266 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00c      	beq.n	8007228 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f003 0320 	and.w	r3, r3, #32
 8007214:	2b00      	cmp	r3, #0
 8007216:	d007      	beq.n	8007228 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f06f 0220 	mvn.w	r2, #32
 8007220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f896 	bl	8007354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007228:	bf00      	nop
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	bc80      	pop	{r7}
 8007240:	4770      	bx	lr

08007242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007242:	b480      	push	{r7}
 8007244:	b083      	sub	sp, #12
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800724a:	bf00      	nop
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	bc80      	pop	{r7}
 8007252:	4770      	bx	lr

08007254 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	bc80      	pop	{r7}
 8007264:	4770      	bx	lr

08007266 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007266:	b480      	push	{r7}
 8007268:	b083      	sub	sp, #12
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	bc80      	pop	{r7}
 8007276:	4770      	bx	lr

08007278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007278:	b480      	push	{r7}
 800727a:	b085      	sub	sp, #20
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	4a2f      	ldr	r2, [pc, #188]	@ (8007348 <TIM_Base_SetConfig+0xd0>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d00b      	beq.n	80072a8 <TIM_Base_SetConfig+0x30>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007296:	d007      	beq.n	80072a8 <TIM_Base_SetConfig+0x30>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a2c      	ldr	r2, [pc, #176]	@ (800734c <TIM_Base_SetConfig+0xd4>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d003      	beq.n	80072a8 <TIM_Base_SetConfig+0x30>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a2b      	ldr	r2, [pc, #172]	@ (8007350 <TIM_Base_SetConfig+0xd8>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d108      	bne.n	80072ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a22      	ldr	r2, [pc, #136]	@ (8007348 <TIM_Base_SetConfig+0xd0>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d00b      	beq.n	80072da <TIM_Base_SetConfig+0x62>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072c8:	d007      	beq.n	80072da <TIM_Base_SetConfig+0x62>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	4a1f      	ldr	r2, [pc, #124]	@ (800734c <TIM_Base_SetConfig+0xd4>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d003      	beq.n	80072da <TIM_Base_SetConfig+0x62>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a1e      	ldr	r2, [pc, #120]	@ (8007350 <TIM_Base_SetConfig+0xd8>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d108      	bne.n	80072ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	68fa      	ldr	r2, [r7, #12]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	689a      	ldr	r2, [r3, #8]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a0d      	ldr	r2, [pc, #52]	@ (8007348 <TIM_Base_SetConfig+0xd0>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d103      	bne.n	8007320 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	691a      	ldr	r2, [r3, #16]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	d005      	beq.n	800733e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f023 0201 	bic.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	611a      	str	r2, [r3, #16]
  }
}
 800733e:	bf00      	nop
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	bc80      	pop	{r7}
 8007346:	4770      	bx	lr
 8007348:	40012c00 	.word	0x40012c00
 800734c:	40000400 	.word	0x40000400
 8007350:	40000800 	.word	0x40000800

08007354 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	bc80      	pop	{r7}
 8007364:	4770      	bx	lr

08007366 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007366:	b480      	push	{r7}
 8007368:	b083      	sub	sp, #12
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800736e:	bf00      	nop
 8007370:	370c      	adds	r7, #12
 8007372:	46bd      	mov	sp, r7
 8007374:	bc80      	pop	{r7}
 8007376:	4770      	bx	lr

08007378 <__NVIC_SetPriority>:
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	4603      	mov	r3, r0
 8007380:	6039      	str	r1, [r7, #0]
 8007382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007388:	2b00      	cmp	r3, #0
 800738a:	db0a      	blt.n	80073a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	b2da      	uxtb	r2, r3
 8007390:	490c      	ldr	r1, [pc, #48]	@ (80073c4 <__NVIC_SetPriority+0x4c>)
 8007392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007396:	0112      	lsls	r2, r2, #4
 8007398:	b2d2      	uxtb	r2, r2
 800739a:	440b      	add	r3, r1
 800739c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80073a0:	e00a      	b.n	80073b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	b2da      	uxtb	r2, r3
 80073a6:	4908      	ldr	r1, [pc, #32]	@ (80073c8 <__NVIC_SetPriority+0x50>)
 80073a8:	79fb      	ldrb	r3, [r7, #7]
 80073aa:	f003 030f 	and.w	r3, r3, #15
 80073ae:	3b04      	subs	r3, #4
 80073b0:	0112      	lsls	r2, r2, #4
 80073b2:	b2d2      	uxtb	r2, r2
 80073b4:	440b      	add	r3, r1
 80073b6:	761a      	strb	r2, [r3, #24]
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	e000e100 	.word	0xe000e100
 80073c8:	e000ed00 	.word	0xe000ed00

080073cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80073cc:	b580      	push	{r7, lr}
 80073ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80073d0:	4b05      	ldr	r3, [pc, #20]	@ (80073e8 <SysTick_Handler+0x1c>)
 80073d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80073d4:	f001 ffa0 	bl	8009318 <xTaskGetSchedulerState>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d001      	beq.n	80073e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80073de:	f002 fe43 	bl	800a068 <xPortSysTickHandler>
  }
}
 80073e2:	bf00      	nop
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	e000e010 	.word	0xe000e010

080073ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80073ec:	b580      	push	{r7, lr}
 80073ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80073f0:	2100      	movs	r1, #0
 80073f2:	f06f 0004 	mvn.w	r0, #4
 80073f6:	f7ff ffbf 	bl	8007378 <__NVIC_SetPriority>
#endif
}
 80073fa:	bf00      	nop
 80073fc:	bd80      	pop	{r7, pc}
	...

08007400 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007406:	f3ef 8305 	mrs	r3, IPSR
 800740a:	603b      	str	r3, [r7, #0]
  return(result);
 800740c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800740e:	2b00      	cmp	r3, #0
 8007410:	d003      	beq.n	800741a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007412:	f06f 0305 	mvn.w	r3, #5
 8007416:	607b      	str	r3, [r7, #4]
 8007418:	e00c      	b.n	8007434 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800741a:	4b09      	ldr	r3, [pc, #36]	@ (8007440 <osKernelInitialize+0x40>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d105      	bne.n	800742e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007422:	4b07      	ldr	r3, [pc, #28]	@ (8007440 <osKernelInitialize+0x40>)
 8007424:	2201      	movs	r2, #1
 8007426:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007428:	2300      	movs	r3, #0
 800742a:	607b      	str	r3, [r7, #4]
 800742c:	e002      	b.n	8007434 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800742e:	f04f 33ff 	mov.w	r3, #4294967295
 8007432:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007434:	687b      	ldr	r3, [r7, #4]
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr
 8007440:	200006c8 	.word	0x200006c8

08007444 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800744a:	f3ef 8305 	mrs	r3, IPSR
 800744e:	603b      	str	r3, [r7, #0]
  return(result);
 8007450:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007456:	f06f 0305 	mvn.w	r3, #5
 800745a:	607b      	str	r3, [r7, #4]
 800745c:	e010      	b.n	8007480 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800745e:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <osKernelStart+0x48>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d109      	bne.n	800747a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007466:	f7ff ffc1 	bl	80073ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800746a:	4b08      	ldr	r3, [pc, #32]	@ (800748c <osKernelStart+0x48>)
 800746c:	2202      	movs	r2, #2
 800746e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007470:	f001 faf2 	bl	8008a58 <vTaskStartScheduler>
      stat = osOK;
 8007474:	2300      	movs	r3, #0
 8007476:	607b      	str	r3, [r7, #4]
 8007478:	e002      	b.n	8007480 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800747a:	f04f 33ff 	mov.w	r3, #4294967295
 800747e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007480:	687b      	ldr	r3, [r7, #4]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	200006c8 	.word	0x200006c8

08007490 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007490:	b580      	push	{r7, lr}
 8007492:	b08e      	sub	sp, #56	@ 0x38
 8007494:	af04      	add	r7, sp, #16
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800749c:	2300      	movs	r3, #0
 800749e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074a0:	f3ef 8305 	mrs	r3, IPSR
 80074a4:	617b      	str	r3, [r7, #20]
  return(result);
 80074a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d17e      	bne.n	80075aa <osThreadNew+0x11a>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d07b      	beq.n	80075aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80074b2:	2380      	movs	r3, #128	@ 0x80
 80074b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80074b6:	2318      	movs	r3, #24
 80074b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80074ba:	2300      	movs	r3, #0
 80074bc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80074be:	f04f 33ff 	mov.w	r3, #4294967295
 80074c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d045      	beq.n	8007556 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d002      	beq.n	80074d8 <osThreadNew+0x48>
        name = attr->name;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d008      	beq.n	80074fe <osThreadNew+0x6e>
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	2b38      	cmp	r3, #56	@ 0x38
 80074f0:	d805      	bhi.n	80074fe <osThreadNew+0x6e>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <osThreadNew+0x72>
        return (NULL);
 80074fe:	2300      	movs	r3, #0
 8007500:	e054      	b.n	80075ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	695b      	ldr	r3, [r3, #20]
 800750e:	089b      	lsrs	r3, r3, #2
 8007510:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00e      	beq.n	8007538 <osThreadNew+0xa8>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	2ba7      	cmp	r3, #167	@ 0xa7
 8007520:	d90a      	bls.n	8007538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007526:	2b00      	cmp	r3, #0
 8007528:	d006      	beq.n	8007538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d002      	beq.n	8007538 <osThreadNew+0xa8>
        mem = 1;
 8007532:	2301      	movs	r3, #1
 8007534:	61bb      	str	r3, [r7, #24]
 8007536:	e010      	b.n	800755a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10c      	bne.n	800755a <osThreadNew+0xca>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d108      	bne.n	800755a <osThreadNew+0xca>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d104      	bne.n	800755a <osThreadNew+0xca>
          mem = 0;
 8007550:	2300      	movs	r3, #0
 8007552:	61bb      	str	r3, [r7, #24]
 8007554:	e001      	b.n	800755a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d110      	bne.n	8007582 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007568:	9202      	str	r2, [sp, #8]
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	6a3a      	ldr	r2, [r7, #32]
 8007574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f001 f806 	bl	8008588 <xTaskCreateStatic>
 800757c:	4603      	mov	r3, r0
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	e013      	b.n	80075aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d110      	bne.n	80075aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	b29a      	uxth	r2, r3
 800758c:	f107 0310 	add.w	r3, r7, #16
 8007590:	9301      	str	r3, [sp, #4]
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f001 f854 	bl	8008648 <xTaskCreate>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d001      	beq.n	80075aa <osThreadNew+0x11a>
            hTask = NULL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80075aa:	693b      	ldr	r3, [r7, #16]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3728      	adds	r7, #40	@ 0x28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075bc:	f3ef 8305 	mrs	r3, IPSR
 80075c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80075c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <osDelay+0x1c>
    stat = osErrorISR;
 80075c8:	f06f 0305 	mvn.w	r3, #5
 80075cc:	60fb      	str	r3, [r7, #12]
 80075ce:	e007      	b.n	80075e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f001 fa06 	bl	80089ec <vTaskDelay>
    }
  }

  return (stat);
 80075e0:	68fb      	ldr	r3, [r7, #12]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
	...

080075ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4a06      	ldr	r2, [pc, #24]	@ (8007614 <vApplicationGetIdleTaskMemory+0x28>)
 80075fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	4a05      	ldr	r2, [pc, #20]	@ (8007618 <vApplicationGetIdleTaskMemory+0x2c>)
 8007602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2280      	movs	r2, #128	@ 0x80
 8007608:	601a      	str	r2, [r3, #0]
}
 800760a:	bf00      	nop
 800760c:	3714      	adds	r7, #20
 800760e:	46bd      	mov	sp, r7
 8007610:	bc80      	pop	{r7}
 8007612:	4770      	bx	lr
 8007614:	200006cc 	.word	0x200006cc
 8007618:	20000774 	.word	0x20000774

0800761c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	4a07      	ldr	r2, [pc, #28]	@ (8007648 <vApplicationGetTimerTaskMemory+0x2c>)
 800762c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	4a06      	ldr	r2, [pc, #24]	@ (800764c <vApplicationGetTimerTaskMemory+0x30>)
 8007632:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800763a:	601a      	str	r2, [r3, #0]
}
 800763c:	bf00      	nop
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	bc80      	pop	{r7}
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	20000974 	.word	0x20000974
 800764c:	20000a1c 	.word	0x20000a1c

08007650 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f103 0208 	add.w	r2, r3, #8
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f04f 32ff 	mov.w	r2, #4294967295
 8007668:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f103 0208 	add.w	r2, r3, #8
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f103 0208 	add.w	r2, r3, #8
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr

0800768e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800768e:	b480      	push	{r7}
 8007690:	b083      	sub	sp, #12
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bc80      	pop	{r7}
 80076a4:	4770      	bx	lr

080076a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076a6:	b480      	push	{r7}
 80076a8:	b085      	sub	sp, #20
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
 80076ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	689a      	ldr	r2, [r3, #8]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	683a      	ldr	r2, [r7, #0]
 80076ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	1c5a      	adds	r2, r3, #1
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	601a      	str	r2, [r3, #0]
}
 80076e2:	bf00      	nop
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bc80      	pop	{r7}
 80076ea:	4770      	bx	lr

080076ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007702:	d103      	bne.n	800770c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	60fb      	str	r3, [r7, #12]
 800770a:	e00c      	b.n	8007726 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	3308      	adds	r3, #8
 8007710:	60fb      	str	r3, [r7, #12]
 8007712:	e002      	b.n	800771a <vListInsert+0x2e>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	429a      	cmp	r2, r3
 8007724:	d2f6      	bcs.n	8007714 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	685a      	ldr	r2, [r3, #4]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	683a      	ldr	r2, [r7, #0]
 8007740:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	1c5a      	adds	r2, r3, #1
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	601a      	str	r2, [r3, #0]
}
 8007752:	bf00      	nop
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	bc80      	pop	{r7}
 800775a:	4770      	bx	lr

0800775c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6892      	ldr	r2, [r2, #8]
 8007772:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	6852      	ldr	r2, [r2, #4]
 800777c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	429a      	cmp	r2, r3
 8007786:	d103      	bne.n	8007790 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	1e5a      	subs	r2, r3, #1
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bc80      	pop	{r7}
 80077ac:	4770      	bx	lr
	...

080077b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10b      	bne.n	80077dc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077d6:	bf00      	nop
 80077d8:	bf00      	nop
 80077da:	e7fd      	b.n	80077d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077dc:	f002 fbc6 	bl	8009f6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e8:	68f9      	ldr	r1, [r7, #12]
 80077ea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077ec:	fb01 f303 	mul.w	r3, r1, r3
 80077f0:	441a      	add	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800780c:	3b01      	subs	r3, #1
 800780e:	68f9      	ldr	r1, [r7, #12]
 8007810:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007812:	fb01 f303 	mul.w	r3, r1, r3
 8007816:	441a      	add	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	22ff      	movs	r2, #255	@ 0xff
 8007820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	22ff      	movs	r2, #255	@ 0xff
 8007828:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d114      	bne.n	800785c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d01a      	beq.n	8007870 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	3310      	adds	r3, #16
 800783e:	4618      	mov	r0, r3
 8007840:	f001 fba4 	bl	8008f8c <xTaskRemoveFromEventList>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d012      	beq.n	8007870 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800784a:	4b0d      	ldr	r3, [pc, #52]	@ (8007880 <xQueueGenericReset+0xd0>)
 800784c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	e009      	b.n	8007870 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3310      	adds	r3, #16
 8007860:	4618      	mov	r0, r3
 8007862:	f7ff fef5 	bl	8007650 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3324      	adds	r3, #36	@ 0x24
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff fef0 	bl	8007650 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007870:	f002 fbac 	bl	8009fcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007874:	2301      	movs	r3, #1
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
 800787e:	bf00      	nop
 8007880:	e000ed04 	.word	0xe000ed04

08007884 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007884:	b580      	push	{r7, lr}
 8007886:	b08e      	sub	sp, #56	@ 0x38
 8007888:	af02      	add	r7, sp, #8
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
 8007890:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10b      	bne.n	80078b0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078aa:	bf00      	nop
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10b      	bne.n	80078ce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078c8:	bf00      	nop
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d002      	beq.n	80078da <xQueueGenericCreateStatic+0x56>
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <xQueueGenericCreateStatic+0x5a>
 80078da:	2301      	movs	r3, #1
 80078dc:	e000      	b.n	80078e0 <xQueueGenericCreateStatic+0x5c>
 80078de:	2300      	movs	r3, #0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10b      	bne.n	80078fc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	623b      	str	r3, [r7, #32]
}
 80078f6:	bf00      	nop
 80078f8:	bf00      	nop
 80078fa:	e7fd      	b.n	80078f8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d102      	bne.n	8007908 <xQueueGenericCreateStatic+0x84>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <xQueueGenericCreateStatic+0x88>
 8007908:	2301      	movs	r3, #1
 800790a:	e000      	b.n	800790e <xQueueGenericCreateStatic+0x8a>
 800790c:	2300      	movs	r3, #0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d10b      	bne.n	800792a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007916:	f383 8811 	msr	BASEPRI, r3
 800791a:	f3bf 8f6f 	isb	sy
 800791e:	f3bf 8f4f 	dsb	sy
 8007922:	61fb      	str	r3, [r7, #28]
}
 8007924:	bf00      	nop
 8007926:	bf00      	nop
 8007928:	e7fd      	b.n	8007926 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800792a:	2350      	movs	r3, #80	@ 0x50
 800792c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b50      	cmp	r3, #80	@ 0x50
 8007932:	d00b      	beq.n	800794c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007938:	f383 8811 	msr	BASEPRI, r3
 800793c:	f3bf 8f6f 	isb	sy
 8007940:	f3bf 8f4f 	dsb	sy
 8007944:	61bb      	str	r3, [r7, #24]
}
 8007946:	bf00      	nop
 8007948:	bf00      	nop
 800794a:	e7fd      	b.n	8007948 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800794c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00d      	beq.n	8007974 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007960:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	4613      	mov	r3, r2
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	68b9      	ldr	r1, [r7, #8]
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f000 f840 	bl	80079f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007976:	4618      	mov	r0, r3
 8007978:	3730      	adds	r7, #48	@ 0x30
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}

0800797e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800797e:	b580      	push	{r7, lr}
 8007980:	b08a      	sub	sp, #40	@ 0x28
 8007982:	af02      	add	r7, sp, #8
 8007984:	60f8      	str	r0, [r7, #12]
 8007986:	60b9      	str	r1, [r7, #8]
 8007988:	4613      	mov	r3, r2
 800798a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10b      	bne.n	80079aa <xQueueGenericCreate+0x2c>
	__asm volatile
 8007992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007996:	f383 8811 	msr	BASEPRI, r3
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	613b      	str	r3, [r7, #16]
}
 80079a4:	bf00      	nop
 80079a6:	bf00      	nop
 80079a8:	e7fd      	b.n	80079a6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	fb02 f303 	mul.w	r3, r2, r3
 80079b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	3350      	adds	r3, #80	@ 0x50
 80079b8:	4618      	mov	r0, r3
 80079ba:	f002 fbd9 	bl	800a170 <pvPortMalloc>
 80079be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d011      	beq.n	80079ea <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	3350      	adds	r3, #80	@ 0x50
 80079ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079d8:	79fa      	ldrb	r2, [r7, #7]
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	4613      	mov	r3, r2
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	68b9      	ldr	r1, [r7, #8]
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f000 f805 	bl	80079f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079ea:	69bb      	ldr	r3, [r7, #24]
	}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3720      	adds	r7, #32
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
 8007a00:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d103      	bne.n	8007a10 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	e002      	b.n	8007a16 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a22:	2101      	movs	r1, #1
 8007a24:	69b8      	ldr	r0, [r7, #24]
 8007a26:	f7ff fec3 	bl	80077b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	78fa      	ldrb	r2, [r7, #3]
 8007a2e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a32:	bf00      	nop
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
	...

08007a3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08e      	sub	sp, #56	@ 0x38
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
 8007a48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10b      	bne.n	8007a70 <xQueueGenericSend+0x34>
	__asm volatile
 8007a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a5c:	f383 8811 	msr	BASEPRI, r3
 8007a60:	f3bf 8f6f 	isb	sy
 8007a64:	f3bf 8f4f 	dsb	sy
 8007a68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a6a:	bf00      	nop
 8007a6c:	bf00      	nop
 8007a6e:	e7fd      	b.n	8007a6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d103      	bne.n	8007a7e <xQueueGenericSend+0x42>
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d101      	bne.n	8007a82 <xQueueGenericSend+0x46>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e000      	b.n	8007a84 <xQueueGenericSend+0x48>
 8007a82:	2300      	movs	r3, #0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10b      	bne.n	8007aa0 <xQueueGenericSend+0x64>
	__asm volatile
 8007a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8c:	f383 8811 	msr	BASEPRI, r3
 8007a90:	f3bf 8f6f 	isb	sy
 8007a94:	f3bf 8f4f 	dsb	sy
 8007a98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a9a:	bf00      	nop
 8007a9c:	bf00      	nop
 8007a9e:	e7fd      	b.n	8007a9c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d103      	bne.n	8007aae <xQueueGenericSend+0x72>
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d101      	bne.n	8007ab2 <xQueueGenericSend+0x76>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <xQueueGenericSend+0x78>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10b      	bne.n	8007ad0 <xQueueGenericSend+0x94>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	623b      	str	r3, [r7, #32]
}
 8007aca:	bf00      	nop
 8007acc:	bf00      	nop
 8007ace:	e7fd      	b.n	8007acc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ad0:	f001 fc22 	bl	8009318 <xTaskGetSchedulerState>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d102      	bne.n	8007ae0 <xQueueGenericSend+0xa4>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d101      	bne.n	8007ae4 <xQueueGenericSend+0xa8>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e000      	b.n	8007ae6 <xQueueGenericSend+0xaa>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10b      	bne.n	8007b02 <xQueueGenericSend+0xc6>
	__asm volatile
 8007aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aee:	f383 8811 	msr	BASEPRI, r3
 8007af2:	f3bf 8f6f 	isb	sy
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	61fb      	str	r3, [r7, #28]
}
 8007afc:	bf00      	nop
 8007afe:	bf00      	nop
 8007b00:	e7fd      	b.n	8007afe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b02:	f002 fa33 	bl	8009f6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d302      	bcc.n	8007b18 <xQueueGenericSend+0xdc>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d129      	bne.n	8007b6c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	68b9      	ldr	r1, [r7, #8]
 8007b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b1e:	f000 fbc6 	bl	80082ae <prvCopyDataToQueue>
 8007b22:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d010      	beq.n	8007b4e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	3324      	adds	r3, #36	@ 0x24
 8007b30:	4618      	mov	r0, r3
 8007b32:	f001 fa2b 	bl	8008f8c <xTaskRemoveFromEventList>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d013      	beq.n	8007b64 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8007c3c <xQueueGenericSend+0x200>)
 8007b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	e00a      	b.n	8007b64 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d007      	beq.n	8007b64 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b54:	4b39      	ldr	r3, [pc, #228]	@ (8007c3c <xQueueGenericSend+0x200>)
 8007b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b64:	f002 fa32 	bl	8009fcc <vPortExitCritical>
				return pdPASS;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e063      	b.n	8007c34 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d103      	bne.n	8007b7a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b72:	f002 fa2b 	bl	8009fcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b76:	2300      	movs	r3, #0
 8007b78:	e05c      	b.n	8007c34 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d106      	bne.n	8007b8e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b80:	f107 0314 	add.w	r3, r7, #20
 8007b84:	4618      	mov	r0, r3
 8007b86:	f001 fa65 	bl	8009054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b8e:	f002 fa1d 	bl	8009fcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b92:	f000 ffd1 	bl	8008b38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b96:	f002 f9e9 	bl	8009f6c <vPortEnterCritical>
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ba0:	b25b      	sxtb	r3, r3
 8007ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba6:	d103      	bne.n	8007bb0 <xQueueGenericSend+0x174>
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bb6:	b25b      	sxtb	r3, r3
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d103      	bne.n	8007bc6 <xQueueGenericSend+0x18a>
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bc6:	f002 fa01 	bl	8009fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bca:	1d3a      	adds	r2, r7, #4
 8007bcc:	f107 0314 	add.w	r3, r7, #20
 8007bd0:	4611      	mov	r1, r2
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f001 fa54 	bl	8009080 <xTaskCheckForTimeOut>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d124      	bne.n	8007c28 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007be0:	f000 fc5d 	bl	800849e <prvIsQueueFull>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d018      	beq.n	8007c1c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	3310      	adds	r3, #16
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	4611      	mov	r1, r2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f001 f978 	bl	8008ee8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bfa:	f000 fbe8 	bl	80083ce <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bfe:	f000 ffa9 	bl	8008b54 <xTaskResumeAll>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f47f af7c 	bne.w	8007b02 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <xQueueGenericSend+0x200>)
 8007c0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	e772      	b.n	8007b02 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007c1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c1e:	f000 fbd6 	bl	80083ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c22:	f000 ff97 	bl	8008b54 <xTaskResumeAll>
 8007c26:	e76c      	b.n	8007b02 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c2a:	f000 fbd0 	bl	80083ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c2e:	f000 ff91 	bl	8008b54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3738      	adds	r7, #56	@ 0x38
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed04 	.word	0xe000ed04

08007c40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b090      	sub	sp, #64	@ 0x40
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10b      	bne.n	8007c70 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d103      	bne.n	8007c7e <xQueueGenericSendFromISR+0x3e>
 8007c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <xQueueGenericSendFromISR+0x42>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e000      	b.n	8007c84 <xQueueGenericSendFromISR+0x44>
 8007c82:	2300      	movs	r3, #0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d10b      	bne.n	8007ca0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8c:	f383 8811 	msr	BASEPRI, r3
 8007c90:	f3bf 8f6f 	isb	sy
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c9a:	bf00      	nop
 8007c9c:	bf00      	nop
 8007c9e:	e7fd      	b.n	8007c9c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d103      	bne.n	8007cae <xQueueGenericSendFromISR+0x6e>
 8007ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d101      	bne.n	8007cb2 <xQueueGenericSendFromISR+0x72>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e000      	b.n	8007cb4 <xQueueGenericSendFromISR+0x74>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d10b      	bne.n	8007cd0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cbc:	f383 8811 	msr	BASEPRI, r3
 8007cc0:	f3bf 8f6f 	isb	sy
 8007cc4:	f3bf 8f4f 	dsb	sy
 8007cc8:	623b      	str	r3, [r7, #32]
}
 8007cca:	bf00      	nop
 8007ccc:	bf00      	nop
 8007cce:	e7fd      	b.n	8007ccc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cd0:	f002 fa0e 	bl	800a0f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007cd4:	f3ef 8211 	mrs	r2, BASEPRI
 8007cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cdc:	f383 8811 	msr	BASEPRI, r3
 8007ce0:	f3bf 8f6f 	isb	sy
 8007ce4:	f3bf 8f4f 	dsb	sy
 8007ce8:	61fa      	str	r2, [r7, #28]
 8007cea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007cec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d302      	bcc.n	8007d02 <xQueueGenericSendFromISR+0xc2>
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d12f      	bne.n	8007d62 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	68b9      	ldr	r1, [r7, #8]
 8007d16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007d18:	f000 fac9 	bl	80082ae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d24:	d112      	bne.n	8007d4c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d016      	beq.n	8007d5c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d30:	3324      	adds	r3, #36	@ 0x24
 8007d32:	4618      	mov	r0, r3
 8007d34:	f001 f92a 	bl	8008f8c <xTaskRemoveFromEventList>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00e      	beq.n	8007d5c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00b      	beq.n	8007d5c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2201      	movs	r2, #1
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	e007      	b.n	8007d5c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d50:	3301      	adds	r3, #1
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	b25a      	sxtb	r2, r3
 8007d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007d60:	e001      	b.n	8007d66 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d62:	2300      	movs	r3, #0
 8007d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d68:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3740      	adds	r7, #64	@ 0x40
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b08e      	sub	sp, #56	@ 0x38
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10b      	bne.n	8007da8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d94:	f383 8811 	msr	BASEPRI, r3
 8007d98:	f3bf 8f6f 	isb	sy
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	623b      	str	r3, [r7, #32]
}
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	e7fd      	b.n	8007da4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00b      	beq.n	8007dc8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	61fb      	str	r3, [r7, #28]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d103      	bne.n	8007dd8 <xQueueGiveFromISR+0x5c>
 8007dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <xQueueGiveFromISR+0x60>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e000      	b.n	8007dde <xQueueGiveFromISR+0x62>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	61bb      	str	r3, [r7, #24]
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop
 8007df8:	e7fd      	b.n	8007df6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007dfa:	f002 f979 	bl	800a0f0 <vPortValidateInterruptPriority>
	__asm volatile
 8007dfe:	f3ef 8211 	mrs	r2, BASEPRI
 8007e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	617a      	str	r2, [r7, #20]
 8007e14:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007e16:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d22b      	bcs.n	8007e82 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e36:	1c5a      	adds	r2, r3, #1
 8007e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e3a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e44:	d112      	bne.n	8007e6c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d016      	beq.n	8007e7c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e50:	3324      	adds	r3, #36	@ 0x24
 8007e52:	4618      	mov	r0, r3
 8007e54:	f001 f89a 	bl	8008f8c <xTaskRemoveFromEventList>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d00e      	beq.n	8007e7c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00b      	beq.n	8007e7c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]
 8007e6a:	e007      	b.n	8007e7c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e70:	3301      	adds	r3, #1
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	b25a      	sxtb	r2, r3
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e80:	e001      	b.n	8007e86 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e82:	2300      	movs	r3, #0
 8007e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e88:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f383 8811 	msr	BASEPRI, r3
}
 8007e90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3738      	adds	r7, #56	@ 0x38
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b08c      	sub	sp, #48	@ 0x30
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10b      	bne.n	8007ece <xQueueReceive+0x32>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	623b      	str	r3, [r7, #32]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d103      	bne.n	8007edc <xQueueReceive+0x40>
 8007ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <xQueueReceive+0x44>
 8007edc:	2301      	movs	r3, #1
 8007ede:	e000      	b.n	8007ee2 <xQueueReceive+0x46>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10b      	bne.n	8007efe <xQueueReceive+0x62>
	__asm volatile
 8007ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eea:	f383 8811 	msr	BASEPRI, r3
 8007eee:	f3bf 8f6f 	isb	sy
 8007ef2:	f3bf 8f4f 	dsb	sy
 8007ef6:	61fb      	str	r3, [r7, #28]
}
 8007ef8:	bf00      	nop
 8007efa:	bf00      	nop
 8007efc:	e7fd      	b.n	8007efa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007efe:	f001 fa0b 	bl	8009318 <xTaskGetSchedulerState>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d102      	bne.n	8007f0e <xQueueReceive+0x72>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d101      	bne.n	8007f12 <xQueueReceive+0x76>
 8007f0e:	2301      	movs	r3, #1
 8007f10:	e000      	b.n	8007f14 <xQueueReceive+0x78>
 8007f12:	2300      	movs	r3, #0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10b      	bne.n	8007f30 <xQueueReceive+0x94>
	__asm volatile
 8007f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f1c:	f383 8811 	msr	BASEPRI, r3
 8007f20:	f3bf 8f6f 	isb	sy
 8007f24:	f3bf 8f4f 	dsb	sy
 8007f28:	61bb      	str	r3, [r7, #24]
}
 8007f2a:	bf00      	nop
 8007f2c:	bf00      	nop
 8007f2e:	e7fd      	b.n	8007f2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f30:	f002 f81c 	bl	8009f6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d01f      	beq.n	8007f80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f44:	f000 fa1d 	bl	8008382 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4a:	1e5a      	subs	r2, r3, #1
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d00f      	beq.n	8007f78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5a:	3310      	adds	r3, #16
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f001 f815 	bl	8008f8c <xTaskRemoveFromEventList>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d007      	beq.n	8007f78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f68:	4b3c      	ldr	r3, [pc, #240]	@ (800805c <xQueueReceive+0x1c0>)
 8007f6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	f3bf 8f4f 	dsb	sy
 8007f74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f78:	f002 f828 	bl	8009fcc <vPortExitCritical>
				return pdPASS;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e069      	b.n	8008054 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d103      	bne.n	8007f8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f86:	f002 f821 	bl	8009fcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e062      	b.n	8008054 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d106      	bne.n	8007fa2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f94:	f107 0310 	add.w	r3, r7, #16
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f001 f85b 	bl	8009054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fa2:	f002 f813 	bl	8009fcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fa6:	f000 fdc7 	bl	8008b38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007faa:	f001 ffdf 	bl	8009f6c <vPortEnterCritical>
 8007fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fb4:	b25b      	sxtb	r3, r3
 8007fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fba:	d103      	bne.n	8007fc4 <xQueueReceive+0x128>
 8007fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fca:	b25b      	sxtb	r3, r3
 8007fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd0:	d103      	bne.n	8007fda <xQueueReceive+0x13e>
 8007fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fda:	f001 fff7 	bl	8009fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007fde:	1d3a      	adds	r2, r7, #4
 8007fe0:	f107 0310 	add.w	r3, r7, #16
 8007fe4:	4611      	mov	r1, r2
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f001 f84a 	bl	8009080 <xTaskCheckForTimeOut>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d123      	bne.n	800803a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ff4:	f000 fa3d 	bl	8008472 <prvIsQueueEmpty>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d017      	beq.n	800802e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008000:	3324      	adds	r3, #36	@ 0x24
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	4611      	mov	r1, r2
 8008006:	4618      	mov	r0, r3
 8008008:	f000 ff6e 	bl	8008ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800800c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800800e:	f000 f9de 	bl	80083ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008012:	f000 fd9f 	bl	8008b54 <xTaskResumeAll>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d189      	bne.n	8007f30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800801c:	4b0f      	ldr	r3, [pc, #60]	@ (800805c <xQueueReceive+0x1c0>)
 800801e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	e780      	b.n	8007f30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800802e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008030:	f000 f9cd 	bl	80083ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008034:	f000 fd8e 	bl	8008b54 <xTaskResumeAll>
 8008038:	e77a      	b.n	8007f30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800803a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800803c:	f000 f9c7 	bl	80083ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008040:	f000 fd88 	bl	8008b54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008044:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008046:	f000 fa14 	bl	8008472 <prvIsQueueEmpty>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	f43f af6f 	beq.w	8007f30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008052:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008054:	4618      	mov	r0, r3
 8008056:	3730      	adds	r7, #48	@ 0x30
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}
 800805c:	e000ed04 	.word	0xe000ed04

08008060 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b08e      	sub	sp, #56	@ 0x38
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800806a:	2300      	movs	r3, #0
 800806c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008072:	2300      	movs	r3, #0
 8008074:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008078:	2b00      	cmp	r3, #0
 800807a:	d10b      	bne.n	8008094 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800807c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008080:	f383 8811 	msr	BASEPRI, r3
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	f3bf 8f4f 	dsb	sy
 800808c:	623b      	str	r3, [r7, #32]
}
 800808e:	bf00      	nop
 8008090:	bf00      	nop
 8008092:	e7fd      	b.n	8008090 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00b      	beq.n	80080b4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	61fb      	str	r3, [r7, #28]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080b4:	f001 f930 	bl	8009318 <xTaskGetSchedulerState>
 80080b8:	4603      	mov	r3, r0
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d102      	bne.n	80080c4 <xQueueSemaphoreTake+0x64>
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <xQueueSemaphoreTake+0x68>
 80080c4:	2301      	movs	r3, #1
 80080c6:	e000      	b.n	80080ca <xQueueSemaphoreTake+0x6a>
 80080c8:	2300      	movs	r3, #0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10b      	bne.n	80080e6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	61bb      	str	r3, [r7, #24]
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	e7fd      	b.n	80080e2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080e6:	f001 ff41 	bl	8009f6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80080ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80080f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d024      	beq.n	8008140 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80080f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f8:	1e5a      	subs	r2, r3, #1
 80080fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008106:	f001 fa81 	bl	800960c <pvTaskIncrementMutexHeldCount>
 800810a:	4602      	mov	r2, r0
 800810c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00f      	beq.n	8008138 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811a:	3310      	adds	r3, #16
 800811c:	4618      	mov	r0, r3
 800811e:	f000 ff35 	bl	8008f8c <xTaskRemoveFromEventList>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d007      	beq.n	8008138 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008128:	4b54      	ldr	r3, [pc, #336]	@ (800827c <xQueueSemaphoreTake+0x21c>)
 800812a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800812e:	601a      	str	r2, [r3, #0]
 8008130:	f3bf 8f4f 	dsb	sy
 8008134:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008138:	f001 ff48 	bl	8009fcc <vPortExitCritical>
				return pdPASS;
 800813c:	2301      	movs	r3, #1
 800813e:	e098      	b.n	8008272 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d112      	bne.n	800816c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00b      	beq.n	8008164 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800814c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008150:	f383 8811 	msr	BASEPRI, r3
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	f3bf 8f4f 	dsb	sy
 800815c:	617b      	str	r3, [r7, #20]
}
 800815e:	bf00      	nop
 8008160:	bf00      	nop
 8008162:	e7fd      	b.n	8008160 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008164:	f001 ff32 	bl	8009fcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008168:	2300      	movs	r3, #0
 800816a:	e082      	b.n	8008272 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800816c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008172:	f107 030c 	add.w	r3, r7, #12
 8008176:	4618      	mov	r0, r3
 8008178:	f000 ff6c 	bl	8009054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800817c:	2301      	movs	r3, #1
 800817e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008180:	f001 ff24 	bl	8009fcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008184:	f000 fcd8 	bl	8008b38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008188:	f001 fef0 	bl	8009f6c <vPortEnterCritical>
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008192:	b25b      	sxtb	r3, r3
 8008194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008198:	d103      	bne.n	80081a2 <xQueueSemaphoreTake+0x142>
 800819a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800819c:	2200      	movs	r2, #0
 800819e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081a8:	b25b      	sxtb	r3, r3
 80081aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ae:	d103      	bne.n	80081b8 <xQueueSemaphoreTake+0x158>
 80081b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081b8:	f001 ff08 	bl	8009fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081bc:	463a      	mov	r2, r7
 80081be:	f107 030c 	add.w	r3, r7, #12
 80081c2:	4611      	mov	r1, r2
 80081c4:	4618      	mov	r0, r3
 80081c6:	f000 ff5b 	bl	8009080 <xTaskCheckForTimeOut>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d132      	bne.n	8008236 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081d2:	f000 f94e 	bl	8008472 <prvIsQueueEmpty>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d026      	beq.n	800822a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d109      	bne.n	80081f8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80081e4:	f001 fec2 	bl	8009f6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	4618      	mov	r0, r3
 80081ee:	f001 f8b1 	bl	8009354 <xTaskPriorityInherit>
 80081f2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80081f4:	f001 feea 	bl	8009fcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80081f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fa:	3324      	adds	r3, #36	@ 0x24
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	4611      	mov	r1, r2
 8008200:	4618      	mov	r0, r3
 8008202:	f000 fe71 	bl	8008ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008206:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008208:	f000 f8e1 	bl	80083ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800820c:	f000 fca2 	bl	8008b54 <xTaskResumeAll>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	f47f af67 	bne.w	80080e6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008218:	4b18      	ldr	r3, [pc, #96]	@ (800827c <xQueueSemaphoreTake+0x21c>)
 800821a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800821e:	601a      	str	r2, [r3, #0]
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	f3bf 8f6f 	isb	sy
 8008228:	e75d      	b.n	80080e6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800822a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800822c:	f000 f8cf 	bl	80083ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008230:	f000 fc90 	bl	8008b54 <xTaskResumeAll>
 8008234:	e757      	b.n	80080e6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008236:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008238:	f000 f8c9 	bl	80083ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800823c:	f000 fc8a 	bl	8008b54 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008240:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008242:	f000 f916 	bl	8008472 <prvIsQueueEmpty>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	f43f af4c 	beq.w	80080e6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800824e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00d      	beq.n	8008270 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008254:	f001 fe8a 	bl	8009f6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008258:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800825a:	f000 f811 	bl	8008280 <prvGetDisinheritPriorityAfterTimeout>
 800825e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008266:	4618      	mov	r0, r3
 8008268:	f001 f94c 	bl	8009504 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800826c:	f001 feae 	bl	8009fcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008270:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008272:	4618      	mov	r0, r3
 8008274:	3738      	adds	r7, #56	@ 0x38
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	e000ed04 	.word	0xe000ed04

08008280 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800828c:	2b00      	cmp	r3, #0
 800828e:	d006      	beq.n	800829e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800829a:	60fb      	str	r3, [r7, #12]
 800829c:	e001      	b.n	80082a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800829e:	2300      	movs	r3, #0
 80082a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80082a2:	68fb      	ldr	r3, [r7, #12]
	}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3714      	adds	r7, #20
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bc80      	pop	{r7}
 80082ac:	4770      	bx	lr

080082ae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b086      	sub	sp, #24
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	60f8      	str	r0, [r7, #12]
 80082b6:	60b9      	str	r1, [r7, #8]
 80082b8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80082ba:	2300      	movs	r3, #0
 80082bc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10d      	bne.n	80082e8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d14d      	bne.n	8008370 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	4618      	mov	r0, r3
 80082da:	f001 f8a3 	bl	8009424 <xTaskPriorityDisinherit>
 80082de:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2200      	movs	r2, #0
 80082e4:	609a      	str	r2, [r3, #8]
 80082e6:	e043      	b.n	8008370 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d119      	bne.n	8008322 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6858      	ldr	r0, [r3, #4]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f6:	461a      	mov	r2, r3
 80082f8:	68b9      	ldr	r1, [r7, #8]
 80082fa:	f002 f9c5 	bl	800a688 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	685a      	ldr	r2, [r3, #4]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008306:	441a      	add	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	429a      	cmp	r2, r3
 8008316:	d32b      	bcc.n	8008370 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	605a      	str	r2, [r3, #4]
 8008320:	e026      	b.n	8008370 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	68d8      	ldr	r0, [r3, #12]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800832a:	461a      	mov	r2, r3
 800832c:	68b9      	ldr	r1, [r7, #8]
 800832e:	f002 f9ab 	bl	800a688 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800833a:	425b      	negs	r3, r3
 800833c:	441a      	add	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	68da      	ldr	r2, [r3, #12]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	429a      	cmp	r2, r3
 800834c:	d207      	bcs.n	800835e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	689a      	ldr	r2, [r3, #8]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008356:	425b      	negs	r3, r3
 8008358:	441a      	add	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b02      	cmp	r3, #2
 8008362:	d105      	bne.n	8008370 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d002      	beq.n	8008370 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	3b01      	subs	r3, #1
 800836e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008378:	697b      	ldr	r3, [r7, #20]
}
 800837a:	4618      	mov	r0, r3
 800837c:	3718      	adds	r7, #24
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008382:	b580      	push	{r7, lr}
 8008384:	b082      	sub	sp, #8
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
 800838a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008390:	2b00      	cmp	r3, #0
 8008392:	d018      	beq.n	80083c6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68da      	ldr	r2, [r3, #12]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839c:	441a      	add	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68da      	ldr	r2, [r3, #12]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d303      	bcc.n	80083b6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68d9      	ldr	r1, [r3, #12]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083be:	461a      	mov	r2, r3
 80083c0:	6838      	ldr	r0, [r7, #0]
 80083c2:	f002 f961 	bl	800a688 <memcpy>
	}
}
 80083c6:	bf00      	nop
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b084      	sub	sp, #16
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083d6:	f001 fdc9 	bl	8009f6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083e0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e2:	e011      	b.n	8008408 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d012      	beq.n	8008412 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	3324      	adds	r3, #36	@ 0x24
 80083f0:	4618      	mov	r0, r3
 80083f2:	f000 fdcb 	bl	8008f8c <xTaskRemoveFromEventList>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083fc:	f000 fea4 	bl	8009148 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	3b01      	subs	r3, #1
 8008404:	b2db      	uxtb	r3, r3
 8008406:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800840c:	2b00      	cmp	r3, #0
 800840e:	dce9      	bgt.n	80083e4 <prvUnlockQueue+0x16>
 8008410:	e000      	b.n	8008414 <prvUnlockQueue+0x46>
					break;
 8008412:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	22ff      	movs	r2, #255	@ 0xff
 8008418:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800841c:	f001 fdd6 	bl	8009fcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008420:	f001 fda4 	bl	8009f6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800842a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800842c:	e011      	b.n	8008452 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d012      	beq.n	800845c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	3310      	adds	r3, #16
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fda6 	bl	8008f8c <xTaskRemoveFromEventList>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008446:	f000 fe7f 	bl	8009148 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800844a:	7bbb      	ldrb	r3, [r7, #14]
 800844c:	3b01      	subs	r3, #1
 800844e:	b2db      	uxtb	r3, r3
 8008450:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008452:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dce9      	bgt.n	800842e <prvUnlockQueue+0x60>
 800845a:	e000      	b.n	800845e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800845c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	22ff      	movs	r2, #255	@ 0xff
 8008462:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008466:	f001 fdb1 	bl	8009fcc <vPortExitCritical>
}
 800846a:	bf00      	nop
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b084      	sub	sp, #16
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800847a:	f001 fd77 	bl	8009f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008482:	2b00      	cmp	r3, #0
 8008484:	d102      	bne.n	800848c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008486:	2301      	movs	r3, #1
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	e001      	b.n	8008490 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800848c:	2300      	movs	r3, #0
 800848e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008490:	f001 fd9c 	bl	8009fcc <vPortExitCritical>

	return xReturn;
 8008494:	68fb      	ldr	r3, [r7, #12]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3710      	adds	r7, #16
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084a6:	f001 fd61 	bl	8009f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d102      	bne.n	80084bc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80084b6:	2301      	movs	r3, #1
 80084b8:	60fb      	str	r3, [r7, #12]
 80084ba:	e001      	b.n	80084c0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084bc:	2300      	movs	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084c0:	f001 fd84 	bl	8009fcc <vPortExitCritical>

	return xReturn;
 80084c4:	68fb      	ldr	r3, [r7, #12]
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
	...

080084d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084da:	2300      	movs	r3, #0
 80084dc:	60fb      	str	r3, [r7, #12]
 80084de:	e014      	b.n	800850a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084e0:	4a0e      	ldr	r2, [pc, #56]	@ (800851c <vQueueAddToRegistry+0x4c>)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d10b      	bne.n	8008504 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084ec:	490b      	ldr	r1, [pc, #44]	@ (800851c <vQueueAddToRegistry+0x4c>)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80084f6:	4a09      	ldr	r2, [pc, #36]	@ (800851c <vQueueAddToRegistry+0x4c>)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	00db      	lsls	r3, r3, #3
 80084fc:	4413      	add	r3, r2
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008502:	e006      	b.n	8008512 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	3301      	adds	r3, #1
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2b07      	cmp	r3, #7
 800850e:	d9e7      	bls.n	80084e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008510:	bf00      	nop
 8008512:	bf00      	nop
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	bc80      	pop	{r7}
 800851a:	4770      	bx	lr
 800851c:	20000e1c 	.word	0x20000e1c

08008520 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008530:	f001 fd1c 	bl	8009f6c <vPortEnterCritical>
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800853a:	b25b      	sxtb	r3, r3
 800853c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008540:	d103      	bne.n	800854a <vQueueWaitForMessageRestricted+0x2a>
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008550:	b25b      	sxtb	r3, r3
 8008552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008556:	d103      	bne.n	8008560 <vQueueWaitForMessageRestricted+0x40>
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2200      	movs	r2, #0
 800855c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008560:	f001 fd34 	bl	8009fcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008568:	2b00      	cmp	r3, #0
 800856a:	d106      	bne.n	800857a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	3324      	adds	r3, #36	@ 0x24
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	68b9      	ldr	r1, [r7, #8]
 8008574:	4618      	mov	r0, r3
 8008576:	f000 fcdd 	bl	8008f34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800857a:	6978      	ldr	r0, [r7, #20]
 800857c:	f7ff ff27 	bl	80083ce <prvUnlockQueue>
	}
 8008580:	bf00      	nop
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008588:	b580      	push	{r7, lr}
 800858a:	b08e      	sub	sp, #56	@ 0x38
 800858c:	af04      	add	r7, sp, #16
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10b      	bne.n	80085b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	623b      	str	r3, [r7, #32]
}
 80085ae:	bf00      	nop
 80085b0:	bf00      	nop
 80085b2:	e7fd      	b.n	80085b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80085b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10b      	bne.n	80085d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80085ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085be:	f383 8811 	msr	BASEPRI, r3
 80085c2:	f3bf 8f6f 	isb	sy
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	61fb      	str	r3, [r7, #28]
}
 80085cc:	bf00      	nop
 80085ce:	bf00      	nop
 80085d0:	e7fd      	b.n	80085ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085d2:	23a8      	movs	r3, #168	@ 0xa8
 80085d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	2ba8      	cmp	r3, #168	@ 0xa8
 80085da:	d00b      	beq.n	80085f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	61bb      	str	r3, [r7, #24]
}
 80085ee:	bf00      	nop
 80085f0:	bf00      	nop
 80085f2:	e7fd      	b.n	80085f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80085f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80085f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d01e      	beq.n	800863a <xTaskCreateStatic+0xb2>
 80085fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d01b      	beq.n	800863a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800860a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800860c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860e:	2202      	movs	r2, #2
 8008610:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008614:	2300      	movs	r3, #0
 8008616:	9303      	str	r3, [sp, #12]
 8008618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861a:	9302      	str	r3, [sp, #8]
 800861c:	f107 0314 	add.w	r3, r7, #20
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	68b9      	ldr	r1, [r7, #8]
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f000 f851 	bl	80086d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008632:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008634:	f000 f8f6 	bl	8008824 <prvAddNewTaskToReadyList>
 8008638:	e001      	b.n	800863e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800863a:	2300      	movs	r3, #0
 800863c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800863e:	697b      	ldr	r3, [r7, #20]
	}
 8008640:	4618      	mov	r0, r3
 8008642:	3728      	adds	r7, #40	@ 0x28
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008648:	b580      	push	{r7, lr}
 800864a:	b08c      	sub	sp, #48	@ 0x30
 800864c:	af04      	add	r7, sp, #16
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	603b      	str	r3, [r7, #0]
 8008654:	4613      	mov	r3, r2
 8008656:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008658:	88fb      	ldrh	r3, [r7, #6]
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4618      	mov	r0, r3
 800865e:	f001 fd87 	bl	800a170 <pvPortMalloc>
 8008662:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00e      	beq.n	8008688 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800866a:	20a8      	movs	r0, #168	@ 0xa8
 800866c:	f001 fd80 	bl	800a170 <pvPortMalloc>
 8008670:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d003      	beq.n	8008680 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	631a      	str	r2, [r3, #48]	@ 0x30
 800867e:	e005      	b.n	800868c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008680:	6978      	ldr	r0, [r7, #20]
 8008682:	f001 fe43 	bl	800a30c <vPortFree>
 8008686:	e001      	b.n	800868c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008688:	2300      	movs	r3, #0
 800868a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800868c:	69fb      	ldr	r3, [r7, #28]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d017      	beq.n	80086c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	2200      	movs	r2, #0
 8008696:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800869a:	88fa      	ldrh	r2, [r7, #6]
 800869c:	2300      	movs	r3, #0
 800869e:	9303      	str	r3, [sp, #12]
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	9302      	str	r3, [sp, #8]
 80086a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a6:	9301      	str	r3, [sp, #4]
 80086a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086aa:	9300      	str	r3, [sp, #0]
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	68b9      	ldr	r1, [r7, #8]
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	f000 f80f 	bl	80086d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086b6:	69f8      	ldr	r0, [r7, #28]
 80086b8:	f000 f8b4 	bl	8008824 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086bc:	2301      	movs	r3, #1
 80086be:	61bb      	str	r3, [r7, #24]
 80086c0:	e002      	b.n	80086c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086c2:	f04f 33ff 	mov.w	r3, #4294967295
 80086c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086c8:	69bb      	ldr	r3, [r7, #24]
	}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3720      	adds	r7, #32
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
	...

080086d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
 80086e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80086e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	461a      	mov	r2, r3
 80086ec:	21a5      	movs	r1, #165	@ 0xa5
 80086ee:	f001 ff2b 	bl	800a548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80086f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80086fc:	3b01      	subs	r3, #1
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	f023 0307 	bic.w	r3, r3, #7
 800870a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	f003 0307 	and.w	r3, r3, #7
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00b      	beq.n	800872e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871a:	f383 8811 	msr	BASEPRI, r3
 800871e:	f3bf 8f6f 	isb	sy
 8008722:	f3bf 8f4f 	dsb	sy
 8008726:	617b      	str	r3, [r7, #20]
}
 8008728:	bf00      	nop
 800872a:	bf00      	nop
 800872c:	e7fd      	b.n	800872a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d01f      	beq.n	8008774 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008734:	2300      	movs	r3, #0
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	e012      	b.n	8008760 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	4413      	add	r3, r2
 8008740:	7819      	ldrb	r1, [r3, #0]
 8008742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	4413      	add	r3, r2
 8008748:	3334      	adds	r3, #52	@ 0x34
 800874a:	460a      	mov	r2, r1
 800874c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800874e:	68ba      	ldr	r2, [r7, #8]
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	4413      	add	r3, r2
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d006      	beq.n	8008768 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800875a:	69fb      	ldr	r3, [r7, #28]
 800875c:	3301      	adds	r3, #1
 800875e:	61fb      	str	r3, [r7, #28]
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	2b0f      	cmp	r3, #15
 8008764:	d9e9      	bls.n	800873a <prvInitialiseNewTask+0x66>
 8008766:	e000      	b.n	800876a <prvInitialiseNewTask+0x96>
			{
				break;
 8008768:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800876a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876c:	2200      	movs	r2, #0
 800876e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008772:	e003      	b.n	800877c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008776:	2200      	movs	r2, #0
 8008778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800877c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877e:	2b37      	cmp	r3, #55	@ 0x37
 8008780:	d901      	bls.n	8008786 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008782:	2337      	movs	r3, #55	@ 0x37
 8008784:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008788:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800878a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800878c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008790:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	2200      	movs	r2, #0
 8008796:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879a:	3304      	adds	r3, #4
 800879c:	4618      	mov	r0, r3
 800879e:	f7fe ff76 	bl	800768e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	3318      	adds	r3, #24
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7fe ff71 	bl	800768e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	2200      	movs	r2, #0
 80087c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	3354      	adds	r3, #84	@ 0x54
 80087d6:	224c      	movs	r2, #76	@ 0x4c
 80087d8:	2100      	movs	r1, #0
 80087da:	4618      	mov	r0, r3
 80087dc:	f001 feb4 	bl	800a548 <memset>
 80087e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e2:	4a0d      	ldr	r2, [pc, #52]	@ (8008818 <prvInitialiseNewTask+0x144>)
 80087e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80087e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e8:	4a0c      	ldr	r2, [pc, #48]	@ (800881c <prvInitialiseNewTask+0x148>)
 80087ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	4a0c      	ldr	r2, [pc, #48]	@ (8008820 <prvInitialiseNewTask+0x14c>)
 80087f0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	68f9      	ldr	r1, [r7, #12]
 80087f6:	69b8      	ldr	r0, [r7, #24]
 80087f8:	f001 fac8 	bl	8009d8c <pxPortInitialiseStack>
 80087fc:	4602      	mov	r2, r0
 80087fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008800:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800880e:	bf00      	nop
 8008810:	3720      	adds	r7, #32
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	20002cb0 	.word	0x20002cb0
 800881c:	20002d18 	.word	0x20002d18
 8008820:	20002d80 	.word	0x20002d80

08008824 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800882c:	f001 fb9e 	bl	8009f6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008830:	4b2d      	ldr	r3, [pc, #180]	@ (80088e8 <prvAddNewTaskToReadyList+0xc4>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	3301      	adds	r3, #1
 8008836:	4a2c      	ldr	r2, [pc, #176]	@ (80088e8 <prvAddNewTaskToReadyList+0xc4>)
 8008838:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800883a:	4b2c      	ldr	r3, [pc, #176]	@ (80088ec <prvAddNewTaskToReadyList+0xc8>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d109      	bne.n	8008856 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008842:	4a2a      	ldr	r2, [pc, #168]	@ (80088ec <prvAddNewTaskToReadyList+0xc8>)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008848:	4b27      	ldr	r3, [pc, #156]	@ (80088e8 <prvAddNewTaskToReadyList+0xc4>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d110      	bne.n	8008872 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008850:	f000 fc9e 	bl	8009190 <prvInitialiseTaskLists>
 8008854:	e00d      	b.n	8008872 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008856:	4b26      	ldr	r3, [pc, #152]	@ (80088f0 <prvAddNewTaskToReadyList+0xcc>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d109      	bne.n	8008872 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800885e:	4b23      	ldr	r3, [pc, #140]	@ (80088ec <prvAddNewTaskToReadyList+0xc8>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008868:	429a      	cmp	r2, r3
 800886a:	d802      	bhi.n	8008872 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800886c:	4a1f      	ldr	r2, [pc, #124]	@ (80088ec <prvAddNewTaskToReadyList+0xc8>)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008872:	4b20      	ldr	r3, [pc, #128]	@ (80088f4 <prvAddNewTaskToReadyList+0xd0>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	3301      	adds	r3, #1
 8008878:	4a1e      	ldr	r2, [pc, #120]	@ (80088f4 <prvAddNewTaskToReadyList+0xd0>)
 800887a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800887c:	4b1d      	ldr	r3, [pc, #116]	@ (80088f4 <prvAddNewTaskToReadyList+0xd0>)
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008888:	4b1b      	ldr	r3, [pc, #108]	@ (80088f8 <prvAddNewTaskToReadyList+0xd4>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	429a      	cmp	r2, r3
 800888e:	d903      	bls.n	8008898 <prvAddNewTaskToReadyList+0x74>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008894:	4a18      	ldr	r2, [pc, #96]	@ (80088f8 <prvAddNewTaskToReadyList+0xd4>)
 8008896:	6013      	str	r3, [r2, #0]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800889c:	4613      	mov	r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	4a15      	ldr	r2, [pc, #84]	@ (80088fc <prvAddNewTaskToReadyList+0xd8>)
 80088a6:	441a      	add	r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f7fe fef9 	bl	80076a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088b4:	f001 fb8a 	bl	8009fcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088b8:	4b0d      	ldr	r3, [pc, #52]	@ (80088f0 <prvAddNewTaskToReadyList+0xcc>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00e      	beq.n	80088de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088c0:	4b0a      	ldr	r3, [pc, #40]	@ (80088ec <prvAddNewTaskToReadyList+0xc8>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d207      	bcs.n	80088de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80088ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008900 <prvAddNewTaskToReadyList+0xdc>)
 80088d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088de:	bf00      	nop
 80088e0:	3708      	adds	r7, #8
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	20001330 	.word	0x20001330
 80088ec:	20000e5c 	.word	0x20000e5c
 80088f0:	2000133c 	.word	0x2000133c
 80088f4:	2000134c 	.word	0x2000134c
 80088f8:	20001338 	.word	0x20001338
 80088fc:	20000e60 	.word	0x20000e60
 8008900:	e000ed04 	.word	0xe000ed04

08008904 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800890c:	f001 fb2e 	bl	8009f6c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d102      	bne.n	800891c <vTaskDelete+0x18>
 8008916:	4b2d      	ldr	r3, [pc, #180]	@ (80089cc <vTaskDelete+0xc8>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	e000      	b.n	800891e <vTaskDelete+0x1a>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	3304      	adds	r3, #4
 8008924:	4618      	mov	r0, r3
 8008926:	f7fe ff19 	bl	800775c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800892e:	2b00      	cmp	r3, #0
 8008930:	d004      	beq.n	800893c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	3318      	adds	r3, #24
 8008936:	4618      	mov	r0, r3
 8008938:	f7fe ff10 	bl	800775c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800893c:	4b24      	ldr	r3, [pc, #144]	@ (80089d0 <vTaskDelete+0xcc>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	3301      	adds	r3, #1
 8008942:	4a23      	ldr	r2, [pc, #140]	@ (80089d0 <vTaskDelete+0xcc>)
 8008944:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008946:	4b21      	ldr	r3, [pc, #132]	@ (80089cc <vTaskDelete+0xc8>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68fa      	ldr	r2, [r7, #12]
 800894c:	429a      	cmp	r2, r3
 800894e:	d10b      	bne.n	8008968 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	3304      	adds	r3, #4
 8008954:	4619      	mov	r1, r3
 8008956:	481f      	ldr	r0, [pc, #124]	@ (80089d4 <vTaskDelete+0xd0>)
 8008958:	f7fe fea5 	bl	80076a6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800895c:	4b1e      	ldr	r3, [pc, #120]	@ (80089d8 <vTaskDelete+0xd4>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	3301      	adds	r3, #1
 8008962:	4a1d      	ldr	r2, [pc, #116]	@ (80089d8 <vTaskDelete+0xd4>)
 8008964:	6013      	str	r3, [r2, #0]
 8008966:	e009      	b.n	800897c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008968:	4b1c      	ldr	r3, [pc, #112]	@ (80089dc <vTaskDelete+0xd8>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3b01      	subs	r3, #1
 800896e:	4a1b      	ldr	r2, [pc, #108]	@ (80089dc <vTaskDelete+0xd8>)
 8008970:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008972:	68f8      	ldr	r0, [r7, #12]
 8008974:	f000 fc7a 	bl	800926c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008978:	f000 fcae 	bl	80092d8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800897c:	f001 fb26 	bl	8009fcc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008980:	4b17      	ldr	r3, [pc, #92]	@ (80089e0 <vTaskDelete+0xdc>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01c      	beq.n	80089c2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8008988:	4b10      	ldr	r3, [pc, #64]	@ (80089cc <vTaskDelete+0xc8>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	429a      	cmp	r2, r3
 8008990:	d117      	bne.n	80089c2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008992:	4b14      	ldr	r3, [pc, #80]	@ (80089e4 <vTaskDelete+0xe0>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00b      	beq.n	80089b2 <vTaskDelete+0xae>
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	60bb      	str	r3, [r7, #8]
}
 80089ac:	bf00      	nop
 80089ae:	bf00      	nop
 80089b0:	e7fd      	b.n	80089ae <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <vTaskDelete+0xe4>)
 80089b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089b8:	601a      	str	r2, [r3, #0]
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80089c2:	bf00      	nop
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	20000e5c 	.word	0x20000e5c
 80089d0:	2000134c 	.word	0x2000134c
 80089d4:	20001304 	.word	0x20001304
 80089d8:	20001318 	.word	0x20001318
 80089dc:	20001330 	.word	0x20001330
 80089e0:	2000133c 	.word	0x2000133c
 80089e4:	20001358 	.word	0x20001358
 80089e8:	e000ed04 	.word	0xe000ed04

080089ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80089f4:	2300      	movs	r3, #0
 80089f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d018      	beq.n	8008a30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80089fe:	4b14      	ldr	r3, [pc, #80]	@ (8008a50 <vTaskDelay+0x64>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00b      	beq.n	8008a1e <vTaskDelay+0x32>
	__asm volatile
 8008a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0a:	f383 8811 	msr	BASEPRI, r3
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	60bb      	str	r3, [r7, #8]
}
 8008a18:	bf00      	nop
 8008a1a:	bf00      	nop
 8008a1c:	e7fd      	b.n	8008a1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008a1e:	f000 f88b 	bl	8008b38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008a22:	2100      	movs	r1, #0
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fe05 	bl	8009634 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008a2a:	f000 f893 	bl	8008b54 <xTaskResumeAll>
 8008a2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d107      	bne.n	8008a46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008a36:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <vTaskDelay+0x68>)
 8008a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a3c:	601a      	str	r2, [r3, #0]
 8008a3e:	f3bf 8f4f 	dsb	sy
 8008a42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a46:	bf00      	nop
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	20001358 	.word	0x20001358
 8008a54:	e000ed04 	.word	0xe000ed04

08008a58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08a      	sub	sp, #40	@ 0x28
 8008a5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008a62:	2300      	movs	r3, #0
 8008a64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008a66:	463a      	mov	r2, r7
 8008a68:	1d39      	adds	r1, r7, #4
 8008a6a:	f107 0308 	add.w	r3, r7, #8
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fe fdbc 	bl	80075ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	9202      	str	r2, [sp, #8]
 8008a7c:	9301      	str	r3, [sp, #4]
 8008a7e:	2300      	movs	r3, #0
 8008a80:	9300      	str	r3, [sp, #0]
 8008a82:	2300      	movs	r3, #0
 8008a84:	460a      	mov	r2, r1
 8008a86:	4924      	ldr	r1, [pc, #144]	@ (8008b18 <vTaskStartScheduler+0xc0>)
 8008a88:	4824      	ldr	r0, [pc, #144]	@ (8008b1c <vTaskStartScheduler+0xc4>)
 8008a8a:	f7ff fd7d 	bl	8008588 <xTaskCreateStatic>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	4a23      	ldr	r2, [pc, #140]	@ (8008b20 <vTaskStartScheduler+0xc8>)
 8008a92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a94:	4b22      	ldr	r3, [pc, #136]	@ (8008b20 <vTaskStartScheduler+0xc8>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d002      	beq.n	8008aa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	617b      	str	r3, [r7, #20]
 8008aa0:	e001      	b.n	8008aa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d102      	bne.n	8008ab2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008aac:	f000 fe16 	bl	80096dc <xTimerCreateTimerTask>
 8008ab0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d11b      	bne.n	8008af0 <vTaskStartScheduler+0x98>
	__asm volatile
 8008ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008abc:	f383 8811 	msr	BASEPRI, r3
 8008ac0:	f3bf 8f6f 	isb	sy
 8008ac4:	f3bf 8f4f 	dsb	sy
 8008ac8:	613b      	str	r3, [r7, #16]
}
 8008aca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008acc:	4b15      	ldr	r3, [pc, #84]	@ (8008b24 <vTaskStartScheduler+0xcc>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	3354      	adds	r3, #84	@ 0x54
 8008ad2:	4a15      	ldr	r2, [pc, #84]	@ (8008b28 <vTaskStartScheduler+0xd0>)
 8008ad4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008ad6:	4b15      	ldr	r3, [pc, #84]	@ (8008b2c <vTaskStartScheduler+0xd4>)
 8008ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8008adc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ade:	4b14      	ldr	r3, [pc, #80]	@ (8008b30 <vTaskStartScheduler+0xd8>)
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008ae4:	4b13      	ldr	r3, [pc, #76]	@ (8008b34 <vTaskStartScheduler+0xdc>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008aea:	f001 f9cd 	bl	8009e88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008aee:	e00f      	b.n	8008b10 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af6:	d10b      	bne.n	8008b10 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008afc:	f383 8811 	msr	BASEPRI, r3
 8008b00:	f3bf 8f6f 	isb	sy
 8008b04:	f3bf 8f4f 	dsb	sy
 8008b08:	60fb      	str	r3, [r7, #12]
}
 8008b0a:	bf00      	nop
 8008b0c:	bf00      	nop
 8008b0e:	e7fd      	b.n	8008b0c <vTaskStartScheduler+0xb4>
}
 8008b10:	bf00      	nop
 8008b12:	3718      	adds	r7, #24
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}
 8008b18:	0800a978 	.word	0x0800a978
 8008b1c:	08009161 	.word	0x08009161
 8008b20:	20001354 	.word	0x20001354
 8008b24:	20000e5c 	.word	0x20000e5c
 8008b28:	20000020 	.word	0x20000020
 8008b2c:	20001350 	.word	0x20001350
 8008b30:	2000133c 	.word	0x2000133c
 8008b34:	20001334 	.word	0x20001334

08008b38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b38:	b480      	push	{r7}
 8008b3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008b3c:	4b04      	ldr	r3, [pc, #16]	@ (8008b50 <vTaskSuspendAll+0x18>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	3301      	adds	r3, #1
 8008b42:	4a03      	ldr	r2, [pc, #12]	@ (8008b50 <vTaskSuspendAll+0x18>)
 8008b44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b46:	bf00      	nop
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bc80      	pop	{r7}
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	20001358 	.word	0x20001358

08008b54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008b62:	4b42      	ldr	r3, [pc, #264]	@ (8008c6c <xTaskResumeAll+0x118>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10b      	bne.n	8008b82 <xTaskResumeAll+0x2e>
	__asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	603b      	str	r3, [r7, #0]
}
 8008b7c:	bf00      	nop
 8008b7e:	bf00      	nop
 8008b80:	e7fd      	b.n	8008b7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008b82:	f001 f9f3 	bl	8009f6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008b86:	4b39      	ldr	r3, [pc, #228]	@ (8008c6c <xTaskResumeAll+0x118>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	4a37      	ldr	r2, [pc, #220]	@ (8008c6c <xTaskResumeAll+0x118>)
 8008b8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b90:	4b36      	ldr	r3, [pc, #216]	@ (8008c6c <xTaskResumeAll+0x118>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d162      	bne.n	8008c5e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008b98:	4b35      	ldr	r3, [pc, #212]	@ (8008c70 <xTaskResumeAll+0x11c>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d05e      	beq.n	8008c5e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ba0:	e02f      	b.n	8008c02 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ba2:	4b34      	ldr	r3, [pc, #208]	@ (8008c74 <xTaskResumeAll+0x120>)
 8008ba4:	68db      	ldr	r3, [r3, #12]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3318      	adds	r3, #24
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7fe fdd4 	bl	800775c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	3304      	adds	r3, #4
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fe fdcf 	bl	800775c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8008c78 <xTaskResumeAll+0x124>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d903      	bls.n	8008bd2 <xTaskResumeAll+0x7e>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bce:	4a2a      	ldr	r2, [pc, #168]	@ (8008c78 <xTaskResumeAll+0x124>)
 8008bd0:	6013      	str	r3, [r2, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	4413      	add	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4a27      	ldr	r2, [pc, #156]	@ (8008c7c <xTaskResumeAll+0x128>)
 8008be0:	441a      	add	r2, r3
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3304      	adds	r3, #4
 8008be6:	4619      	mov	r1, r3
 8008be8:	4610      	mov	r0, r2
 8008bea:	f7fe fd5c 	bl	80076a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bf2:	4b23      	ldr	r3, [pc, #140]	@ (8008c80 <xTaskResumeAll+0x12c>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d302      	bcc.n	8008c02 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008bfc:	4b21      	ldr	r3, [pc, #132]	@ (8008c84 <xTaskResumeAll+0x130>)
 8008bfe:	2201      	movs	r2, #1
 8008c00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c02:	4b1c      	ldr	r3, [pc, #112]	@ (8008c74 <xTaskResumeAll+0x120>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1cb      	bne.n	8008ba2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d001      	beq.n	8008c14 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c10:	f000 fb62 	bl	80092d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c14:	4b1c      	ldr	r3, [pc, #112]	@ (8008c88 <xTaskResumeAll+0x134>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d010      	beq.n	8008c42 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008c20:	f000 f844 	bl	8008cac <xTaskIncrementTick>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d002      	beq.n	8008c30 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008c2a:	4b16      	ldr	r3, [pc, #88]	@ (8008c84 <xTaskResumeAll+0x130>)
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	3b01      	subs	r3, #1
 8008c34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d1f1      	bne.n	8008c20 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008c3c:	4b12      	ldr	r3, [pc, #72]	@ (8008c88 <xTaskResumeAll+0x134>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c42:	4b10      	ldr	r3, [pc, #64]	@ (8008c84 <xTaskResumeAll+0x130>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d009      	beq.n	8008c5e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8008c8c <xTaskResumeAll+0x138>)
 8008c50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c54:	601a      	str	r2, [r3, #0]
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c5e:	f001 f9b5 	bl	8009fcc <vPortExitCritical>

	return xAlreadyYielded;
 8008c62:	68bb      	ldr	r3, [r7, #8]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	20001358 	.word	0x20001358
 8008c70:	20001330 	.word	0x20001330
 8008c74:	200012f0 	.word	0x200012f0
 8008c78:	20001338 	.word	0x20001338
 8008c7c:	20000e60 	.word	0x20000e60
 8008c80:	20000e5c 	.word	0x20000e5c
 8008c84:	20001344 	.word	0x20001344
 8008c88:	20001340 	.word	0x20001340
 8008c8c:	e000ed04 	.word	0xe000ed04

08008c90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008c96:	4b04      	ldr	r3, [pc, #16]	@ (8008ca8 <xTaskGetTickCount+0x18>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008c9c:	687b      	ldr	r3, [r7, #4]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr
 8008ca8:	20001334 	.word	0x20001334

08008cac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cb6:	4b4f      	ldr	r3, [pc, #316]	@ (8008df4 <xTaskIncrementTick+0x148>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f040 8090 	bne.w	8008de0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008cc0:	4b4d      	ldr	r3, [pc, #308]	@ (8008df8 <xTaskIncrementTick+0x14c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008cc8:	4a4b      	ldr	r2, [pc, #300]	@ (8008df8 <xTaskIncrementTick+0x14c>)
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d121      	bne.n	8008d18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008cd4:	4b49      	ldr	r3, [pc, #292]	@ (8008dfc <xTaskIncrementTick+0x150>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00b      	beq.n	8008cf6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	603b      	str	r3, [r7, #0]
}
 8008cf0:	bf00      	nop
 8008cf2:	bf00      	nop
 8008cf4:	e7fd      	b.n	8008cf2 <xTaskIncrementTick+0x46>
 8008cf6:	4b41      	ldr	r3, [pc, #260]	@ (8008dfc <xTaskIncrementTick+0x150>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	4b40      	ldr	r3, [pc, #256]	@ (8008e00 <xTaskIncrementTick+0x154>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a3e      	ldr	r2, [pc, #248]	@ (8008dfc <xTaskIncrementTick+0x150>)
 8008d02:	6013      	str	r3, [r2, #0]
 8008d04:	4a3e      	ldr	r2, [pc, #248]	@ (8008e00 <xTaskIncrementTick+0x154>)
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8008e04 <xTaskIncrementTick+0x158>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	4a3c      	ldr	r2, [pc, #240]	@ (8008e04 <xTaskIncrementTick+0x158>)
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	f000 fae0 	bl	80092d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008d18:	4b3b      	ldr	r3, [pc, #236]	@ (8008e08 <xTaskIncrementTick+0x15c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d349      	bcc.n	8008db6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d22:	4b36      	ldr	r3, [pc, #216]	@ (8008dfc <xTaskIncrementTick+0x150>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d104      	bne.n	8008d36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d2c:	4b36      	ldr	r3, [pc, #216]	@ (8008e08 <xTaskIncrementTick+0x15c>)
 8008d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d32:	601a      	str	r2, [r3, #0]
					break;
 8008d34:	e03f      	b.n	8008db6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d36:	4b31      	ldr	r3, [pc, #196]	@ (8008dfc <xTaskIncrementTick+0x150>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d203      	bcs.n	8008d56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d4e:	4a2e      	ldr	r2, [pc, #184]	@ (8008e08 <xTaskIncrementTick+0x15c>)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008d54:	e02f      	b.n	8008db6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	3304      	adds	r3, #4
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7fe fcfe 	bl	800775c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d004      	beq.n	8008d72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	3318      	adds	r3, #24
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7fe fcf5 	bl	800775c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d76:	4b25      	ldr	r3, [pc, #148]	@ (8008e0c <xTaskIncrementTick+0x160>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d903      	bls.n	8008d86 <xTaskIncrementTick+0xda>
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d82:	4a22      	ldr	r2, [pc, #136]	@ (8008e0c <xTaskIncrementTick+0x160>)
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	4413      	add	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	4a1f      	ldr	r2, [pc, #124]	@ (8008e10 <xTaskIncrementTick+0x164>)
 8008d94:	441a      	add	r2, r3
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	3304      	adds	r3, #4
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	f7fe fc82 	bl	80076a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008da6:	4b1b      	ldr	r3, [pc, #108]	@ (8008e14 <xTaskIncrementTick+0x168>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d3b8      	bcc.n	8008d22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008db0:	2301      	movs	r3, #1
 8008db2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008db4:	e7b5      	b.n	8008d22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008db6:	4b17      	ldr	r3, [pc, #92]	@ (8008e14 <xTaskIncrementTick+0x168>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dbc:	4914      	ldr	r1, [pc, #80]	@ (8008e10 <xTaskIncrementTick+0x164>)
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d901      	bls.n	8008dd2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008dd2:	4b11      	ldr	r3, [pc, #68]	@ (8008e18 <xTaskIncrementTick+0x16c>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d007      	beq.n	8008dea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	617b      	str	r3, [r7, #20]
 8008dde:	e004      	b.n	8008dea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008de0:	4b0e      	ldr	r3, [pc, #56]	@ (8008e1c <xTaskIncrementTick+0x170>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	3301      	adds	r3, #1
 8008de6:	4a0d      	ldr	r2, [pc, #52]	@ (8008e1c <xTaskIncrementTick+0x170>)
 8008de8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008dea:	697b      	ldr	r3, [r7, #20]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	20001358 	.word	0x20001358
 8008df8:	20001334 	.word	0x20001334
 8008dfc:	200012e8 	.word	0x200012e8
 8008e00:	200012ec 	.word	0x200012ec
 8008e04:	20001348 	.word	0x20001348
 8008e08:	20001350 	.word	0x20001350
 8008e0c:	20001338 	.word	0x20001338
 8008e10:	20000e60 	.word	0x20000e60
 8008e14:	20000e5c 	.word	0x20000e5c
 8008e18:	20001344 	.word	0x20001344
 8008e1c:	20001340 	.word	0x20001340

08008e20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008e26:	4b2a      	ldr	r3, [pc, #168]	@ (8008ed0 <vTaskSwitchContext+0xb0>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d003      	beq.n	8008e36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008e2e:	4b29      	ldr	r3, [pc, #164]	@ (8008ed4 <vTaskSwitchContext+0xb4>)
 8008e30:	2201      	movs	r2, #1
 8008e32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008e34:	e047      	b.n	8008ec6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008e36:	4b27      	ldr	r3, [pc, #156]	@ (8008ed4 <vTaskSwitchContext+0xb4>)
 8008e38:	2200      	movs	r2, #0
 8008e3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e3c:	4b26      	ldr	r3, [pc, #152]	@ (8008ed8 <vTaskSwitchContext+0xb8>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	60fb      	str	r3, [r7, #12]
 8008e42:	e011      	b.n	8008e68 <vTaskSwitchContext+0x48>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10b      	bne.n	8008e62 <vTaskSwitchContext+0x42>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	607b      	str	r3, [r7, #4]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <vTaskSwitchContext+0x3e>
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	3b01      	subs	r3, #1
 8008e66:	60fb      	str	r3, [r7, #12]
 8008e68:	491c      	ldr	r1, [pc, #112]	@ (8008edc <vTaskSwitchContext+0xbc>)
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	4413      	add	r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	440b      	add	r3, r1
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d0e3      	beq.n	8008e44 <vTaskSwitchContext+0x24>
 8008e7c:	68fa      	ldr	r2, [r7, #12]
 8008e7e:	4613      	mov	r3, r2
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	4413      	add	r3, r2
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	4a15      	ldr	r2, [pc, #84]	@ (8008edc <vTaskSwitchContext+0xbc>)
 8008e88:	4413      	add	r3, r2
 8008e8a:	60bb      	str	r3, [r7, #8]
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	685a      	ldr	r2, [r3, #4]
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	605a      	str	r2, [r3, #4]
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	685a      	ldr	r2, [r3, #4]
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	3308      	adds	r3, #8
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d104      	bne.n	8008eac <vTaskSwitchContext+0x8c>
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	605a      	str	r2, [r3, #4]
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	4a0b      	ldr	r2, [pc, #44]	@ (8008ee0 <vTaskSwitchContext+0xc0>)
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	4a08      	ldr	r2, [pc, #32]	@ (8008ed8 <vTaskSwitchContext+0xb8>)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ebc:	4b08      	ldr	r3, [pc, #32]	@ (8008ee0 <vTaskSwitchContext+0xc0>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	3354      	adds	r3, #84	@ 0x54
 8008ec2:	4a08      	ldr	r2, [pc, #32]	@ (8008ee4 <vTaskSwitchContext+0xc4>)
 8008ec4:	6013      	str	r3, [r2, #0]
}
 8008ec6:	bf00      	nop
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bc80      	pop	{r7}
 8008ece:	4770      	bx	lr
 8008ed0:	20001358 	.word	0x20001358
 8008ed4:	20001344 	.word	0x20001344
 8008ed8:	20001338 	.word	0x20001338
 8008edc:	20000e60 	.word	0x20000e60
 8008ee0:	20000e5c 	.word	0x20000e5c
 8008ee4:	20000020 	.word	0x20000020

08008ee8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10b      	bne.n	8008f10 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	60fb      	str	r3, [r7, #12]
}
 8008f0a:	bf00      	nop
 8008f0c:	bf00      	nop
 8008f0e:	e7fd      	b.n	8008f0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f10:	4b07      	ldr	r3, [pc, #28]	@ (8008f30 <vTaskPlaceOnEventList+0x48>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	3318      	adds	r3, #24
 8008f16:	4619      	mov	r1, r3
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f7fe fbe7 	bl	80076ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f1e:	2101      	movs	r1, #1
 8008f20:	6838      	ldr	r0, [r7, #0]
 8008f22:	f000 fb87 	bl	8009634 <prvAddCurrentTaskToDelayedList>
}
 8008f26:	bf00      	nop
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	20000e5c 	.word	0x20000e5c

08008f34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10b      	bne.n	8008f5e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4a:	f383 8811 	msr	BASEPRI, r3
 8008f4e:	f3bf 8f6f 	isb	sy
 8008f52:	f3bf 8f4f 	dsb	sy
 8008f56:	617b      	str	r3, [r7, #20]
}
 8008f58:	bf00      	nop
 8008f5a:	bf00      	nop
 8008f5c:	e7fd      	b.n	8008f5a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008f88 <vTaskPlaceOnEventListRestricted+0x54>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3318      	adds	r3, #24
 8008f64:	4619      	mov	r1, r3
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f7fe fb9d 	bl	80076a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d002      	beq.n	8008f78 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008f72:	f04f 33ff 	mov.w	r3, #4294967295
 8008f76:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008f78:	6879      	ldr	r1, [r7, #4]
 8008f7a:	68b8      	ldr	r0, [r7, #8]
 8008f7c:	f000 fb5a 	bl	8009634 <prvAddCurrentTaskToDelayedList>
	}
 8008f80:	bf00      	nop
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	20000e5c 	.word	0x20000e5c

08008f8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b086      	sub	sp, #24
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	68db      	ldr	r3, [r3, #12]
 8008f9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d10b      	bne.n	8008fba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa6:	f383 8811 	msr	BASEPRI, r3
 8008faa:	f3bf 8f6f 	isb	sy
 8008fae:	f3bf 8f4f 	dsb	sy
 8008fb2:	60fb      	str	r3, [r7, #12]
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop
 8008fb8:	e7fd      	b.n	8008fb6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	3318      	adds	r3, #24
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fe fbcc 	bl	800775c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800903c <xTaskRemoveFromEventList+0xb0>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d11d      	bne.n	8009008 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	3304      	adds	r3, #4
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7fe fbc3 	bl	800775c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fda:	4b19      	ldr	r3, [pc, #100]	@ (8009040 <xTaskRemoveFromEventList+0xb4>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d903      	bls.n	8008fea <xTaskRemoveFromEventList+0x5e>
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fe6:	4a16      	ldr	r2, [pc, #88]	@ (8009040 <xTaskRemoveFromEventList+0xb4>)
 8008fe8:	6013      	str	r3, [r2, #0]
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fee:	4613      	mov	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	4a13      	ldr	r2, [pc, #76]	@ (8009044 <xTaskRemoveFromEventList+0xb8>)
 8008ff8:	441a      	add	r2, r3
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	4619      	mov	r1, r3
 8009000:	4610      	mov	r0, r2
 8009002:	f7fe fb50 	bl	80076a6 <vListInsertEnd>
 8009006:	e005      	b.n	8009014 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	3318      	adds	r3, #24
 800900c:	4619      	mov	r1, r3
 800900e:	480e      	ldr	r0, [pc, #56]	@ (8009048 <xTaskRemoveFromEventList+0xbc>)
 8009010:	f7fe fb49 	bl	80076a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009018:	4b0c      	ldr	r3, [pc, #48]	@ (800904c <xTaskRemoveFromEventList+0xc0>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901e:	429a      	cmp	r2, r3
 8009020:	d905      	bls.n	800902e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009022:	2301      	movs	r3, #1
 8009024:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009026:	4b0a      	ldr	r3, [pc, #40]	@ (8009050 <xTaskRemoveFromEventList+0xc4>)
 8009028:	2201      	movs	r2, #1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	e001      	b.n	8009032 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800902e:	2300      	movs	r3, #0
 8009030:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009032:	697b      	ldr	r3, [r7, #20]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3718      	adds	r7, #24
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	20001358 	.word	0x20001358
 8009040:	20001338 	.word	0x20001338
 8009044:	20000e60 	.word	0x20000e60
 8009048:	200012f0 	.word	0x200012f0
 800904c:	20000e5c 	.word	0x20000e5c
 8009050:	20001344 	.word	0x20001344

08009054 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800905c:	4b06      	ldr	r3, [pc, #24]	@ (8009078 <vTaskInternalSetTimeOutState+0x24>)
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009064:	4b05      	ldr	r3, [pc, #20]	@ (800907c <vTaskInternalSetTimeOutState+0x28>)
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	605a      	str	r2, [r3, #4]
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	bc80      	pop	{r7}
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	20001348 	.word	0x20001348
 800907c:	20001334 	.word	0x20001334

08009080 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b088      	sub	sp, #32
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
 8009088:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10b      	bne.n	80090a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009094:	f383 8811 	msr	BASEPRI, r3
 8009098:	f3bf 8f6f 	isb	sy
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	613b      	str	r3, [r7, #16]
}
 80090a2:	bf00      	nop
 80090a4:	bf00      	nop
 80090a6:	e7fd      	b.n	80090a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10b      	bne.n	80090c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80090ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b2:	f383 8811 	msr	BASEPRI, r3
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	60fb      	str	r3, [r7, #12]
}
 80090c0:	bf00      	nop
 80090c2:	bf00      	nop
 80090c4:	e7fd      	b.n	80090c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80090c6:	f000 ff51 	bl	8009f6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80090ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009140 <xTaskCheckForTimeOut+0xc0>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	69ba      	ldr	r2, [r7, #24]
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e2:	d102      	bne.n	80090ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80090e4:	2300      	movs	r3, #0
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e023      	b.n	8009132 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	4b15      	ldr	r3, [pc, #84]	@ (8009144 <xTaskCheckForTimeOut+0xc4>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d007      	beq.n	8009106 <xTaskCheckForTimeOut+0x86>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	69ba      	ldr	r2, [r7, #24]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d302      	bcc.n	8009106 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009100:	2301      	movs	r3, #1
 8009102:	61fb      	str	r3, [r7, #28]
 8009104:	e015      	b.n	8009132 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	429a      	cmp	r2, r3
 800910e:	d20b      	bcs.n	8009128 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	1ad2      	subs	r2, r2, r3
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7ff ff99 	bl	8009054 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009122:	2300      	movs	r3, #0
 8009124:	61fb      	str	r3, [r7, #28]
 8009126:	e004      	b.n	8009132 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	2200      	movs	r2, #0
 800912c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800912e:	2301      	movs	r3, #1
 8009130:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009132:	f000 ff4b 	bl	8009fcc <vPortExitCritical>

	return xReturn;
 8009136:	69fb      	ldr	r3, [r7, #28]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3720      	adds	r7, #32
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	20001334 	.word	0x20001334
 8009144:	20001348 	.word	0x20001348

08009148 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009148:	b480      	push	{r7}
 800914a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800914c:	4b03      	ldr	r3, [pc, #12]	@ (800915c <vTaskMissedYield+0x14>)
 800914e:	2201      	movs	r2, #1
 8009150:	601a      	str	r2, [r3, #0]
}
 8009152:	bf00      	nop
 8009154:	46bd      	mov	sp, r7
 8009156:	bc80      	pop	{r7}
 8009158:	4770      	bx	lr
 800915a:	bf00      	nop
 800915c:	20001344 	.word	0x20001344

08009160 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009168:	f000 f852 	bl	8009210 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800916c:	4b06      	ldr	r3, [pc, #24]	@ (8009188 <prvIdleTask+0x28>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2b01      	cmp	r3, #1
 8009172:	d9f9      	bls.n	8009168 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009174:	4b05      	ldr	r3, [pc, #20]	@ (800918c <prvIdleTask+0x2c>)
 8009176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800917a:	601a      	str	r2, [r3, #0]
 800917c:	f3bf 8f4f 	dsb	sy
 8009180:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009184:	e7f0      	b.n	8009168 <prvIdleTask+0x8>
 8009186:	bf00      	nop
 8009188:	20000e60 	.word	0x20000e60
 800918c:	e000ed04 	.word	0xe000ed04

08009190 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009196:	2300      	movs	r3, #0
 8009198:	607b      	str	r3, [r7, #4]
 800919a:	e00c      	b.n	80091b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	4613      	mov	r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4413      	add	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4a12      	ldr	r2, [pc, #72]	@ (80091f0 <prvInitialiseTaskLists+0x60>)
 80091a8:	4413      	add	r3, r2
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7fe fa50 	bl	8007650 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	3301      	adds	r3, #1
 80091b4:	607b      	str	r3, [r7, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b37      	cmp	r3, #55	@ 0x37
 80091ba:	d9ef      	bls.n	800919c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80091bc:	480d      	ldr	r0, [pc, #52]	@ (80091f4 <prvInitialiseTaskLists+0x64>)
 80091be:	f7fe fa47 	bl	8007650 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80091c2:	480d      	ldr	r0, [pc, #52]	@ (80091f8 <prvInitialiseTaskLists+0x68>)
 80091c4:	f7fe fa44 	bl	8007650 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80091c8:	480c      	ldr	r0, [pc, #48]	@ (80091fc <prvInitialiseTaskLists+0x6c>)
 80091ca:	f7fe fa41 	bl	8007650 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80091ce:	480c      	ldr	r0, [pc, #48]	@ (8009200 <prvInitialiseTaskLists+0x70>)
 80091d0:	f7fe fa3e 	bl	8007650 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80091d4:	480b      	ldr	r0, [pc, #44]	@ (8009204 <prvInitialiseTaskLists+0x74>)
 80091d6:	f7fe fa3b 	bl	8007650 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80091da:	4b0b      	ldr	r3, [pc, #44]	@ (8009208 <prvInitialiseTaskLists+0x78>)
 80091dc:	4a05      	ldr	r2, [pc, #20]	@ (80091f4 <prvInitialiseTaskLists+0x64>)
 80091de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80091e0:	4b0a      	ldr	r3, [pc, #40]	@ (800920c <prvInitialiseTaskLists+0x7c>)
 80091e2:	4a05      	ldr	r2, [pc, #20]	@ (80091f8 <prvInitialiseTaskLists+0x68>)
 80091e4:	601a      	str	r2, [r3, #0]
}
 80091e6:	bf00      	nop
 80091e8:	3708      	adds	r7, #8
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	20000e60 	.word	0x20000e60
 80091f4:	200012c0 	.word	0x200012c0
 80091f8:	200012d4 	.word	0x200012d4
 80091fc:	200012f0 	.word	0x200012f0
 8009200:	20001304 	.word	0x20001304
 8009204:	2000131c 	.word	0x2000131c
 8009208:	200012e8 	.word	0x200012e8
 800920c:	200012ec 	.word	0x200012ec

08009210 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009216:	e019      	b.n	800924c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009218:	f000 fea8 	bl	8009f6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800921c:	4b10      	ldr	r3, [pc, #64]	@ (8009260 <prvCheckTasksWaitingTermination+0x50>)
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	3304      	adds	r3, #4
 8009228:	4618      	mov	r0, r3
 800922a:	f7fe fa97 	bl	800775c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800922e:	4b0d      	ldr	r3, [pc, #52]	@ (8009264 <prvCheckTasksWaitingTermination+0x54>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3b01      	subs	r3, #1
 8009234:	4a0b      	ldr	r2, [pc, #44]	@ (8009264 <prvCheckTasksWaitingTermination+0x54>)
 8009236:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009238:	4b0b      	ldr	r3, [pc, #44]	@ (8009268 <prvCheckTasksWaitingTermination+0x58>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	3b01      	subs	r3, #1
 800923e:	4a0a      	ldr	r2, [pc, #40]	@ (8009268 <prvCheckTasksWaitingTermination+0x58>)
 8009240:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009242:	f000 fec3 	bl	8009fcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 f810 	bl	800926c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800924c:	4b06      	ldr	r3, [pc, #24]	@ (8009268 <prvCheckTasksWaitingTermination+0x58>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1e1      	bne.n	8009218 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009254:	bf00      	nop
 8009256:	bf00      	nop
 8009258:	3708      	adds	r7, #8
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop
 8009260:	20001304 	.word	0x20001304
 8009264:	20001330 	.word	0x20001330
 8009268:	20001318 	.word	0x20001318

0800926c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	3354      	adds	r3, #84	@ 0x54
 8009278:	4618      	mov	r0, r3
 800927a:	f001 f981 	bl	800a580 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009284:	2b00      	cmp	r3, #0
 8009286:	d108      	bne.n	800929a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800928c:	4618      	mov	r0, r3
 800928e:	f001 f83d 	bl	800a30c <vPortFree>
				vPortFree( pxTCB );
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f001 f83a 	bl	800a30c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009298:	e019      	b.n	80092ce <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d103      	bne.n	80092ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f001 f831 	bl	800a30c <vPortFree>
	}
 80092aa:	e010      	b.n	80092ce <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d00b      	beq.n	80092ce <prvDeleteTCB+0x62>
	__asm volatile
 80092b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ba:	f383 8811 	msr	BASEPRI, r3
 80092be:	f3bf 8f6f 	isb	sy
 80092c2:	f3bf 8f4f 	dsb	sy
 80092c6:	60fb      	str	r3, [r7, #12]
}
 80092c8:	bf00      	nop
 80092ca:	bf00      	nop
 80092cc:	e7fd      	b.n	80092ca <prvDeleteTCB+0x5e>
	}
 80092ce:	bf00      	nop
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
	...

080092d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092de:	4b0c      	ldr	r3, [pc, #48]	@ (8009310 <prvResetNextTaskUnblockTime+0x38>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d104      	bne.n	80092f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80092e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009314 <prvResetNextTaskUnblockTime+0x3c>)
 80092ea:	f04f 32ff 	mov.w	r2, #4294967295
 80092ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80092f0:	e008      	b.n	8009304 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092f2:	4b07      	ldr	r3, [pc, #28]	@ (8009310 <prvResetNextTaskUnblockTime+0x38>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	68db      	ldr	r3, [r3, #12]
 80092fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	4a04      	ldr	r2, [pc, #16]	@ (8009314 <prvResetNextTaskUnblockTime+0x3c>)
 8009302:	6013      	str	r3, [r2, #0]
}
 8009304:	bf00      	nop
 8009306:	370c      	adds	r7, #12
 8009308:	46bd      	mov	sp, r7
 800930a:	bc80      	pop	{r7}
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	200012e8 	.word	0x200012e8
 8009314:	20001350 	.word	0x20001350

08009318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800931e:	4b0b      	ldr	r3, [pc, #44]	@ (800934c <xTaskGetSchedulerState+0x34>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d102      	bne.n	800932c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009326:	2301      	movs	r3, #1
 8009328:	607b      	str	r3, [r7, #4]
 800932a:	e008      	b.n	800933e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800932c:	4b08      	ldr	r3, [pc, #32]	@ (8009350 <xTaskGetSchedulerState+0x38>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d102      	bne.n	800933a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009334:	2302      	movs	r3, #2
 8009336:	607b      	str	r3, [r7, #4]
 8009338:	e001      	b.n	800933e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800933a:	2300      	movs	r3, #0
 800933c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800933e:	687b      	ldr	r3, [r7, #4]
	}
 8009340:	4618      	mov	r0, r3
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	bc80      	pop	{r7}
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	2000133c 	.word	0x2000133c
 8009350:	20001358 	.word	0x20001358

08009354 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009360:	2300      	movs	r3, #0
 8009362:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d051      	beq.n	800940e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800936e:	4b2a      	ldr	r3, [pc, #168]	@ (8009418 <xTaskPriorityInherit+0xc4>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009374:	429a      	cmp	r2, r3
 8009376:	d241      	bcs.n	80093fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	2b00      	cmp	r3, #0
 800937e:	db06      	blt.n	800938e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009380:	4b25      	ldr	r3, [pc, #148]	@ (8009418 <xTaskPriorityInherit+0xc4>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009386:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	6959      	ldr	r1, [r3, #20]
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009396:	4613      	mov	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	4413      	add	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4a1f      	ldr	r2, [pc, #124]	@ (800941c <xTaskPriorityInherit+0xc8>)
 80093a0:	4413      	add	r3, r2
 80093a2:	4299      	cmp	r1, r3
 80093a4:	d122      	bne.n	80093ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	3304      	adds	r3, #4
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fe f9d6 	bl	800775c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093b0:	4b19      	ldr	r3, [pc, #100]	@ (8009418 <xTaskPriorityInherit+0xc4>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093be:	4b18      	ldr	r3, [pc, #96]	@ (8009420 <xTaskPriorityInherit+0xcc>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d903      	bls.n	80093ce <xTaskPriorityInherit+0x7a>
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ca:	4a15      	ldr	r2, [pc, #84]	@ (8009420 <xTaskPriorityInherit+0xcc>)
 80093cc:	6013      	str	r3, [r2, #0]
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093d2:	4613      	mov	r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4413      	add	r3, r2
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	4a10      	ldr	r2, [pc, #64]	@ (800941c <xTaskPriorityInherit+0xc8>)
 80093dc:	441a      	add	r2, r3
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	3304      	adds	r3, #4
 80093e2:	4619      	mov	r1, r3
 80093e4:	4610      	mov	r0, r2
 80093e6:	f7fe f95e 	bl	80076a6 <vListInsertEnd>
 80093ea:	e004      	b.n	80093f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009418 <xTaskPriorityInherit+0xc4>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80093f6:	2301      	movs	r3, #1
 80093f8:	60fb      	str	r3, [r7, #12]
 80093fa:	e008      	b.n	800940e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009400:	4b05      	ldr	r3, [pc, #20]	@ (8009418 <xTaskPriorityInherit+0xc4>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009406:	429a      	cmp	r2, r3
 8009408:	d201      	bcs.n	800940e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800940a:	2301      	movs	r3, #1
 800940c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800940e:	68fb      	ldr	r3, [r7, #12]
	}
 8009410:	4618      	mov	r0, r3
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	20000e5c 	.word	0x20000e5c
 800941c:	20000e60 	.word	0x20000e60
 8009420:	20001338 	.word	0x20001338

08009424 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009424:	b580      	push	{r7, lr}
 8009426:	b086      	sub	sp, #24
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009430:	2300      	movs	r3, #0
 8009432:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d058      	beq.n	80094ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800943a:	4b2f      	ldr	r3, [pc, #188]	@ (80094f8 <xTaskPriorityDisinherit+0xd4>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	429a      	cmp	r2, r3
 8009442:	d00b      	beq.n	800945c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	60fb      	str	r3, [r7, #12]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10b      	bne.n	800947c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009468:	f383 8811 	msr	BASEPRI, r3
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	60bb      	str	r3, [r7, #8]
}
 8009476:	bf00      	nop
 8009478:	bf00      	nop
 800947a:	e7fd      	b.n	8009478 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009480:	1e5a      	subs	r2, r3, #1
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800948e:	429a      	cmp	r2, r3
 8009490:	d02c      	beq.n	80094ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009496:	2b00      	cmp	r3, #0
 8009498:	d128      	bne.n	80094ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	3304      	adds	r3, #4
 800949e:	4618      	mov	r0, r3
 80094a0:	f7fe f95c 	bl	800775c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094bc:	4b0f      	ldr	r3, [pc, #60]	@ (80094fc <xTaskPriorityDisinherit+0xd8>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d903      	bls.n	80094cc <xTaskPriorityDisinherit+0xa8>
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c8:	4a0c      	ldr	r2, [pc, #48]	@ (80094fc <xTaskPriorityDisinherit+0xd8>)
 80094ca:	6013      	str	r3, [r2, #0]
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d0:	4613      	mov	r3, r2
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	4a09      	ldr	r2, [pc, #36]	@ (8009500 <xTaskPriorityDisinherit+0xdc>)
 80094da:	441a      	add	r2, r3
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	3304      	adds	r3, #4
 80094e0:	4619      	mov	r1, r3
 80094e2:	4610      	mov	r0, r2
 80094e4:	f7fe f8df 	bl	80076a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80094e8:	2301      	movs	r3, #1
 80094ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094ec:	697b      	ldr	r3, [r7, #20]
	}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3718      	adds	r7, #24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	20000e5c 	.word	0x20000e5c
 80094fc:	20001338 	.word	0x20001338
 8009500:	20000e60 	.word	0x20000e60

08009504 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009504:	b580      	push	{r7, lr}
 8009506:	b088      	sub	sp, #32
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009512:	2301      	movs	r3, #1
 8009514:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d06c      	beq.n	80095f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800951c:	69bb      	ldr	r3, [r7, #24]
 800951e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10b      	bne.n	800953c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	60fb      	str	r3, [r7, #12]
}
 8009536:	bf00      	nop
 8009538:	bf00      	nop
 800953a:	e7fd      	b.n	8009538 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800953c:	69bb      	ldr	r3, [r7, #24]
 800953e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009540:	683a      	ldr	r2, [r7, #0]
 8009542:	429a      	cmp	r2, r3
 8009544:	d902      	bls.n	800954c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	61fb      	str	r3, [r7, #28]
 800954a:	e002      	b.n	8009552 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009550:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009556:	69fa      	ldr	r2, [r7, #28]
 8009558:	429a      	cmp	r2, r3
 800955a:	d04c      	beq.n	80095f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800955c:	69bb      	ldr	r3, [r7, #24]
 800955e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	429a      	cmp	r2, r3
 8009564:	d147      	bne.n	80095f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009566:	4b26      	ldr	r3, [pc, #152]	@ (8009600 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	69ba      	ldr	r2, [r7, #24]
 800956c:	429a      	cmp	r2, r3
 800956e:	d10b      	bne.n	8009588 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009574:	f383 8811 	msr	BASEPRI, r3
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	f3bf 8f4f 	dsb	sy
 8009580:	60bb      	str	r3, [r7, #8]
}
 8009582:	bf00      	nop
 8009584:	bf00      	nop
 8009586:	e7fd      	b.n	8009584 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	69fa      	ldr	r2, [r7, #28]
 8009592:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	2b00      	cmp	r3, #0
 800959a:	db04      	blt.n	80095a6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	6959      	ldr	r1, [r3, #20]
 80095aa:	693a      	ldr	r2, [r7, #16]
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	4a13      	ldr	r2, [pc, #76]	@ (8009604 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80095b6:	4413      	add	r3, r2
 80095b8:	4299      	cmp	r1, r3
 80095ba:	d11c      	bne.n	80095f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	3304      	adds	r3, #4
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7fe f8cb 	bl	800775c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009608 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d903      	bls.n	80095da <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009608 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095d8:	6013      	str	r3, [r2, #0]
 80095da:	69bb      	ldr	r3, [r7, #24]
 80095dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095de:	4613      	mov	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4413      	add	r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	4a07      	ldr	r2, [pc, #28]	@ (8009604 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80095e8:	441a      	add	r2, r3
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	3304      	adds	r3, #4
 80095ee:	4619      	mov	r1, r3
 80095f0:	4610      	mov	r0, r2
 80095f2:	f7fe f858 	bl	80076a6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095f6:	bf00      	nop
 80095f8:	3720      	adds	r7, #32
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	20000e5c 	.word	0x20000e5c
 8009604:	20000e60 	.word	0x20000e60
 8009608:	20001338 	.word	0x20001338

0800960c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800960c:	b480      	push	{r7}
 800960e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009610:	4b07      	ldr	r3, [pc, #28]	@ (8009630 <pvTaskIncrementMutexHeldCount+0x24>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d004      	beq.n	8009622 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009618:	4b05      	ldr	r3, [pc, #20]	@ (8009630 <pvTaskIncrementMutexHeldCount+0x24>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800961e:	3201      	adds	r2, #1
 8009620:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009622:	4b03      	ldr	r3, [pc, #12]	@ (8009630 <pvTaskIncrementMutexHeldCount+0x24>)
 8009624:	681b      	ldr	r3, [r3, #0]
	}
 8009626:	4618      	mov	r0, r3
 8009628:	46bd      	mov	sp, r7
 800962a:	bc80      	pop	{r7}
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	20000e5c 	.word	0x20000e5c

08009634 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800963e:	4b21      	ldr	r3, [pc, #132]	@ (80096c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009644:	4b20      	ldr	r3, [pc, #128]	@ (80096c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	3304      	adds	r3, #4
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe f886 	bl	800775c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009656:	d10a      	bne.n	800966e <prvAddCurrentTaskToDelayedList+0x3a>
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d007      	beq.n	800966e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800965e:	4b1a      	ldr	r3, [pc, #104]	@ (80096c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	3304      	adds	r3, #4
 8009664:	4619      	mov	r1, r3
 8009666:	4819      	ldr	r0, [pc, #100]	@ (80096cc <prvAddCurrentTaskToDelayedList+0x98>)
 8009668:	f7fe f81d 	bl	80076a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800966c:	e026      	b.n	80096bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4413      	add	r3, r2
 8009674:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009676:	4b14      	ldr	r3, [pc, #80]	@ (80096c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	68ba      	ldr	r2, [r7, #8]
 800967c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800967e:	68ba      	ldr	r2, [r7, #8]
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	429a      	cmp	r2, r3
 8009684:	d209      	bcs.n	800969a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009686:	4b12      	ldr	r3, [pc, #72]	@ (80096d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	4b0f      	ldr	r3, [pc, #60]	@ (80096c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	3304      	adds	r3, #4
 8009690:	4619      	mov	r1, r3
 8009692:	4610      	mov	r0, r2
 8009694:	f7fe f82a 	bl	80076ec <vListInsert>
}
 8009698:	e010      	b.n	80096bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800969a:	4b0e      	ldr	r3, [pc, #56]	@ (80096d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	4b0a      	ldr	r3, [pc, #40]	@ (80096c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	3304      	adds	r3, #4
 80096a4:	4619      	mov	r1, r3
 80096a6:	4610      	mov	r0, r2
 80096a8:	f7fe f820 	bl	80076ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096ac:	4b0a      	ldr	r3, [pc, #40]	@ (80096d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d202      	bcs.n	80096bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096b6:	4a08      	ldr	r2, [pc, #32]	@ (80096d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	6013      	str	r3, [r2, #0]
}
 80096bc:	bf00      	nop
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}
 80096c4:	20001334 	.word	0x20001334
 80096c8:	20000e5c 	.word	0x20000e5c
 80096cc:	2000131c 	.word	0x2000131c
 80096d0:	200012ec 	.word	0x200012ec
 80096d4:	200012e8 	.word	0x200012e8
 80096d8:	20001350 	.word	0x20001350

080096dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08a      	sub	sp, #40	@ 0x28
 80096e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80096e2:	2300      	movs	r3, #0
 80096e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80096e6:	f000 fb11 	bl	8009d0c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80096ea:	4b1d      	ldr	r3, [pc, #116]	@ (8009760 <xTimerCreateTimerTask+0x84>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d021      	beq.n	8009736 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80096f2:	2300      	movs	r3, #0
 80096f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80096f6:	2300      	movs	r3, #0
 80096f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80096fa:	1d3a      	adds	r2, r7, #4
 80096fc:	f107 0108 	add.w	r1, r7, #8
 8009700:	f107 030c 	add.w	r3, r7, #12
 8009704:	4618      	mov	r0, r3
 8009706:	f7fd ff89 	bl	800761c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800970a:	6879      	ldr	r1, [r7, #4]
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	68fa      	ldr	r2, [r7, #12]
 8009710:	9202      	str	r2, [sp, #8]
 8009712:	9301      	str	r3, [sp, #4]
 8009714:	2302      	movs	r3, #2
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	2300      	movs	r3, #0
 800971a:	460a      	mov	r2, r1
 800971c:	4911      	ldr	r1, [pc, #68]	@ (8009764 <xTimerCreateTimerTask+0x88>)
 800971e:	4812      	ldr	r0, [pc, #72]	@ (8009768 <xTimerCreateTimerTask+0x8c>)
 8009720:	f7fe ff32 	bl	8008588 <xTaskCreateStatic>
 8009724:	4603      	mov	r3, r0
 8009726:	4a11      	ldr	r2, [pc, #68]	@ (800976c <xTimerCreateTimerTask+0x90>)
 8009728:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800972a:	4b10      	ldr	r3, [pc, #64]	@ (800976c <xTimerCreateTimerTask+0x90>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d001      	beq.n	8009736 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009732:	2301      	movs	r3, #1
 8009734:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10b      	bne.n	8009754 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800973c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009740:	f383 8811 	msr	BASEPRI, r3
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	f3bf 8f4f 	dsb	sy
 800974c:	613b      	str	r3, [r7, #16]
}
 800974e:	bf00      	nop
 8009750:	bf00      	nop
 8009752:	e7fd      	b.n	8009750 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009754:	697b      	ldr	r3, [r7, #20]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3718      	adds	r7, #24
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
 800975e:	bf00      	nop
 8009760:	2000138c 	.word	0x2000138c
 8009764:	0800a980 	.word	0x0800a980
 8009768:	080098a9 	.word	0x080098a9
 800976c:	20001390 	.word	0x20001390

08009770 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b08a      	sub	sp, #40	@ 0x28
 8009774:	af00      	add	r7, sp, #0
 8009776:	60f8      	str	r0, [r7, #12]
 8009778:	60b9      	str	r1, [r7, #8]
 800977a:	607a      	str	r2, [r7, #4]
 800977c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800977e:	2300      	movs	r3, #0
 8009780:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d10b      	bne.n	80097a0 <xTimerGenericCommand+0x30>
	__asm volatile
 8009788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978c:	f383 8811 	msr	BASEPRI, r3
 8009790:	f3bf 8f6f 	isb	sy
 8009794:	f3bf 8f4f 	dsb	sy
 8009798:	623b      	str	r3, [r7, #32]
}
 800979a:	bf00      	nop
 800979c:	bf00      	nop
 800979e:	e7fd      	b.n	800979c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80097a0:	4b19      	ldr	r3, [pc, #100]	@ (8009808 <xTimerGenericCommand+0x98>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d02a      	beq.n	80097fe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	2b05      	cmp	r3, #5
 80097b8:	dc18      	bgt.n	80097ec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097ba:	f7ff fdad 	bl	8009318 <xTaskGetSchedulerState>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d109      	bne.n	80097d8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097c4:	4b10      	ldr	r3, [pc, #64]	@ (8009808 <xTimerGenericCommand+0x98>)
 80097c6:	6818      	ldr	r0, [r3, #0]
 80097c8:	f107 0110 	add.w	r1, r7, #16
 80097cc:	2300      	movs	r3, #0
 80097ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097d0:	f7fe f934 	bl	8007a3c <xQueueGenericSend>
 80097d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80097d6:	e012      	b.n	80097fe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009808 <xTimerGenericCommand+0x98>)
 80097da:	6818      	ldr	r0, [r3, #0]
 80097dc:	f107 0110 	add.w	r1, r7, #16
 80097e0:	2300      	movs	r3, #0
 80097e2:	2200      	movs	r2, #0
 80097e4:	f7fe f92a 	bl	8007a3c <xQueueGenericSend>
 80097e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80097ea:	e008      	b.n	80097fe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80097ec:	4b06      	ldr	r3, [pc, #24]	@ (8009808 <xTimerGenericCommand+0x98>)
 80097ee:	6818      	ldr	r0, [r3, #0]
 80097f0:	f107 0110 	add.w	r1, r7, #16
 80097f4:	2300      	movs	r3, #0
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	f7fe fa22 	bl	8007c40 <xQueueGenericSendFromISR>
 80097fc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009800:	4618      	mov	r0, r3
 8009802:	3728      	adds	r7, #40	@ 0x28
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	2000138c 	.word	0x2000138c

0800980c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b088      	sub	sp, #32
 8009810:	af02      	add	r7, sp, #8
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009816:	4b23      	ldr	r3, [pc, #140]	@ (80098a4 <prvProcessExpiredTimer+0x98>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	3304      	adds	r3, #4
 8009824:	4618      	mov	r0, r3
 8009826:	f7fd ff99 	bl	800775c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009830:	f003 0304 	and.w	r3, r3, #4
 8009834:	2b00      	cmp	r3, #0
 8009836:	d023      	beq.n	8009880 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	699a      	ldr	r2, [r3, #24]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	18d1      	adds	r1, r2, r3
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	683a      	ldr	r2, [r7, #0]
 8009844:	6978      	ldr	r0, [r7, #20]
 8009846:	f000 f8d3 	bl	80099f0 <prvInsertTimerInActiveList>
 800984a:	4603      	mov	r3, r0
 800984c:	2b00      	cmp	r3, #0
 800984e:	d020      	beq.n	8009892 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009850:	2300      	movs	r3, #0
 8009852:	9300      	str	r3, [sp, #0]
 8009854:	2300      	movs	r3, #0
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	2100      	movs	r1, #0
 800985a:	6978      	ldr	r0, [r7, #20]
 800985c:	f7ff ff88 	bl	8009770 <xTimerGenericCommand>
 8009860:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d114      	bne.n	8009892 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800986c:	f383 8811 	msr	BASEPRI, r3
 8009870:	f3bf 8f6f 	isb	sy
 8009874:	f3bf 8f4f 	dsb	sy
 8009878:	60fb      	str	r3, [r7, #12]
}
 800987a:	bf00      	nop
 800987c:	bf00      	nop
 800987e:	e7fd      	b.n	800987c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009886:	f023 0301 	bic.w	r3, r3, #1
 800988a:	b2da      	uxtb	r2, r3
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	6a1b      	ldr	r3, [r3, #32]
 8009896:	6978      	ldr	r0, [r7, #20]
 8009898:	4798      	blx	r3
}
 800989a:	bf00      	nop
 800989c:	3718      	adds	r7, #24
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	20001384 	.word	0x20001384

080098a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098b0:	f107 0308 	add.w	r3, r7, #8
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 f859 	bl	800996c <prvGetNextExpireTime>
 80098ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	4619      	mov	r1, r3
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f000 f805 	bl	80098d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098c6:	f000 f8d5 	bl	8009a74 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098ca:	bf00      	nop
 80098cc:	e7f0      	b.n	80098b0 <prvTimerTask+0x8>
	...

080098d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098da:	f7ff f92d 	bl	8008b38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098de:	f107 0308 	add.w	r3, r7, #8
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 f864 	bl	80099b0 <prvSampleTimeNow>
 80098e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d130      	bne.n	8009952 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10a      	bne.n	800990c <prvProcessTimerOrBlockTask+0x3c>
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d806      	bhi.n	800990c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80098fe:	f7ff f929 	bl	8008b54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009902:	68f9      	ldr	r1, [r7, #12]
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f7ff ff81 	bl	800980c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800990a:	e024      	b.n	8009956 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d008      	beq.n	8009924 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009912:	4b13      	ldr	r3, [pc, #76]	@ (8009960 <prvProcessTimerOrBlockTask+0x90>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d101      	bne.n	8009920 <prvProcessTimerOrBlockTask+0x50>
 800991c:	2301      	movs	r3, #1
 800991e:	e000      	b.n	8009922 <prvProcessTimerOrBlockTask+0x52>
 8009920:	2300      	movs	r3, #0
 8009922:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009924:	4b0f      	ldr	r3, [pc, #60]	@ (8009964 <prvProcessTimerOrBlockTask+0x94>)
 8009926:	6818      	ldr	r0, [r3, #0]
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	683a      	ldr	r2, [r7, #0]
 8009930:	4619      	mov	r1, r3
 8009932:	f7fe fdf5 	bl	8008520 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009936:	f7ff f90d 	bl	8008b54 <xTaskResumeAll>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10a      	bne.n	8009956 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009940:	4b09      	ldr	r3, [pc, #36]	@ (8009968 <prvProcessTimerOrBlockTask+0x98>)
 8009942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	f3bf 8f6f 	isb	sy
}
 8009950:	e001      	b.n	8009956 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009952:	f7ff f8ff 	bl	8008b54 <xTaskResumeAll>
}
 8009956:	bf00      	nop
 8009958:	3710      	adds	r7, #16
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	20001388 	.word	0x20001388
 8009964:	2000138c 	.word	0x2000138c
 8009968:	e000ed04 	.word	0xe000ed04

0800996c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800996c:	b480      	push	{r7}
 800996e:	b085      	sub	sp, #20
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009974:	4b0d      	ldr	r3, [pc, #52]	@ (80099ac <prvGetNextExpireTime+0x40>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d101      	bne.n	8009982 <prvGetNextExpireTime+0x16>
 800997e:	2201      	movs	r2, #1
 8009980:	e000      	b.n	8009984 <prvGetNextExpireTime+0x18>
 8009982:	2200      	movs	r2, #0
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d105      	bne.n	800999c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009990:	4b06      	ldr	r3, [pc, #24]	@ (80099ac <prvGetNextExpireTime+0x40>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	60fb      	str	r3, [r7, #12]
 800999a:	e001      	b.n	80099a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800999c:	2300      	movs	r3, #0
 800999e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80099a0:	68fb      	ldr	r3, [r7, #12]
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3714      	adds	r7, #20
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bc80      	pop	{r7}
 80099aa:	4770      	bx	lr
 80099ac:	20001384 	.word	0x20001384

080099b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099b8:	f7ff f96a 	bl	8008c90 <xTaskGetTickCount>
 80099bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80099be:	4b0b      	ldr	r3, [pc, #44]	@ (80099ec <prvSampleTimeNow+0x3c>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d205      	bcs.n	80099d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099c8:	f000 f93a 	bl	8009c40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2201      	movs	r2, #1
 80099d0:	601a      	str	r2, [r3, #0]
 80099d2:	e002      	b.n	80099da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099da:	4a04      	ldr	r2, [pc, #16]	@ (80099ec <prvSampleTimeNow+0x3c>)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80099e0:	68fb      	ldr	r3, [r7, #12]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3710      	adds	r7, #16
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	20001394 	.word	0x20001394

080099f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
 80099fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099fe:	2300      	movs	r3, #0
 8009a00:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a0e:	68ba      	ldr	r2, [r7, #8]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d812      	bhi.n	8009a3c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	1ad2      	subs	r2, r2, r3
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d302      	bcc.n	8009a2a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a24:	2301      	movs	r3, #1
 8009a26:	617b      	str	r3, [r7, #20]
 8009a28:	e01b      	b.n	8009a62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a2a:	4b10      	ldr	r3, [pc, #64]	@ (8009a6c <prvInsertTimerInActiveList+0x7c>)
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3304      	adds	r3, #4
 8009a32:	4619      	mov	r1, r3
 8009a34:	4610      	mov	r0, r2
 8009a36:	f7fd fe59 	bl	80076ec <vListInsert>
 8009a3a:	e012      	b.n	8009a62 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d206      	bcs.n	8009a52 <prvInsertTimerInActiveList+0x62>
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d302      	bcc.n	8009a52 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	617b      	str	r3, [r7, #20]
 8009a50:	e007      	b.n	8009a62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a52:	4b07      	ldr	r3, [pc, #28]	@ (8009a70 <prvInsertTimerInActiveList+0x80>)
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	3304      	adds	r3, #4
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	f7fd fe45 	bl	80076ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a62:	697b      	ldr	r3, [r7, #20]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3718      	adds	r7, #24
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}
 8009a6c:	20001388 	.word	0x20001388
 8009a70:	20001384 	.word	0x20001384

08009a74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08e      	sub	sp, #56	@ 0x38
 8009a78:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a7a:	e0ce      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	da19      	bge.n	8009ab6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a82:	1d3b      	adds	r3, r7, #4
 8009a84:	3304      	adds	r3, #4
 8009a86:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10b      	bne.n	8009aa6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a92:	f383 8811 	msr	BASEPRI, r3
 8009a96:	f3bf 8f6f 	isb	sy
 8009a9a:	f3bf 8f4f 	dsb	sy
 8009a9e:	61fb      	str	r3, [r7, #28]
}
 8009aa0:	bf00      	nop
 8009aa2:	bf00      	nop
 8009aa4:	e7fd      	b.n	8009aa2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009aac:	6850      	ldr	r0, [r2, #4]
 8009aae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ab0:	6892      	ldr	r2, [r2, #8]
 8009ab2:	4611      	mov	r1, r2
 8009ab4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f2c0 80ae 	blt.w	8009c1a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac4:	695b      	ldr	r3, [r3, #20]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d004      	beq.n	8009ad4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009acc:	3304      	adds	r3, #4
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7fd fe44 	bl	800775c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ad4:	463b      	mov	r3, r7
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7ff ff6a 	bl	80099b0 <prvSampleTimeNow>
 8009adc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b09      	cmp	r3, #9
 8009ae2:	f200 8097 	bhi.w	8009c14 <prvProcessReceivedCommands+0x1a0>
 8009ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8009aec <prvProcessReceivedCommands+0x78>)
 8009ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aec:	08009b15 	.word	0x08009b15
 8009af0:	08009b15 	.word	0x08009b15
 8009af4:	08009b15 	.word	0x08009b15
 8009af8:	08009b8b 	.word	0x08009b8b
 8009afc:	08009b9f 	.word	0x08009b9f
 8009b00:	08009beb 	.word	0x08009beb
 8009b04:	08009b15 	.word	0x08009b15
 8009b08:	08009b15 	.word	0x08009b15
 8009b0c:	08009b8b 	.word	0x08009b8b
 8009b10:	08009b9f 	.word	0x08009b9f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b1a:	f043 0301 	orr.w	r3, r3, #1
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2a:	699b      	ldr	r3, [r3, #24]
 8009b2c:	18d1      	adds	r1, r2, r3
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b34:	f7ff ff5c 	bl	80099f0 <prvInsertTimerInActiveList>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d06c      	beq.n	8009c18 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b44:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b4c:	f003 0304 	and.w	r3, r3, #4
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d061      	beq.n	8009c18 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b54:	68ba      	ldr	r2, [r7, #8]
 8009b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b58:	699b      	ldr	r3, [r3, #24]
 8009b5a:	441a      	add	r2, r3
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	9300      	str	r3, [sp, #0]
 8009b60:	2300      	movs	r3, #0
 8009b62:	2100      	movs	r1, #0
 8009b64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b66:	f7ff fe03 	bl	8009770 <xTimerGenericCommand>
 8009b6a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b6c:	6a3b      	ldr	r3, [r7, #32]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d152      	bne.n	8009c18 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b76:	f383 8811 	msr	BASEPRI, r3
 8009b7a:	f3bf 8f6f 	isb	sy
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	61bb      	str	r3, [r7, #24]
}
 8009b84:	bf00      	nop
 8009b86:	bf00      	nop
 8009b88:	e7fd      	b.n	8009b86 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b90:	f023 0301 	bic.w	r3, r3, #1
 8009b94:	b2da      	uxtb	r2, r3
 8009b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009b9c:	e03d      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ba4:	f043 0301 	orr.w	r3, r3, #1
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	699b      	ldr	r3, [r3, #24]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d10b      	bne.n	8009bd6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc2:	f383 8811 	msr	BASEPRI, r3
 8009bc6:	f3bf 8f6f 	isb	sy
 8009bca:	f3bf 8f4f 	dsb	sy
 8009bce:	617b      	str	r3, [r7, #20]
}
 8009bd0:	bf00      	nop
 8009bd2:	bf00      	nop
 8009bd4:	e7fd      	b.n	8009bd2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bdc:	18d1      	adds	r1, r2, r3
 8009bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009be4:	f7ff ff04 	bl	80099f0 <prvInsertTimerInActiveList>
					break;
 8009be8:	e017      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bf0:	f003 0302 	and.w	r3, r3, #2
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d103      	bne.n	8009c00 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009bf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bfa:	f000 fb87 	bl	800a30c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009bfe:	e00c      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c06:	f023 0301 	bic.w	r3, r3, #1
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009c12:	e002      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009c14:	bf00      	nop
 8009c16:	e000      	b.n	8009c1a <prvProcessReceivedCommands+0x1a6>
					break;
 8009c18:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c1a:	4b08      	ldr	r3, [pc, #32]	@ (8009c3c <prvProcessReceivedCommands+0x1c8>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	1d39      	adds	r1, r7, #4
 8009c20:	2200      	movs	r2, #0
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fe f93a 	bl	8007e9c <xQueueReceive>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f47f af26 	bne.w	8009a7c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009c30:	bf00      	nop
 8009c32:	bf00      	nop
 8009c34:	3730      	adds	r7, #48	@ 0x30
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	2000138c 	.word	0x2000138c

08009c40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b088      	sub	sp, #32
 8009c44:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c46:	e049      	b.n	8009cdc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c48:	4b2e      	ldr	r3, [pc, #184]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c52:	4b2c      	ldr	r3, [pc, #176]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	68db      	ldr	r3, [r3, #12]
 8009c5a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3304      	adds	r3, #4
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fd fd7b 	bl	800775c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c74:	f003 0304 	and.w	r3, r3, #4
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d02f      	beq.n	8009cdc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	699b      	ldr	r3, [r3, #24]
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	4413      	add	r3, r2
 8009c84:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c86:	68ba      	ldr	r2, [r7, #8]
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d90e      	bls.n	8009cac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	4610      	mov	r0, r2
 8009ca6:	f7fd fd21 	bl	80076ec <vListInsert>
 8009caa:	e017      	b.n	8009cdc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cac:	2300      	movs	r3, #0
 8009cae:	9300      	str	r3, [sp, #0]
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	693a      	ldr	r2, [r7, #16]
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f7ff fd5a 	bl	8009770 <xTimerGenericCommand>
 8009cbc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10b      	bne.n	8009cdc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc8:	f383 8811 	msr	BASEPRI, r3
 8009ccc:	f3bf 8f6f 	isb	sy
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	603b      	str	r3, [r7, #0]
}
 8009cd6:	bf00      	nop
 8009cd8:	bf00      	nop
 8009cda:	e7fd      	b.n	8009cd8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cdc:	4b09      	ldr	r3, [pc, #36]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1b0      	bne.n	8009c48 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009ce6:	4b07      	ldr	r3, [pc, #28]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009cec:	4b06      	ldr	r3, [pc, #24]	@ (8009d08 <prvSwitchTimerLists+0xc8>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a04      	ldr	r2, [pc, #16]	@ (8009d04 <prvSwitchTimerLists+0xc4>)
 8009cf2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009cf4:	4a04      	ldr	r2, [pc, #16]	@ (8009d08 <prvSwitchTimerLists+0xc8>)
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	6013      	str	r3, [r2, #0]
}
 8009cfa:	bf00      	nop
 8009cfc:	3718      	adds	r7, #24
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
 8009d02:	bf00      	nop
 8009d04:	20001384 	.word	0x20001384
 8009d08:	20001388 	.word	0x20001388

08009d0c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009d12:	f000 f92b 	bl	8009f6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009d16:	4b15      	ldr	r3, [pc, #84]	@ (8009d6c <prvCheckForValidListAndQueue+0x60>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d120      	bne.n	8009d60 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009d1e:	4814      	ldr	r0, [pc, #80]	@ (8009d70 <prvCheckForValidListAndQueue+0x64>)
 8009d20:	f7fd fc96 	bl	8007650 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d24:	4813      	ldr	r0, [pc, #76]	@ (8009d74 <prvCheckForValidListAndQueue+0x68>)
 8009d26:	f7fd fc93 	bl	8007650 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d2a:	4b13      	ldr	r3, [pc, #76]	@ (8009d78 <prvCheckForValidListAndQueue+0x6c>)
 8009d2c:	4a10      	ldr	r2, [pc, #64]	@ (8009d70 <prvCheckForValidListAndQueue+0x64>)
 8009d2e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d30:	4b12      	ldr	r3, [pc, #72]	@ (8009d7c <prvCheckForValidListAndQueue+0x70>)
 8009d32:	4a10      	ldr	r2, [pc, #64]	@ (8009d74 <prvCheckForValidListAndQueue+0x68>)
 8009d34:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d36:	2300      	movs	r3, #0
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	4b11      	ldr	r3, [pc, #68]	@ (8009d80 <prvCheckForValidListAndQueue+0x74>)
 8009d3c:	4a11      	ldr	r2, [pc, #68]	@ (8009d84 <prvCheckForValidListAndQueue+0x78>)
 8009d3e:	2110      	movs	r1, #16
 8009d40:	200a      	movs	r0, #10
 8009d42:	f7fd fd9f 	bl	8007884 <xQueueGenericCreateStatic>
 8009d46:	4603      	mov	r3, r0
 8009d48:	4a08      	ldr	r2, [pc, #32]	@ (8009d6c <prvCheckForValidListAndQueue+0x60>)
 8009d4a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d4c:	4b07      	ldr	r3, [pc, #28]	@ (8009d6c <prvCheckForValidListAndQueue+0x60>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d005      	beq.n	8009d60 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d54:	4b05      	ldr	r3, [pc, #20]	@ (8009d6c <prvCheckForValidListAndQueue+0x60>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	490b      	ldr	r1, [pc, #44]	@ (8009d88 <prvCheckForValidListAndQueue+0x7c>)
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7fe fbb8 	bl	80084d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d60:	f000 f934 	bl	8009fcc <vPortExitCritical>
}
 8009d64:	bf00      	nop
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	2000138c 	.word	0x2000138c
 8009d70:	2000135c 	.word	0x2000135c
 8009d74:	20001370 	.word	0x20001370
 8009d78:	20001384 	.word	0x20001384
 8009d7c:	20001388 	.word	0x20001388
 8009d80:	20001438 	.word	0x20001438
 8009d84:	20001398 	.word	0x20001398
 8009d88:	0800a988 	.word	0x0800a988

08009d8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b085      	sub	sp, #20
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	3b04      	subs	r3, #4
 8009d9c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009da4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	3b04      	subs	r3, #4
 8009daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	f023 0201 	bic.w	r2, r3, #1
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	3b04      	subs	r3, #4
 8009dba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009dbc:	4a08      	ldr	r2, [pc, #32]	@ (8009de0 <pxPortInitialiseStack+0x54>)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	3b14      	subs	r3, #20
 8009dc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009dc8:	687a      	ldr	r2, [r7, #4]
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	3b20      	subs	r3, #32
 8009dd2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3714      	adds	r7, #20
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bc80      	pop	{r7}
 8009dde:	4770      	bx	lr
 8009de0:	08009de5 	.word	0x08009de5

08009de4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009de4:	b480      	push	{r7}
 8009de6:	b085      	sub	sp, #20
 8009de8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009dea:	2300      	movs	r3, #0
 8009dec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009dee:	4b12      	ldr	r3, [pc, #72]	@ (8009e38 <prvTaskExitError+0x54>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df6:	d00b      	beq.n	8009e10 <prvTaskExitError+0x2c>
	__asm volatile
 8009df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfc:	f383 8811 	msr	BASEPRI, r3
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	60fb      	str	r3, [r7, #12]
}
 8009e0a:	bf00      	nop
 8009e0c:	bf00      	nop
 8009e0e:	e7fd      	b.n	8009e0c <prvTaskExitError+0x28>
	__asm volatile
 8009e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e14:	f383 8811 	msr	BASEPRI, r3
 8009e18:	f3bf 8f6f 	isb	sy
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	60bb      	str	r3, [r7, #8]
}
 8009e22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e24:	bf00      	nop
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d0fc      	beq.n	8009e26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e2c:	bf00      	nop
 8009e2e:	bf00      	nop
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bc80      	pop	{r7}
 8009e36:	4770      	bx	lr
 8009e38:	2000001c 	.word	0x2000001c
 8009e3c:	00000000 	.word	0x00000000

08009e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e40:	4b07      	ldr	r3, [pc, #28]	@ (8009e60 <pxCurrentTCBConst2>)
 8009e42:	6819      	ldr	r1, [r3, #0]
 8009e44:	6808      	ldr	r0, [r1, #0]
 8009e46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009e4a:	f380 8809 	msr	PSP, r0
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f04f 0000 	mov.w	r0, #0
 8009e56:	f380 8811 	msr	BASEPRI, r0
 8009e5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009e5e:	4770      	bx	lr

08009e60 <pxCurrentTCBConst2>:
 8009e60:	20000e5c 	.word	0x20000e5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e64:	bf00      	nop
 8009e66:	bf00      	nop

08009e68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009e68:	4806      	ldr	r0, [pc, #24]	@ (8009e84 <prvPortStartFirstTask+0x1c>)
 8009e6a:	6800      	ldr	r0, [r0, #0]
 8009e6c:	6800      	ldr	r0, [r0, #0]
 8009e6e:	f380 8808 	msr	MSP, r0
 8009e72:	b662      	cpsie	i
 8009e74:	b661      	cpsie	f
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	df00      	svc	0
 8009e80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e82:	bf00      	nop
 8009e84:	e000ed08 	.word	0xe000ed08

08009e88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e8e:	4b32      	ldr	r3, [pc, #200]	@ (8009f58 <xPortStartScheduler+0xd0>)
 8009e90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	22ff      	movs	r2, #255	@ 0xff
 8009e9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009ea8:	78fb      	ldrb	r3, [r7, #3]
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009eb0:	b2da      	uxtb	r2, r3
 8009eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8009f5c <xPortStartScheduler+0xd4>)
 8009eb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009eb8:	2207      	movs	r2, #7
 8009eba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ebc:	e009      	b.n	8009ed2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009ebe:	4b28      	ldr	r3, [pc, #160]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	4a26      	ldr	r2, [pc, #152]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009ec6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ec8:	78fb      	ldrb	r3, [r7, #3]
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	005b      	lsls	r3, r3, #1
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ed2:	78fb      	ldrb	r3, [r7, #3]
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eda:	2b80      	cmp	r3, #128	@ 0x80
 8009edc:	d0ef      	beq.n	8009ebe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009ede:	4b20      	ldr	r3, [pc, #128]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f1c3 0307 	rsb	r3, r3, #7
 8009ee6:	2b04      	cmp	r3, #4
 8009ee8:	d00b      	beq.n	8009f02 <xPortStartScheduler+0x7a>
	__asm volatile
 8009eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eee:	f383 8811 	msr	BASEPRI, r3
 8009ef2:	f3bf 8f6f 	isb	sy
 8009ef6:	f3bf 8f4f 	dsb	sy
 8009efa:	60bb      	str	r3, [r7, #8]
}
 8009efc:	bf00      	nop
 8009efe:	bf00      	nop
 8009f00:	e7fd      	b.n	8009efe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f02:	4b17      	ldr	r3, [pc, #92]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	021b      	lsls	r3, r3, #8
 8009f08:	4a15      	ldr	r2, [pc, #84]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009f0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f0c:	4b14      	ldr	r3, [pc, #80]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f14:	4a12      	ldr	r2, [pc, #72]	@ (8009f60 <xPortStartScheduler+0xd8>)
 8009f16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	b2da      	uxtb	r2, r3
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f20:	4b10      	ldr	r3, [pc, #64]	@ (8009f64 <xPortStartScheduler+0xdc>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a0f      	ldr	r2, [pc, #60]	@ (8009f64 <xPortStartScheduler+0xdc>)
 8009f26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009f2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009f64 <xPortStartScheduler+0xdc>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a0c      	ldr	r2, [pc, #48]	@ (8009f64 <xPortStartScheduler+0xdc>)
 8009f32:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009f36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f38:	f000 f8b8 	bl	800a0ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f68 <xPortStartScheduler+0xe0>)
 8009f3e:	2200      	movs	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f42:	f7ff ff91 	bl	8009e68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f46:	f7fe ff6b 	bl	8008e20 <vTaskSwitchContext>
	prvTaskExitError();
 8009f4a:	f7ff ff4b 	bl	8009de4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	e000e400 	.word	0xe000e400
 8009f5c:	20001488 	.word	0x20001488
 8009f60:	2000148c 	.word	0x2000148c
 8009f64:	e000ed20 	.word	0xe000ed20
 8009f68:	2000001c 	.word	0x2000001c

08009f6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
	__asm volatile
 8009f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	607b      	str	r3, [r7, #4]
}
 8009f84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f86:	4b0f      	ldr	r3, [pc, #60]	@ (8009fc4 <vPortEnterCritical+0x58>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	3301      	adds	r3, #1
 8009f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8009fc4 <vPortEnterCritical+0x58>)
 8009f8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f90:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc4 <vPortEnterCritical+0x58>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d110      	bne.n	8009fba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f98:	4b0b      	ldr	r3, [pc, #44]	@ (8009fc8 <vPortEnterCritical+0x5c>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	b2db      	uxtb	r3, r3
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d00b      	beq.n	8009fba <vPortEnterCritical+0x4e>
	__asm volatile
 8009fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa6:	f383 8811 	msr	BASEPRI, r3
 8009faa:	f3bf 8f6f 	isb	sy
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	603b      	str	r3, [r7, #0]
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop
 8009fb8:	e7fd      	b.n	8009fb6 <vPortEnterCritical+0x4a>
	}
}
 8009fba:	bf00      	nop
 8009fbc:	370c      	adds	r7, #12
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bc80      	pop	{r7}
 8009fc2:	4770      	bx	lr
 8009fc4:	2000001c 	.word	0x2000001c
 8009fc8:	e000ed04 	.word	0xe000ed04

08009fcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009fd2:	4b12      	ldr	r3, [pc, #72]	@ (800a01c <vPortExitCritical+0x50>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d10b      	bne.n	8009ff2 <vPortExitCritical+0x26>
	__asm volatile
 8009fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fde:	f383 8811 	msr	BASEPRI, r3
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	f3bf 8f4f 	dsb	sy
 8009fea:	607b      	str	r3, [r7, #4]
}
 8009fec:	bf00      	nop
 8009fee:	bf00      	nop
 8009ff0:	e7fd      	b.n	8009fee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800a01c <vPortExitCritical+0x50>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	4a08      	ldr	r2, [pc, #32]	@ (800a01c <vPortExitCritical+0x50>)
 8009ffa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ffc:	4b07      	ldr	r3, [pc, #28]	@ (800a01c <vPortExitCritical+0x50>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d105      	bne.n	800a010 <vPortExitCritical+0x44>
 800a004:	2300      	movs	r3, #0
 800a006:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	f383 8811 	msr	BASEPRI, r3
}
 800a00e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	bc80      	pop	{r7}
 800a018:	4770      	bx	lr
 800a01a:	bf00      	nop
 800a01c:	2000001c 	.word	0x2000001c

0800a020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a020:	f3ef 8009 	mrs	r0, PSP
 800a024:	f3bf 8f6f 	isb	sy
 800a028:	4b0d      	ldr	r3, [pc, #52]	@ (800a060 <pxCurrentTCBConst>)
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a030:	6010      	str	r0, [r2, #0]
 800a032:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a036:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a03a:	f380 8811 	msr	BASEPRI, r0
 800a03e:	f7fe feef 	bl	8008e20 <vTaskSwitchContext>
 800a042:	f04f 0000 	mov.w	r0, #0
 800a046:	f380 8811 	msr	BASEPRI, r0
 800a04a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a04e:	6819      	ldr	r1, [r3, #0]
 800a050:	6808      	ldr	r0, [r1, #0]
 800a052:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a056:	f380 8809 	msr	PSP, r0
 800a05a:	f3bf 8f6f 	isb	sy
 800a05e:	4770      	bx	lr

0800a060 <pxCurrentTCBConst>:
 800a060:	20000e5c 	.word	0x20000e5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a064:	bf00      	nop
 800a066:	bf00      	nop

0800a068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
	__asm volatile
 800a06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	607b      	str	r3, [r7, #4]
}
 800a080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a082:	f7fe fe13 	bl	8008cac <xTaskIncrementTick>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d003      	beq.n	800a094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a08c:	4b06      	ldr	r3, [pc, #24]	@ (800a0a8 <xPortSysTickHandler+0x40>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	2300      	movs	r3, #0
 800a096:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	f383 8811 	msr	BASEPRI, r3
}
 800a09e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0a0:	bf00      	nop
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	e000ed04 	.word	0xe000ed04

0800a0ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a0dc <vPortSetupTimerInterrupt+0x30>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e0 <vPortSetupTimerInterrupt+0x34>)
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0bc:	4b09      	ldr	r3, [pc, #36]	@ (800a0e4 <vPortSetupTimerInterrupt+0x38>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a09      	ldr	r2, [pc, #36]	@ (800a0e8 <vPortSetupTimerInterrupt+0x3c>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	099b      	lsrs	r3, r3, #6
 800a0c8:	4a08      	ldr	r2, [pc, #32]	@ (800a0ec <vPortSetupTimerInterrupt+0x40>)
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ce:	4b03      	ldr	r3, [pc, #12]	@ (800a0dc <vPortSetupTimerInterrupt+0x30>)
 800a0d0:	2207      	movs	r2, #7
 800a0d2:	601a      	str	r2, [r3, #0]
}
 800a0d4:	bf00      	nop
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bc80      	pop	{r7}
 800a0da:	4770      	bx	lr
 800a0dc:	e000e010 	.word	0xe000e010
 800a0e0:	e000e018 	.word	0xe000e018
 800a0e4:	20000010 	.word	0x20000010
 800a0e8:	10624dd3 	.word	0x10624dd3
 800a0ec:	e000e014 	.word	0xe000e014

0800a0f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a0f6:	f3ef 8305 	mrs	r3, IPSR
 800a0fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2b0f      	cmp	r3, #15
 800a100:	d915      	bls.n	800a12e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a102:	4a17      	ldr	r2, [pc, #92]	@ (800a160 <vPortValidateInterruptPriority+0x70>)
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	4413      	add	r3, r2
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a10c:	4b15      	ldr	r3, [pc, #84]	@ (800a164 <vPortValidateInterruptPriority+0x74>)
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	7afa      	ldrb	r2, [r7, #11]
 800a112:	429a      	cmp	r2, r3
 800a114:	d20b      	bcs.n	800a12e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	607b      	str	r3, [r7, #4]
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a12e:	4b0e      	ldr	r3, [pc, #56]	@ (800a168 <vPortValidateInterruptPriority+0x78>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a136:	4b0d      	ldr	r3, [pc, #52]	@ (800a16c <vPortValidateInterruptPriority+0x7c>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d90b      	bls.n	800a156 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	603b      	str	r3, [r7, #0]
}
 800a150:	bf00      	nop
 800a152:	bf00      	nop
 800a154:	e7fd      	b.n	800a152 <vPortValidateInterruptPriority+0x62>
	}
 800a156:	bf00      	nop
 800a158:	3714      	adds	r7, #20
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bc80      	pop	{r7}
 800a15e:	4770      	bx	lr
 800a160:	e000e3f0 	.word	0xe000e3f0
 800a164:	20001488 	.word	0x20001488
 800a168:	e000ed0c 	.word	0xe000ed0c
 800a16c:	2000148c 	.word	0x2000148c

0800a170 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b08a      	sub	sp, #40	@ 0x28
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a178:	2300      	movs	r3, #0
 800a17a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a17c:	f7fe fcdc 	bl	8008b38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a180:	4b5c      	ldr	r3, [pc, #368]	@ (800a2f4 <pvPortMalloc+0x184>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d101      	bne.n	800a18c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a188:	f000 f924 	bl	800a3d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a18c:	4b5a      	ldr	r3, [pc, #360]	@ (800a2f8 <pvPortMalloc+0x188>)
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4013      	ands	r3, r2
 800a194:	2b00      	cmp	r3, #0
 800a196:	f040 8095 	bne.w	800a2c4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01e      	beq.n	800a1de <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a1a0:	2208      	movs	r2, #8
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f003 0307 	and.w	r3, r3, #7
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d015      	beq.n	800a1de <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f023 0307 	bic.w	r3, r3, #7
 800a1b8:	3308      	adds	r3, #8
 800a1ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f003 0307 	and.w	r3, r3, #7
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d00b      	beq.n	800a1de <pvPortMalloc+0x6e>
	__asm volatile
 800a1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ca:	f383 8811 	msr	BASEPRI, r3
 800a1ce:	f3bf 8f6f 	isb	sy
 800a1d2:	f3bf 8f4f 	dsb	sy
 800a1d6:	617b      	str	r3, [r7, #20]
}
 800a1d8:	bf00      	nop
 800a1da:	bf00      	nop
 800a1dc:	e7fd      	b.n	800a1da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d06f      	beq.n	800a2c4 <pvPortMalloc+0x154>
 800a1e4:	4b45      	ldr	r3, [pc, #276]	@ (800a2fc <pvPortMalloc+0x18c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d86a      	bhi.n	800a2c4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a1ee:	4b44      	ldr	r3, [pc, #272]	@ (800a300 <pvPortMalloc+0x190>)
 800a1f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a1f2:	4b43      	ldr	r3, [pc, #268]	@ (800a300 <pvPortMalloc+0x190>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1f8:	e004      	b.n	800a204 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d903      	bls.n	800a216 <pvPortMalloc+0xa6>
 800a20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d1f1      	bne.n	800a1fa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a216:	4b37      	ldr	r3, [pc, #220]	@ (800a2f4 <pvPortMalloc+0x184>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d051      	beq.n	800a2c4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a220:	6a3b      	ldr	r3, [r7, #32]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2208      	movs	r2, #8
 800a226:	4413      	add	r3, r2
 800a228:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	6a3b      	ldr	r3, [r7, #32]
 800a230:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a234:	685a      	ldr	r2, [r3, #4]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	1ad2      	subs	r2, r2, r3
 800a23a:	2308      	movs	r3, #8
 800a23c:	005b      	lsls	r3, r3, #1
 800a23e:	429a      	cmp	r2, r3
 800a240:	d920      	bls.n	800a284 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4413      	add	r3, r2
 800a248:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	f003 0307 	and.w	r3, r3, #7
 800a250:	2b00      	cmp	r3, #0
 800a252:	d00b      	beq.n	800a26c <pvPortMalloc+0xfc>
	__asm volatile
 800a254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a258:	f383 8811 	msr	BASEPRI, r3
 800a25c:	f3bf 8f6f 	isb	sy
 800a260:	f3bf 8f4f 	dsb	sy
 800a264:	613b      	str	r3, [r7, #16]
}
 800a266:	bf00      	nop
 800a268:	bf00      	nop
 800a26a:	e7fd      	b.n	800a268 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	1ad2      	subs	r2, r2, r3
 800a274:	69bb      	ldr	r3, [r7, #24]
 800a276:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a27e:	69b8      	ldr	r0, [r7, #24]
 800a280:	f000 f90a 	bl	800a498 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a284:	4b1d      	ldr	r3, [pc, #116]	@ (800a2fc <pvPortMalloc+0x18c>)
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	4a1b      	ldr	r2, [pc, #108]	@ (800a2fc <pvPortMalloc+0x18c>)
 800a290:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a292:	4b1a      	ldr	r3, [pc, #104]	@ (800a2fc <pvPortMalloc+0x18c>)
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	4b1b      	ldr	r3, [pc, #108]	@ (800a304 <pvPortMalloc+0x194>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d203      	bcs.n	800a2a6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a29e:	4b17      	ldr	r3, [pc, #92]	@ (800a2fc <pvPortMalloc+0x18c>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a18      	ldr	r2, [pc, #96]	@ (800a304 <pvPortMalloc+0x194>)
 800a2a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	4b13      	ldr	r3, [pc, #76]	@ (800a2f8 <pvPortMalloc+0x188>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	431a      	orrs	r2, r3
 800a2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a2ba:	4b13      	ldr	r3, [pc, #76]	@ (800a308 <pvPortMalloc+0x198>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	4a11      	ldr	r2, [pc, #68]	@ (800a308 <pvPortMalloc+0x198>)
 800a2c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a2c4:	f7fe fc46 	bl	8008b54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	f003 0307 	and.w	r3, r3, #7
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00b      	beq.n	800a2ea <pvPortMalloc+0x17a>
	__asm volatile
 800a2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	60fb      	str	r3, [r7, #12]
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop
 800a2e8:	e7fd      	b.n	800a2e6 <pvPortMalloc+0x176>
	return pvReturn;
 800a2ea:	69fb      	ldr	r3, [r7, #28]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3728      	adds	r7, #40	@ 0x28
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}
 800a2f4:	20002c98 	.word	0x20002c98
 800a2f8:	20002cac 	.word	0x20002cac
 800a2fc:	20002c9c 	.word	0x20002c9c
 800a300:	20002c90 	.word	0x20002c90
 800a304:	20002ca0 	.word	0x20002ca0
 800a308:	20002ca4 	.word	0x20002ca4

0800a30c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d04f      	beq.n	800a3be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a31e:	2308      	movs	r3, #8
 800a320:	425b      	negs	r3, r3
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	4413      	add	r3, r2
 800a326:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	685a      	ldr	r2, [r3, #4]
 800a330:	4b25      	ldr	r3, [pc, #148]	@ (800a3c8 <vPortFree+0xbc>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4013      	ands	r3, r2
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10b      	bne.n	800a352 <vPortFree+0x46>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	60fb      	str	r3, [r7, #12]
}
 800a34c:	bf00      	nop
 800a34e:	bf00      	nop
 800a350:	e7fd      	b.n	800a34e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00b      	beq.n	800a372 <vPortFree+0x66>
	__asm volatile
 800a35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35e:	f383 8811 	msr	BASEPRI, r3
 800a362:	f3bf 8f6f 	isb	sy
 800a366:	f3bf 8f4f 	dsb	sy
 800a36a:	60bb      	str	r3, [r7, #8]
}
 800a36c:	bf00      	nop
 800a36e:	bf00      	nop
 800a370:	e7fd      	b.n	800a36e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	685a      	ldr	r2, [r3, #4]
 800a376:	4b14      	ldr	r3, [pc, #80]	@ (800a3c8 <vPortFree+0xbc>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4013      	ands	r3, r2
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d01e      	beq.n	800a3be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d11a      	bne.n	800a3be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	685a      	ldr	r2, [r3, #4]
 800a38c:	4b0e      	ldr	r3, [pc, #56]	@ (800a3c8 <vPortFree+0xbc>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	43db      	mvns	r3, r3
 800a392:	401a      	ands	r2, r3
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a398:	f7fe fbce 	bl	8008b38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	685a      	ldr	r2, [r3, #4]
 800a3a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3cc <vPortFree+0xc0>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	4a09      	ldr	r2, [pc, #36]	@ (800a3cc <vPortFree+0xc0>)
 800a3a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3aa:	6938      	ldr	r0, [r7, #16]
 800a3ac:	f000 f874 	bl	800a498 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3b0:	4b07      	ldr	r3, [pc, #28]	@ (800a3d0 <vPortFree+0xc4>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	4a06      	ldr	r2, [pc, #24]	@ (800a3d0 <vPortFree+0xc4>)
 800a3b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a3ba:	f7fe fbcb 	bl	8008b54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a3be:	bf00      	nop
 800a3c0:	3718      	adds	r7, #24
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	20002cac 	.word	0x20002cac
 800a3cc:	20002c9c 	.word	0x20002c9c
 800a3d0:	20002ca8 	.word	0x20002ca8

0800a3d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b085      	sub	sp, #20
 800a3d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a3da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a3de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a3e0:	4b27      	ldr	r3, [pc, #156]	@ (800a480 <prvHeapInit+0xac>)
 800a3e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f003 0307 	and.w	r3, r3, #7
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00c      	beq.n	800a408 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	3307      	adds	r3, #7
 800a3f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f023 0307 	bic.w	r3, r3, #7
 800a3fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	1ad3      	subs	r3, r2, r3
 800a402:	4a1f      	ldr	r2, [pc, #124]	@ (800a480 <prvHeapInit+0xac>)
 800a404:	4413      	add	r3, r2
 800a406:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a40c:	4a1d      	ldr	r2, [pc, #116]	@ (800a484 <prvHeapInit+0xb0>)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a412:	4b1c      	ldr	r3, [pc, #112]	@ (800a484 <prvHeapInit+0xb0>)
 800a414:	2200      	movs	r2, #0
 800a416:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	4413      	add	r3, r2
 800a41e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a420:	2208      	movs	r2, #8
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	1a9b      	subs	r3, r3, r2
 800a426:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f023 0307 	bic.w	r3, r3, #7
 800a42e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	4a15      	ldr	r2, [pc, #84]	@ (800a488 <prvHeapInit+0xb4>)
 800a434:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a436:	4b14      	ldr	r3, [pc, #80]	@ (800a488 <prvHeapInit+0xb4>)
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	2200      	movs	r2, #0
 800a43c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a43e:	4b12      	ldr	r3, [pc, #72]	@ (800a488 <prvHeapInit+0xb4>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2200      	movs	r2, #0
 800a444:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	68fa      	ldr	r2, [r7, #12]
 800a44e:	1ad2      	subs	r2, r2, r3
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a454:	4b0c      	ldr	r3, [pc, #48]	@ (800a488 <prvHeapInit+0xb4>)
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	4a0a      	ldr	r2, [pc, #40]	@ (800a48c <prvHeapInit+0xb8>)
 800a462:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	4a09      	ldr	r2, [pc, #36]	@ (800a490 <prvHeapInit+0xbc>)
 800a46a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a46c:	4b09      	ldr	r3, [pc, #36]	@ (800a494 <prvHeapInit+0xc0>)
 800a46e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a472:	601a      	str	r2, [r3, #0]
}
 800a474:	bf00      	nop
 800a476:	3714      	adds	r7, #20
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	20001490 	.word	0x20001490
 800a484:	20002c90 	.word	0x20002c90
 800a488:	20002c98 	.word	0x20002c98
 800a48c:	20002ca0 	.word	0x20002ca0
 800a490:	20002c9c 	.word	0x20002c9c
 800a494:	20002cac 	.word	0x20002cac

0800a498 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4a0:	4b27      	ldr	r3, [pc, #156]	@ (800a540 <prvInsertBlockIntoFreeList+0xa8>)
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	e002      	b.n	800a4ac <prvInsertBlockIntoFreeList+0x14>
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d8f7      	bhi.n	800a4a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	68ba      	ldr	r2, [r7, #8]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d108      	bne.n	800a4da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	441a      	add	r2, r3
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	68ba      	ldr	r2, [r7, #8]
 800a4e4:	441a      	add	r2, r3
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d118      	bne.n	800a520 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	4b14      	ldr	r3, [pc, #80]	@ (800a544 <prvInsertBlockIntoFreeList+0xac>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d00d      	beq.n	800a516 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685a      	ldr	r2, [r3, #4]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	685b      	ldr	r3, [r3, #4]
 800a504:	441a      	add	r2, r3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	681a      	ldr	r2, [r3, #0]
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	601a      	str	r2, [r3, #0]
 800a514:	e008      	b.n	800a528 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a516:	4b0b      	ldr	r3, [pc, #44]	@ (800a544 <prvInsertBlockIntoFreeList+0xac>)
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	e003      	b.n	800a528 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a528:	68fa      	ldr	r2, [r7, #12]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d002      	beq.n	800a536 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a536:	bf00      	nop
 800a538:	3714      	adds	r7, #20
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bc80      	pop	{r7}
 800a53e:	4770      	bx	lr
 800a540:	20002c90 	.word	0x20002c90
 800a544:	20002c98 	.word	0x20002c98

0800a548 <memset>:
 800a548:	4603      	mov	r3, r0
 800a54a:	4402      	add	r2, r0
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d100      	bne.n	800a552 <memset+0xa>
 800a550:	4770      	bx	lr
 800a552:	f803 1b01 	strb.w	r1, [r3], #1
 800a556:	e7f9      	b.n	800a54c <memset+0x4>

0800a558 <strncpy>:
 800a558:	4603      	mov	r3, r0
 800a55a:	b510      	push	{r4, lr}
 800a55c:	3901      	subs	r1, #1
 800a55e:	b132      	cbz	r2, 800a56e <strncpy+0x16>
 800a560:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a564:	3a01      	subs	r2, #1
 800a566:	f803 4b01 	strb.w	r4, [r3], #1
 800a56a:	2c00      	cmp	r4, #0
 800a56c:	d1f7      	bne.n	800a55e <strncpy+0x6>
 800a56e:	2100      	movs	r1, #0
 800a570:	441a      	add	r2, r3
 800a572:	4293      	cmp	r3, r2
 800a574:	d100      	bne.n	800a578 <strncpy+0x20>
 800a576:	bd10      	pop	{r4, pc}
 800a578:	f803 1b01 	strb.w	r1, [r3], #1
 800a57c:	e7f9      	b.n	800a572 <strncpy+0x1a>
	...

0800a580 <_reclaim_reent>:
 800a580:	4b2d      	ldr	r3, [pc, #180]	@ (800a638 <_reclaim_reent+0xb8>)
 800a582:	b570      	push	{r4, r5, r6, lr}
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4604      	mov	r4, r0
 800a588:	4283      	cmp	r3, r0
 800a58a:	d053      	beq.n	800a634 <_reclaim_reent+0xb4>
 800a58c:	69c3      	ldr	r3, [r0, #28]
 800a58e:	b31b      	cbz	r3, 800a5d8 <_reclaim_reent+0x58>
 800a590:	68db      	ldr	r3, [r3, #12]
 800a592:	b163      	cbz	r3, 800a5ae <_reclaim_reent+0x2e>
 800a594:	2500      	movs	r5, #0
 800a596:	69e3      	ldr	r3, [r4, #28]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	5959      	ldr	r1, [r3, r5]
 800a59c:	b9b1      	cbnz	r1, 800a5cc <_reclaim_reent+0x4c>
 800a59e:	3504      	adds	r5, #4
 800a5a0:	2d80      	cmp	r5, #128	@ 0x80
 800a5a2:	d1f8      	bne.n	800a596 <_reclaim_reent+0x16>
 800a5a4:	69e3      	ldr	r3, [r4, #28]
 800a5a6:	4620      	mov	r0, r4
 800a5a8:	68d9      	ldr	r1, [r3, #12]
 800a5aa:	f000 f87b 	bl	800a6a4 <_free_r>
 800a5ae:	69e3      	ldr	r3, [r4, #28]
 800a5b0:	6819      	ldr	r1, [r3, #0]
 800a5b2:	b111      	cbz	r1, 800a5ba <_reclaim_reent+0x3a>
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	f000 f875 	bl	800a6a4 <_free_r>
 800a5ba:	69e3      	ldr	r3, [r4, #28]
 800a5bc:	689d      	ldr	r5, [r3, #8]
 800a5be:	b15d      	cbz	r5, 800a5d8 <_reclaim_reent+0x58>
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	682d      	ldr	r5, [r5, #0]
 800a5c6:	f000 f86d 	bl	800a6a4 <_free_r>
 800a5ca:	e7f8      	b.n	800a5be <_reclaim_reent+0x3e>
 800a5cc:	680e      	ldr	r6, [r1, #0]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f000 f868 	bl	800a6a4 <_free_r>
 800a5d4:	4631      	mov	r1, r6
 800a5d6:	e7e1      	b.n	800a59c <_reclaim_reent+0x1c>
 800a5d8:	6961      	ldr	r1, [r4, #20]
 800a5da:	b111      	cbz	r1, 800a5e2 <_reclaim_reent+0x62>
 800a5dc:	4620      	mov	r0, r4
 800a5de:	f000 f861 	bl	800a6a4 <_free_r>
 800a5e2:	69e1      	ldr	r1, [r4, #28]
 800a5e4:	b111      	cbz	r1, 800a5ec <_reclaim_reent+0x6c>
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	f000 f85c 	bl	800a6a4 <_free_r>
 800a5ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a5ee:	b111      	cbz	r1, 800a5f6 <_reclaim_reent+0x76>
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	f000 f857 	bl	800a6a4 <_free_r>
 800a5f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5f8:	b111      	cbz	r1, 800a600 <_reclaim_reent+0x80>
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	f000 f852 	bl	800a6a4 <_free_r>
 800a600:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a602:	b111      	cbz	r1, 800a60a <_reclaim_reent+0x8a>
 800a604:	4620      	mov	r0, r4
 800a606:	f000 f84d 	bl	800a6a4 <_free_r>
 800a60a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a60c:	b111      	cbz	r1, 800a614 <_reclaim_reent+0x94>
 800a60e:	4620      	mov	r0, r4
 800a610:	f000 f848 	bl	800a6a4 <_free_r>
 800a614:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a616:	b111      	cbz	r1, 800a61e <_reclaim_reent+0x9e>
 800a618:	4620      	mov	r0, r4
 800a61a:	f000 f843 	bl	800a6a4 <_free_r>
 800a61e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a620:	b111      	cbz	r1, 800a628 <_reclaim_reent+0xa8>
 800a622:	4620      	mov	r0, r4
 800a624:	f000 f83e 	bl	800a6a4 <_free_r>
 800a628:	6a23      	ldr	r3, [r4, #32]
 800a62a:	b11b      	cbz	r3, 800a634 <_reclaim_reent+0xb4>
 800a62c:	4620      	mov	r0, r4
 800a62e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a632:	4718      	bx	r3
 800a634:	bd70      	pop	{r4, r5, r6, pc}
 800a636:	bf00      	nop
 800a638:	20000020 	.word	0x20000020

0800a63c <__libc_init_array>:
 800a63c:	b570      	push	{r4, r5, r6, lr}
 800a63e:	2600      	movs	r6, #0
 800a640:	4d0c      	ldr	r5, [pc, #48]	@ (800a674 <__libc_init_array+0x38>)
 800a642:	4c0d      	ldr	r4, [pc, #52]	@ (800a678 <__libc_init_array+0x3c>)
 800a644:	1b64      	subs	r4, r4, r5
 800a646:	10a4      	asrs	r4, r4, #2
 800a648:	42a6      	cmp	r6, r4
 800a64a:	d109      	bne.n	800a660 <__libc_init_array+0x24>
 800a64c:	f000 f87e 	bl	800a74c <_init>
 800a650:	2600      	movs	r6, #0
 800a652:	4d0a      	ldr	r5, [pc, #40]	@ (800a67c <__libc_init_array+0x40>)
 800a654:	4c0a      	ldr	r4, [pc, #40]	@ (800a680 <__libc_init_array+0x44>)
 800a656:	1b64      	subs	r4, r4, r5
 800a658:	10a4      	asrs	r4, r4, #2
 800a65a:	42a6      	cmp	r6, r4
 800a65c:	d105      	bne.n	800a66a <__libc_init_array+0x2e>
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
 800a660:	f855 3b04 	ldr.w	r3, [r5], #4
 800a664:	4798      	blx	r3
 800a666:	3601      	adds	r6, #1
 800a668:	e7ee      	b.n	800a648 <__libc_init_array+0xc>
 800a66a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a66e:	4798      	blx	r3
 800a670:	3601      	adds	r6, #1
 800a672:	e7f2      	b.n	800a65a <__libc_init_array+0x1e>
 800a674:	0800b978 	.word	0x0800b978
 800a678:	0800b978 	.word	0x0800b978
 800a67c:	0800b978 	.word	0x0800b978
 800a680:	0800b988 	.word	0x0800b988

0800a684 <__retarget_lock_acquire_recursive>:
 800a684:	4770      	bx	lr

0800a686 <__retarget_lock_release_recursive>:
 800a686:	4770      	bx	lr

0800a688 <memcpy>:
 800a688:	440a      	add	r2, r1
 800a68a:	4291      	cmp	r1, r2
 800a68c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a690:	d100      	bne.n	800a694 <memcpy+0xc>
 800a692:	4770      	bx	lr
 800a694:	b510      	push	{r4, lr}
 800a696:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a69a:	4291      	cmp	r1, r2
 800a69c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6a0:	d1f9      	bne.n	800a696 <memcpy+0xe>
 800a6a2:	bd10      	pop	{r4, pc}

0800a6a4 <_free_r>:
 800a6a4:	b538      	push	{r3, r4, r5, lr}
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	2900      	cmp	r1, #0
 800a6aa:	d040      	beq.n	800a72e <_free_r+0x8a>
 800a6ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6b0:	1f0c      	subs	r4, r1, #4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	bfb8      	it	lt
 800a6b6:	18e4      	addlt	r4, r4, r3
 800a6b8:	f000 f83c 	bl	800a734 <__malloc_lock>
 800a6bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a730 <_free_r+0x8c>)
 800a6be:	6813      	ldr	r3, [r2, #0]
 800a6c0:	b933      	cbnz	r3, 800a6d0 <_free_r+0x2c>
 800a6c2:	6063      	str	r3, [r4, #4]
 800a6c4:	6014      	str	r4, [r2, #0]
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6cc:	f000 b838 	b.w	800a740 <__malloc_unlock>
 800a6d0:	42a3      	cmp	r3, r4
 800a6d2:	d908      	bls.n	800a6e6 <_free_r+0x42>
 800a6d4:	6820      	ldr	r0, [r4, #0]
 800a6d6:	1821      	adds	r1, r4, r0
 800a6d8:	428b      	cmp	r3, r1
 800a6da:	bf01      	itttt	eq
 800a6dc:	6819      	ldreq	r1, [r3, #0]
 800a6de:	685b      	ldreq	r3, [r3, #4]
 800a6e0:	1809      	addeq	r1, r1, r0
 800a6e2:	6021      	streq	r1, [r4, #0]
 800a6e4:	e7ed      	b.n	800a6c2 <_free_r+0x1e>
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	685b      	ldr	r3, [r3, #4]
 800a6ea:	b10b      	cbz	r3, 800a6f0 <_free_r+0x4c>
 800a6ec:	42a3      	cmp	r3, r4
 800a6ee:	d9fa      	bls.n	800a6e6 <_free_r+0x42>
 800a6f0:	6811      	ldr	r1, [r2, #0]
 800a6f2:	1850      	adds	r0, r2, r1
 800a6f4:	42a0      	cmp	r0, r4
 800a6f6:	d10b      	bne.n	800a710 <_free_r+0x6c>
 800a6f8:	6820      	ldr	r0, [r4, #0]
 800a6fa:	4401      	add	r1, r0
 800a6fc:	1850      	adds	r0, r2, r1
 800a6fe:	4283      	cmp	r3, r0
 800a700:	6011      	str	r1, [r2, #0]
 800a702:	d1e0      	bne.n	800a6c6 <_free_r+0x22>
 800a704:	6818      	ldr	r0, [r3, #0]
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	4408      	add	r0, r1
 800a70a:	6010      	str	r0, [r2, #0]
 800a70c:	6053      	str	r3, [r2, #4]
 800a70e:	e7da      	b.n	800a6c6 <_free_r+0x22>
 800a710:	d902      	bls.n	800a718 <_free_r+0x74>
 800a712:	230c      	movs	r3, #12
 800a714:	602b      	str	r3, [r5, #0]
 800a716:	e7d6      	b.n	800a6c6 <_free_r+0x22>
 800a718:	6820      	ldr	r0, [r4, #0]
 800a71a:	1821      	adds	r1, r4, r0
 800a71c:	428b      	cmp	r3, r1
 800a71e:	bf01      	itttt	eq
 800a720:	6819      	ldreq	r1, [r3, #0]
 800a722:	685b      	ldreq	r3, [r3, #4]
 800a724:	1809      	addeq	r1, r1, r0
 800a726:	6021      	streq	r1, [r4, #0]
 800a728:	6063      	str	r3, [r4, #4]
 800a72a:	6054      	str	r4, [r2, #4]
 800a72c:	e7cb      	b.n	800a6c6 <_free_r+0x22>
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	20002dec 	.word	0x20002dec

0800a734 <__malloc_lock>:
 800a734:	4801      	ldr	r0, [pc, #4]	@ (800a73c <__malloc_lock+0x8>)
 800a736:	f7ff bfa5 	b.w	800a684 <__retarget_lock_acquire_recursive>
 800a73a:	bf00      	nop
 800a73c:	20002de8 	.word	0x20002de8

0800a740 <__malloc_unlock>:
 800a740:	4801      	ldr	r0, [pc, #4]	@ (800a748 <__malloc_unlock+0x8>)
 800a742:	f7ff bfa0 	b.w	800a686 <__retarget_lock_release_recursive>
 800a746:	bf00      	nop
 800a748:	20002de8 	.word	0x20002de8

0800a74c <_init>:
 800a74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a74e:	bf00      	nop
 800a750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a752:	bc08      	pop	{r3}
 800a754:	469e      	mov	lr, r3
 800a756:	4770      	bx	lr

0800a758 <_fini>:
 800a758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75a:	bf00      	nop
 800a75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a75e:	bc08      	pop	{r3}
 800a760:	469e      	mov	lr, r3
 800a762:	4770      	bx	lr
