#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon May  1 05:28:19 2017
# Process ID: 1896
# Current directory: /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test
# Command line: vivado my_test.xpr
# Log file: /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/vivado.log
# Journal file: /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project my_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kuky_nekoi/parallella-fpga-dummy-io/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kuky_nekoi/.vivado_files/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5847.508 ; gain = 112.652 ; free physical = 4582 ; free virtual = 13087
open_bd_design {/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/top.bd}
Adding component instance block -- k88k:user:dummy_parallella_io:1.0 - dummy_parallella_io_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- k88k:user:my_multiplier:1.0 - my_multiplier_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top> from BD file </home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/top.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5937.980 ; gain = 83.473 ; free physical = 4479 ; free virtual = 13000
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_dummy_parallella_io_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_dummy_parallella_io_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_dummy_parallella_io_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dummy_parallella_io_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_proc_sys_reset_0_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_my_multiplier_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_my_multiplier_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_my_multiplier_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'top_my_multiplier_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_multiplier_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/hdl/top.hwdef
[Mon May  1 05:31:30 2017] Launched synth_1...
Run output will be captured here: /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.runs/synth_1/runme.log
[Mon May  1 05:31:30 2017] Launched impl_1...
Run output will be captured here: /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 6141.137 ; gain = 195.250 ; free physical = 4256 ; free virtual = 12803
open_run impl_1
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/.Xil/Vivado-1896-centos-linux.shared/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/.Xil/Vivado-1896-centos-linux.shared/dcp/top_wrapper_early.xdc]
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/.Xil/Vivado-1896-centos-linux.shared/dcp/top_wrapper.xdc]
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/.Xil/Vivado-1896-centos-linux.shared/dcp/top_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 6210.055 ; gain = 2.000 ; free physical = 4175 ; free virtual = 12734
Restored from archive | CPU: 0.330000 secs | Memory: 1.171448 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 6210.055 ; gain = 2.000 ; free physical = 4175 ; free virtual = 12734
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 26 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6303.910 ; gain = 155.855 ; free physical = 4080 ; free virtual = 12636
file copy -force /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.runs/impl_1/top_wrapper.bit /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.bin
