<profile>

<section name = "Vivado HLS Report for 'mem_hw'" level="0">
<item name = "Date">Mon Jun 11 15:06:19 2018
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">mem_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">800.00, 11.30, 100.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1048325, 1048325, 1048324, 1048324, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="mem_write_U0">mem_write, 1048323, 1048323, 1048323, 1048323, none</column>
<column name="mem_read_U0">mem_read, 2, 2, 2, 2, none</column>
<column name="mem_hw_entry3_U0">mem_hw_entry3, 0, 0, 0, 0, none</column>
<column name="mem_hw_entry28_U0">mem_hw_entry28, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 78</column>
<column name="FIFO">0, -, 0, 2</column>
<column name="Instance">2, -, 399, 841</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 54</column>
<column name="Register">-, -, 9, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="mem_hw_CONTROL_BUS_s_axi_U">mem_hw_CONTROL_BUS_s_axi, 2, 0, 192, 238</column>
<column name="mem_hw_entry28_U0">mem_hw_entry28, 0, 0, 2, 29</column>
<column name="mem_hw_entry3_U0">mem_hw_entry3, 0, 0, 3, 29</column>
<column name="mem_read_U0">mem_read, 0, 0, 14, 100</column>
<column name="mem_write_U0">mem_write, 0, 0, 188, 445</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="mask_channel1_U">0, 0, 1, 1, 32, 32</column>
<column name="mask_channel_U">0, 0, 1, 1, 32, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mem_hw_entry3_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="mem_read_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="mem_write_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="mem_hw_entry3_U0_ap_ready_count">-, 0, 0, 10, 2, 1</column>
<column name="mem_read_U0_ap_ready_count">-, 0, 0, 10, 2, 1</column>
<column name="mem_write_U0_ap_ready_count">-, 0, 0, 10, 2, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="mem_hw_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="mem_read_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="mem_write_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_mem_hw_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_mem_read_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_mem_write_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="mem_hw_entry3_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_mem_hw_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_mem_read_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_mem_write_U0_ap_ready">9, 2, 1, 2</column>
<column name="mem_hw_entry3_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="mem_read_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="mem_write_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_mem_hw_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_mem_read_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_mem_write_U0_ap_ready">1, 0, 1, 0</column>
<column name="mem_hw_entry3_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="mem_read_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="mem_write_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 11, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 11, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, array</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_hw, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mem_hw, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mem_hw, return value</column>
<column name="out_r_TDATA">out, 32, axis, out_V_data_V, pointer</column>
<column name="out_r_TKEEP">out, 4, axis, out_V_keep_V, pointer</column>
<column name="out_r_TSTRB">out, 4, axis, out_V_strb_V, pointer</column>
<column name="out_r_TUSER">out, 1, axis, out_V_user_V, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_V_last_V, pointer</column>
<column name="out_r_TID">out, 1, axis, out_V_id_V, pointer</column>
<column name="out_r_TDEST">out, 1, axis, out_V_dest_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_V_dest_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_V_dest_V, pointer</column>
<column name="in_r_TDATA">in, 32, axis, in_V_data_V, pointer</column>
<column name="in_r_TKEEP">in, 4, axis, in_V_keep_V, pointer</column>
<column name="in_r_TSTRB">in, 4, axis, in_V_strb_V, pointer</column>
<column name="in_r_TUSER">in, 1, axis, in_V_user_V, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TID">in, 1, axis, in_V_id_V, pointer</column>
<column name="in_r_TDEST">in, 1, axis, in_V_dest_V, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_V_dest_V, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
