<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test_VGAscan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tbw_VGAscan_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tbw_VGAscan_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tbw_VGAscan_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tbw_VGAscan_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_HelloOnVGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_HelloOnVGA.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_HelloOnVGA.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_HelloOnVGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_HelloOnVGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_HelloOnVGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_HelloOnVGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_HelloOnVGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_HelloOnVGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_HelloOnVGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_HelloOnVGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_HelloOnVGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_HelloOnVGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_HelloOnVGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_HelloOnVGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_HelloOnVGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_HelloOnVGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_HelloOnVGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Top_HelloOnVGA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_HelloOnVGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_HelloOnVGA.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_HelloOnVGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_HelloOnVGA_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_HelloOnVGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_HelloOnVGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_HelloOnVGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_HelloOnVGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_HelloOnVGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_HelloOnVGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_HelloOnVGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_HelloOnVGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_HelloOnVGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_HelloOnVGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_HelloOnVGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_HelloOnVGA_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_HelloOnVGA_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_HelloOnVGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1641830642" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1641830642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646827336" xil_pn:in_ck="4286437598500802098" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1646827336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FSM_String.vhd"/>
      <outfile xil_pn:name="Tbw_VGAscan.vhd"/>
      <outfile xil_pn:name="VGAscan.vhd"/>
      <outfile xil_pn:name="VGAtxt48x20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1642787092" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2111173995560156981" xil_pn:start_ts="1642787092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642787094" xil_pn:in_ck="-5785159395260454099" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7422895418322798797" xil_pn:start_ts="1642787092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1641830644" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8379427570605770902" xil_pn:start_ts="1641830644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646827336" xil_pn:in_ck="692574169620507973" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1646827336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FSM_String.vhd"/>
      <outfile xil_pn:name="Tbw_VGAscan.vhd"/>
      <outfile xil_pn:name="Top_HelloOnVGA.vhf"/>
      <outfile xil_pn:name="VGAscan.vhd"/>
      <outfile xil_pn:name="VGAtxt48x20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1646827342" xil_pn:in_ck="692574169620507973" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6411151603689131506" xil_pn:start_ts="1646827336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="Tbw_VGAscan_beh.prj"/>
      <outfile xil_pn:name="Tbw_VGAscan_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1646827342" xil_pn:in_ck="-9001519990219730674" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1998786249446028857" xil_pn:start_ts="1646827342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tbw_VGAscan_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1641830480" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1641830480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:in_ck="-5785159395260454099" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2630832084732876137" xil_pn:start_ts="1641830480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8379427570605770902" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7530345869367833575" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830482" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2435766022079299936" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830490" xil_pn:in_ck="6259298077559353331" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-180702293285478036" xil_pn:start_ts="1641830482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_HelloOnVGA.jhd"/>
      <outfile xil_pn:name="Top_HelloOnVGA.lso"/>
      <outfile xil_pn:name="Top_HelloOnVGA.ngc"/>
      <outfile xil_pn:name="Top_HelloOnVGA.ngr"/>
      <outfile xil_pn:name="Top_HelloOnVGA.prj"/>
      <outfile xil_pn:name="Top_HelloOnVGA.stx"/>
      <outfile xil_pn:name="Top_HelloOnVGA.syr"/>
      <outfile xil_pn:name="Top_HelloOnVGA.xst"/>
      <outfile xil_pn:name="Top_HelloOnVGA_vhdl.prj"/>
      <outfile xil_pn:name="Top_HelloOnVGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1641830490" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="434357381403469283" xil_pn:start_ts="1641830490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641830495" xil_pn:in_ck="-5785159395260459417" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2357476174512169059" xil_pn:start_ts="1641830490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.bld"/>
      <outfile xil_pn:name="Top_HelloOnVGA.ngd"/>
      <outfile xil_pn:name="Top_HelloOnVGA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1641830500" xil_pn:in_ck="-5785159395260459416" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1641830495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.pcf"/>
      <outfile xil_pn:name="Top_HelloOnVGA_map.map"/>
      <outfile xil_pn:name="Top_HelloOnVGA_map.mrp"/>
      <outfile xil_pn:name="Top_HelloOnVGA_map.ncd"/>
      <outfile xil_pn:name="Top_HelloOnVGA_map.ngm"/>
      <outfile xil_pn:name="Top_HelloOnVGA_map.xrpt"/>
      <outfile xil_pn:name="Top_HelloOnVGA_summary.xml"/>
      <outfile xil_pn:name="Top_HelloOnVGA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1641830514" xil_pn:in_ck="7934197611358476673" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1641830500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.ncd"/>
      <outfile xil_pn:name="Top_HelloOnVGA.pad"/>
      <outfile xil_pn:name="Top_HelloOnVGA.par"/>
      <outfile xil_pn:name="Top_HelloOnVGA.ptwx"/>
      <outfile xil_pn:name="Top_HelloOnVGA.unroutes"/>
      <outfile xil_pn:name="Top_HelloOnVGA.xpi"/>
      <outfile xil_pn:name="Top_HelloOnVGA_pad.csv"/>
      <outfile xil_pn:name="Top_HelloOnVGA_pad.txt"/>
      <outfile xil_pn:name="Top_HelloOnVGA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1641830514" xil_pn:in_ck="-5785159395260459548" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1641830511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_HelloOnVGA.twr"/>
      <outfile xil_pn:name="Top_HelloOnVGA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
