# src.yml - hammer source file config

# List of all Verilog source files to include in this build.
synthesis.inputs.input_files: [

  # Top level sources
  "v/mxfp8_pkg.v",
  "v/mx_alu_wrapper.v",
  "v/mx_alu.v"
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]

