example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    function out = and( a, b );

module and_gate_test( 
    input a, 
    input b, 
    input c, 
    input d, 
    output out );
    
    // assing the AND of a and b to out
    function out = and( a, b, c, d );

module and_gate_2( 
    input a, 
    input b, 
    input c, 
    input d, 
    output out );
    
    // assing the AND of a and b to out
    function out = and( a, b, c, d );

module and_gate_3( 
    input a, 
    input b, 
    input c, 
    input d, 
    input e, 
    output out );
    
    // ass
================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @(posedge clk)
        out <= a & b;


================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

out <= and(a,b);


================================================================
