# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 6.4e-05 512 270 690 241664 16.6883 6.72416 102.493 209.141 335.264 335.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000128 2048 145 2590 92160 31.6955 14.4469 585.927 418.078 1050.31 1050.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 3.2e-05 4096 280 1620 553472 209.121 126.209 4535.4 3736.57 8607.58 8607.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 0.001024 512 245 470 9216 0.89696 0.365152 2.6601 13.2629 17.3217 17.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000256 2048 230 1110 70016 5.83091 7.02624 148.858 209.596 371.384 371.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 0.000256 4096 190 2070 28672 20.9039 13.9204 278.97 418.239 732.137 732.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.000128 512 122 860 8192 19.7486 3.40992 4.56432 104.687 132.645 132.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000512 2048 270 1500 28416 2.88563 3.46349 87.4507 104.747 198.618 198.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 6.4e-05 1024 120 950 155648 45.9563 13.4861 181.909 418.203 659.766 659.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 3.2e-05 2048 280 1730 311296 185.543 55.8945 1416.34 1671.39 3329.39 3329.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 6.4e-05 512 270 690 239616 16.5819 6.68006 118.017 207.263 348.768 348.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000128 2048 145 2590 92160 31.6948 14.5329 679.828 417.409 1143.62 1143.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 3.2e-05 4096 280 1620 553536 209.134 126.308 5122.05 3749.22 9206.98 9207.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 0.001024 512 245 470 8640 0.8912 0.356192 2.88723 12.9551 17.2176 17.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000256 2048 230 1110 69984 5.85642 7.13523 168.922 209.623 391.606 391.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 0.000256 4096 190 2070 29088 20.9746 13.9776 320.054 419.191 774.306 774.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 10 350 0.000128 512 122 860 0 3.34848 0.004512 99.028 102.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000512 2048 270 1500 28368 2.8937 6.81363 99.7345 203.627 313.217 210.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 6.4e-05 1024 120 950 152064 46.1008 13.3998 204.791 414.318 678.821 678.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 3.2e-05 2048 280 1730 313344 184.559 55.9485 1639.18 1668.65 3548.55 3548.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 6.4e-05 512 270 690 240640 16.8651 6.74406 123.686 209.621 357.135 357.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000128 2048 145 2590 93440 31.6311 14.3716 717.591 419.055 1182.81 1182.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 3.2e-05 4096 280 1620 553600 208.973 126.22 5330.18 3731.5 9397.15 9397.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 0.001024 512 245 470 8960 0.89168 0.361504 3.12963 13.0859 17.5968 17.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000256 2048 230 1110 69920 5.8368 7.02928 176.887 209.255 399.083 399.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 0.000256 4096 190 2070 28800 20.8426 13.9244 331.971 417.599 784.443 784.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000128 512 122 860 10240 19.2307 3.39997 6.92605 103.212 133.011 133.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000512 2048 270 1500 28320 2.88342 3.46246 104.287 104.604 215.309 215.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 6.4e-05 1024 120 950 158720 45.7115 13.5086 224.392 419.054 702.885 703.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 3.2e-05 2048 280 1730 312320 185.606 56.3013 1706.26 1675.15 3623.54 3623.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 6.4e-05 512 270 690 239616 16.3485 6.6351 114.468 206.249 343.926 344.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000128 2048 145 2590 92160 31.4391 14.3483 659.946 416.449 1122.35 1122.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 3.2e-05 4096 280 1620 552960 208.817 126.22 4970.87 3751.71 9057.89 9058.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 0.001024 512 245 470 8448 0.904448 0.3584 2.75046 13.1009 17.2472 17.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000256 2048 230 1110 69888 5.82246 7.02938 164.819 209.44 387.184 387.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 0.000256 4096 190 2070 28800 20.8704 13.9404 309.231 418.742 762.891 762.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 10 350 0.000128 512 122 860 0 3.34643 0.004512 99.0414 102.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000512 2048 270 1500 28224 2.87718 6.80586 97.089 203.442 310.368 207.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 6.4e-05 1024 120 950 153600 45.4425 13.4344 201.566 412.226 672.88 673.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 3.2e-05 2048 280 1730 307200 185.058 55.7312 1565.9 1664.6 3471.51 3471.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 6.4e-05 512 270 690 236800 16.6368 6.65171 114.313 206.371 344.192 344.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000128 2048 145 2590 91200 31.839 14.3847 661.182 416.876 1124.45 1124.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 3.2e-05 4096 280 1620 553600 209.805 126.525 5030.89 3755.76 9123.27 9123.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 0.001024 512 245 470 8800 0.89792 0.360896 2.89866 13.1082 17.3976 17.5104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000256 2048 230 1110 70000 5.85933 7.06624 166.677 209.701 389.378 389.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 0.000256 4096 190 2070 28800 21.0364 13.9785 312.59 419.28 766.997 767.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 350 0.000128 512 122 860 0 3.40528 0.005248 103.227 106.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000512 2048 270 1500 28200 2.90202 6.86842 98.3084 207.743 315.978 209.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 6.4e-05 1024 120 950 153600 45.577 13.353 204.254 412.491 675.893 676.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 3.2e-05 2048 280 1730 307200 185.484 55.9975 1583.18 1666.32 3491.21 3491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 6.4e-05 512 270 690 236544 16.7014 6.66339 118.049 206.971 348.605 348.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000128 2048 145 2590 93184 31.5951 14.3825 693.533 418.611 1158.28 1158.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 3.2e-05 4096 280 1620 552832 209.385 126.405 5136.57 3736.06 9208.69 9208.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 0.001024 512 245 470 8064 0.891296 0.354304 2.74256 12.8545 16.978 17.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000256 2048 230 1110 69888 5.83398 7.03542 170.582 210.321 393.843 393.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 0.000256 4096 190 2070 28672 20.9203 13.9509 319.109 418.952 773.038 773.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 350 0.000128 512 122 860 0 3.25734 0.005856 96.3267 99.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000512 2048 270 1500 28224 2.87664 6.71437 100.734 200.699 311.178 211.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 6.4e-05 1024 120 950 150528 46.1198 13.3638 205.229 413.88 678.804 678.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 3.2e-05 2048 280 1730 308224 186.291 55.9779 1626.58 1673.17 3542.24 3542.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 6.4e-05 512 270 690 238080 16.5404 6.65206 119.205 206.436 349.064 349.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000128 2048 145 2590 92160 31.6748 14.4094 688.584 417.881 1152.72 1152.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 3.2e-05 4096 280 1620 552960 209.324 126.262 5174.47 3751.67 9262.02 9262.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 0.001024 512 245 470 8640 0.898272 0.3624 2.95789 13.1243 17.4809 17.5934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000256 2048 230 1110 69840 5.85626 7.05331 171.501 209.864 394.351 394.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 0.000256 4096 190 2070 28800 20.9347 13.9583 321.909 418.173 775.083 775.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 350 0.000128 512 122 860 0 3.39946 0.004736 103.266 106.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000512 2048 270 1500 28320 2.89667 6.87267 101.267 208.076 319.272 212.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 6.4e-05 1024 120 950 153600 45.5707 13.3604 210.908 412.586 682.649 682.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 3.2e-05 2048 280 1730 307200 186.413 55.9577 1630.68 1670.15 3543.43 3543.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 6.4e-05 512 270 690 237568 16.9913 6.71949 114.933 209.143 348.004 348.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000128 2048 145 2590 92160 31.6777 14.3933 665.446 418.163 1129.84 1129.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 3.2e-05 4096 280 1620 552960 209.339 126.277 5004.25 3738.82 9078.96 9079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 0.001024 512 245 470 8192 0.872416 0.348224 2.71069 12.6169 16.6811 16.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000256 2048 230 1110 69888 5.82042 7.01907 166.113 209.316 388.341 388.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 0.000256 4096 190 2070 28672 20.8618 13.928 310.359 418.558 763.813 763.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 10 350 0.000128 512 122 860 0 3.34445 0.004768 99.127 102.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000512 2048 270 1500 28416 2.88995 6.82493 98.4463 204.023 312.339 209.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 6.4e-05 1024 120 950 155648 45.9416 13.4871 206.609 418.016 684.267 684.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 3.2e-05 2048 280 1730 311296 184.992 55.9739 1600.58 1671.13 3512.9 3513.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 6.4e-05 512 270 690 233472 16.8533 6.63363 114.22 206.513 344.448 344.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000128 2048 145 2590 89088 31.5528 14.4364 649.231 412.983 1108.36 1108.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 3.2e-05 4096 280 1620 551424 209.268 126.202 5037.13 3756.28 9129.15 9129.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 0.001024 512 245 470 7680 0.8832 0.34816 2.59334 12.6599 16.6108 16.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000256 2048 230 1110 69504 5.80813 7.01427 166.402 208.897 388.193 388.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 0.000256 4096 190 2070 28416 20.8588 13.9129 310.198 417.595 762.67 762.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 350 0.000128 512 122 860 0 3.35005 0.00576 99.2009 102.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000512 2048 270 1500 28032 2.8817 6.82067 98.1459 203.96 311.962 209.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 6.4e-05 1024 120 950 147456 46.3136 13.3218 197.002 412.827 669.673 669.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 3.2e-05 2048 280 1730 294912 186.159 55.1352 1526.54 1649.85 3417.91 3418.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 6.4e-05 512 270 690 230400 17.118 6.64259 121.483 206.514 351.977 352.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000128 2048 145 2590 89600 31.5849 14.3299 701.491 413.004 1160.57 1160.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 3.2e-05 4096 280 1620 552000 210.198 126.467 5366.32 3758.27 9461.51 9461.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 0.001024 512 245 470 8000 0.918368 0.362496 2.90509 13.1822 17.4935 17.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000256 2048 230 1110 69600 5.82822 7.08109 177.249 209.059 399.285 399.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 0.000256 4096 190 2070 28000 20.9411 13.9407 326.143 417.826 778.955 779.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 350 0.000128 512 122 860 0 3.40378 0.005504 103.33 106.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000512 2048 270 1500 28000 2.89773 6.87514 104.391 208.162 322.482 215.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 6.4e-05 1024 120 950 153600 45.5675 13.578 219.683 412.762 691.8 691.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 3.2e-05 2048 280 1730 294400 186.812 55.1936 1624.85 1649.89 3516.96 3517.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 6.4e-05 512 270 690 229376 17.6181 6.71949 140.856 209.297 374.711 374.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000128 2048 145 2590 90112 32.0224 14.4589 818.941 418.651 1284.23 1284.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 3.2e-05 4096 280 1620 552960 209.08 126.31 6297.5 3741.21 10374.4 10374.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 0.001024 512 245 470 8192 0.880256 0.350208 3.40544 12.7038 17.4628 17.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000256 2048 230 1110 69632 5.82275 7.05334 208.423 209.721 431.095 431.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 0.000256 4096 190 2070 28672 20.8854 13.9299 390.509 419.315 844.745 844.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 6.4e-05 512 270 690 243712 16.5177 6.72973 101.036 209.214 333.715 333.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 560 0.000128 2048 145 2595 93184 31.6255 14.4282 585.609 419.426 1051.24 1051.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1470 3.2e-05 4096 280 1620 553728 209.318 126.175 8626.89 3737.49 12700.2 12700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 0.001024 512 245 465 9216 0.894624 0.362912 2.57792 13.2431 17.2069 17.3237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1400 0.000256 2048 230 1110 70080 5.85318 7.04307 275.217 209.802 497.986 498.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 0.000256 4096 190 2070 29056 20.9919 13.9406 522.382 419.486 976.902 977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 0.000128 512 122 870 12288 19.2938 3.41181 6.76454 104.688 134.392 134.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 0.000512 2048 270 1500 28544 2.89286 3.47334 85.0778 104.845 196.361 196.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 6.4e-05 1024 120 945 153600 46.3189 13.4796 176.198 418.092 654.298 654.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 3.2e-05 2048 280 1740 315392 184.943 56.0104 1414.85 1676.92 3332.95 3333.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 6.4e-05 512 270 690 243200 16.734 6.74202 102.503 209.676 335.871 336.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 0.000128 2048 145 2595 92800 31.8444 14.5405 591.005 419.099 1056.65 1056.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 3.2e-05 4096 280 1620 553600 210.551 126.534 8895.86 3754.46 12987.7 12987.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 0.001024 512 245 465 8960 0.893472 0.360448 2.56198 13.0623 17.0055 17.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.000256 2048 230 1110 70080 5.86563 7.0697 146.852 209.669 369.528 369.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 0.000256 4096 190 2070 29120 21.0598 13.9779 555.219 419.188 1009.55 1009.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 0.000128 512 122 870 10240 19.2434 4.73498 5.77555 103.231 133.223 133.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000512 2048 270 1500 28480 2.90397 3.47117 86.5989 104.741 197.788 197.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 6.4e-05 1024 120 945 156160 46.2475 13.5658 181.703 419.082 660.826 660.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 3.2e-05 2048 280 1740 314880 185.52 56.1664 1430.51 1675.57 3347.99 3348.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 6.4e-05 512 270 690 242688 16.5063 6.7072 101.54 208.48 333.453 333.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000128 2048 145 2595 92928 31.6444 14.3961 586.516 418.777 1051.49 1051.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 3.2e-05 4096 280 1620 553344 210.017 126.392 8370.69 3739.16 12446.5 12446.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 0.001024 512 245 465 8832 0.892704 0.35936 2.50026 13.0792 16.9615 17.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.000256 2048 230 1110 69984 5.83779 7.18403 145.75 209.762 368.605 368.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 0.000256 4096 190 2070 28992 20.8912 13.951 275.587 418.963 729.494 729.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 0.000128 512 122 870 6144 19.6512 3.3943 3.57498 103.317 130.175 130.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000512 2048 270 1500 28512 2.89382 3.46848 86.3644 104.889 197.687 197.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 6.4e-05 1024 120 945 153600 46.0495 13.4492 176.71 416.677 653.097 653.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 3.2e-05 2048 280 1740 313344 185.152 56.0517 1412.93 1674.2 3328.55 3328.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 6.4e-05 512 270 690 243712 16.6447 6.74384 104.969 211.316 339.89 340.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000128 2048 145 2595 92288 31.8797 14.4223 598.524 422.413 1067.4 1067.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 3.2e-05 4096 280 1620 553280 209.927 126.437 4551.68 3768.23 8656.57 8656.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 0.001024 512 245 465 8960 0.89504 0.360576 2.61011 13.2455 17.2476 17.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000256 2048 230 1110 70000 5.8647 7.05712 150.16 211.676 374.83 374.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 0.000256 4096 190 2070 28896 20.9815 13.9611 282.12 422.546 739.715 739.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.000128 512 122 870 7168 19.1607 3.36656 4.23792 102.175 129.179 129.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000512 2048 270 1500 28560 2.90838 3.47936 88.2853 105.816 200.563 200.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 6.4e-05 1024 120 945 154112 46.5349 13.5212 182.161 422.389 664.824 664.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 3.2e-05 2048 280 1740 311808 185.841 56.0678 1441.85 1688.73 3372.71 3372.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 6.4e-05 512 270 690 241664 16.6882 6.72563 104.995 209.171 337.799 337.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000128 2048 145 2595 92160 31.6642 14.3748 603.702 418.137 1068.04 1068.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 3.2e-05 4096 280 1620 553472 209.039 126.184 4647.85 3755.77 8739.12 8739.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 0.001024 512 245 465 9216 0.897888 0.364544 2.75773 13.2649 17.4172 17.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000256 2048 230 1110 69888 5.83885 7.0984 153.411 209.547 375.969 376.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 0.000256 4096 190 2070 28672 20.8538 13.9113 286.09 418.289 739.25 739.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000128 512 122 870 8192 19.7426 3.40701 4.86934 104.708 132.964 133.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000512 2048 270 1500 28416 2.88973 3.46931 90.0156 104.763 201.211 201.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 6.4e-05 1024 120 945 151552 46.5573 13.6262 182.319 418.161 660.888 661.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 3.2e-05 2048 280 1740 311296 185.189 55.9636 1462.99 1671.64 3375.99 3376.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 6.4e-05 512 270 690 239616 16.5809 6.6736 120.131 207.263 350.871 351.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000128 2048 145 2595 92160 31.6812 14.3976 694.108 417.415 1157.77 1157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 3.2e-05 4096 280 1620 552960 209.749 126.443 5197.43 3732.98 9266.89 9267.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 0.001024 512 245 465 8640 0.891936 0.356352 2.95894 12.9562 17.2967 17.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000256 2048 230 1110 69984 5.85712 7.08982 172.855 210.521 396.398 396.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 0.000256 4096 190 2070 29088 20.966 13.9756 326.679 419.137 780.869 780.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 15 350 0.000128 512 122 870 0 3.34781 0.004448 99.029 102.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000512 2048 270 1500 28368 2.8911 6.81856 102.11 203.625 315.598 213.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 6.4e-05 1024 120 945 152064 46.0816 13.402 208.735 414.31 682.741 682.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 3.2e-05 2048 280 1740 313344 184.3 56.0771 1675.36 1668.67 3584.63 3584.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 6.4e-05 512 270 690 240640 16.8611 6.73786 117.653 209.705 351.174 351.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000128 2048 145 2595 92160 31.8377 14.5168 677.848 419.21 1143.58 1143.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 3.2e-05 4096 280 1620 552960 209.415 126.372 5058.79 3754.95 9149.81 9150.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 0.001024 512 245 465 8960 0.888832 0.360448 3.0368 13.0986 17.5194 17.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000256 2048 230 1110 69920 5.82506 7.0359 168.812 209.397 391.148 391.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 0.000256 4096 190 2070 28800 20.8468 13.9366 314.842 417.691 767.425 767.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.000128 512 122 870 10240 19.2342 3.40262 6.85181 103.261 132.996 133.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000512 2048 270 1500 28320 2.88413 3.46429 99.5107 104.638 210.568 210.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 6.4e-05 1024 120 945 153600 46.5276 13.5172 205.992 419.196 685.451 685.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 3.2e-05 2048 280 1740 312320 185.491 56.0783 1633.64 1675.69 3551.12 3551.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 6.4e-05 512 270 690 239616 16.3319 6.63219 125.254 206.437 354.881 355.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000128 2048 145 2595 92160 31.4095 14.3466 721.158 416.839 1183.92 1184.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 3.2e-05 4096 280 1620 552960 208.597 126.219 5395.53 3736.75 9467.4 9467.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 0.001024 512 245 465 8448 0.903296 0.358976 3.00608 13.1103 17.5109 17.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000256 2048 230 1110 69888 5.81485 7.03107 179.69 209.718 402.329 402.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 0.000256 4096 190 2070 28800 20.8468 13.9363 335.78 419.143 789.819 789.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 350 0.000128 512 122 870 0 3.34643 0.004096 99.1386 102.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000512 2048 270 1500 28224 2.8745 6.80253 105.69 203.643 319.168 216.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 6.4e-05 1024 120 945 147456 46.2619 13.5716 211.148 412.673 683.874 684.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 3.2e-05 2048 280 1740 307200 184.653 55.6559 1708.73 1666.18 3615.44 3615.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 6.4e-05 512 270 690 236800 16.6263 6.65395 122.551 206.28 352.328 352.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000128 2048 145 2595 91200 31.8121 14.3801 706.072 416.691 1169.12 1169.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 3.2e-05 4096 280 1620 553600 209.634 126.551 5361.91 3747.49 9445.87 9446.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 0.001024 512 245 465 8800 0.899808 0.359872 3.14499 13.1017 17.6423 17.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000256 2048 230 1110 70000 5.85846 7.05312 178.807 209.669 401.458 401.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 0.000256 4096 190 2070 28800 21.0306 13.9837 333.642 419.09 787.858 787.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 350 0.000128 512 122 870 0 3.40672 0.004768 103.291 106.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000512 2048 270 1500 28200 2.89174 6.87229 104.709 207.776 322.402 215.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 6.4e-05 1024 120 945 147200 46.4773 13.3614 209.241 412.351 681.65 681.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 3.2e-05 2048 280 1740 307200 185.244 55.8961 1694.71 1665.55 3601.63 3601.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 6.4e-05 512 270 690 236544 16.7088 6.656 123.1 206.946 353.627 353.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000128 2048 145 2595 91392 31.8989 14.3782 714.645 418.561 1179.65 1179.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 3.2e-05 4096 280 1620 552832 209.339 126.401 5402.85 3754.82 9493.71 9493.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 0.001024 512 245 465 8064 0.891072 0.354304 2.81974 12.8545 17.0534 17.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000256 2048 230 1110 69888 5.83085 7.0673 179.853 209.567 402.391 402.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 0.000256 4096 190 2070 28672 20.9139 13.951 335.162 418.821 788.957 789.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 350 0.000128 512 122 870 0 3.2585 0.00544 96.3124 99.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000512 2048 270 1500 28224 2.8759 6.71178 105.723 200.668 316.136 216.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 6.4e-05 1024 120 945 150528 46.1169 13.3589 215.206 413.691 688.589 688.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 3.2e-05 2048 280 1740 308224 186.181 56.0128 1717.75 1672.89 3633.08 3633.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 6.4e-05 512 270 690 238080 16.5228 6.64979 121.37 206.209 350.972 351.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000128 2048 145 2595 92160 31.6735 14.3818 708.091 417.429 1171.73 1171.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 3.2e-05 4096 280 1620 552000 209.89 126.465 5330.06 3733.52 9400.22 9400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 0.001024 512 245 465 8640 0.902688 0.360992 3.0729 13.1109 17.5726 17.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000256 2048 230 1110 69840 5.85088 7.05731 176.525 209.575 399.082 399.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 0.000256 4096 190 2070 28800 20.9428 13.9495 331.851 417.729 784.586 784.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 350 0.000128 512 122 870 0 3.40304 0.005088 103.149 106.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000512 2048 270 1500 28320 2.8945 6.87856 104.069 207.848 321.849 215.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 6.4e-05 1024 120 945 145920 46.6505 13.3488 205.108 412.237 677.552 677.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 3.2e-05 2048 280 1740 307200 186.214 56.0456 1682.78 1668.39 3593.65 3593.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 6.4e-05 512 270 690 237568 16.9892 6.72768 115.945 209.016 348.896 349.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000128 2048 145 2595 92160 31.6632 14.3626 678.367 417.901 1142.46 1142.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 3.2e-05 4096 280 1620 552960 209.229 126.303 5115.41 3754.78 9206 9206.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 0.001024 512 245 465 8192 0.871136 0.34816 2.84586 12.6107 16.8026 16.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000256 2048 230 1110 69632 5.81968 7.10595 168.399 209.236 390.636 390.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 0.000256 4096 190 2070 28672 20.844 13.9327 316.607 418.229 769.723 769.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 350 0.000128 512 122 870 0 3.34438 0.006112 99.0658 102.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000512 2048 270 1500 28416 2.88557 6.82614 100.158 203.897 313.926 211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 6.4e-05 1024 120 945 147456 47.151 13.4891 197.946 417.746 676.547 676.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 3.2e-05 2048 280 1740 311296 184.86 55.9084 1633.94 1670.21 3545.14 3545.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 6.4e-05 512 270 690 233472 16.8435 6.62704 134.54 206.486 364.715 364.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000128 2048 145 2595 89088 31.5326 14.3374 766.29 412.932 1225.26 1225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 3.2e-05 4096 280 1620 551424 209.124 126.215 5902.9 3755.84 9994.37 9994.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 0.001024 512 245 465 7680 0.885184 0.34896 3.20528 12.6607 17.2263 17.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000256 2048 230 1110 69504 5.80131 7.04307 196.23 208.839 417.987 418.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 0.000256 4096 190 2070 28416 20.8556 13.9244 364.344 417.6 816.833 816.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 350 0.000128 512 122 870 0 3.35053 0.005344 99.1893 102.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000512 2048 270 1500 28032 2.87997 6.8168 115.492 203.94 329.284 226.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 6.4e-05 1024 120 945 147456 46.3154 13.3179 232.483 412.754 705.086 705.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 3.2e-05 2048 280 1740 294912 186.054 55.0466 1797.9 1649.79 3689.02 3689.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 6.4e-05 512 270 690 230400 17.1194 6.6496 134.164 206.315 364.462 364.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000128 2048 145 2595 89600 31.5605 14.422 776.432 412.608 1235.18 1235.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 3.2e-05 4096 280 1620 552000 210.07 126.491 5958.18 3753.91 10048.9 10049.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 0.001024 512 245 465 8000 0.91664 0.360736 3.38864 13.1695 17.9629 18.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000256 2048 230 1110 69600 5.8185 7.02611 196.457 208.767 418.143 418.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 0.000256 4096 190 2070 28000 20.9749 13.9444 361.799 417.487 814.314 814.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 350 0.000128 512 122 870 0 3.40403 0.005472 103.235 106.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000512 2048 270 1500 28000 2.89488 6.87539 115.485 207.961 333.37 226.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 6.4e-05 1024 120 945 140800 47.4509 13.3485 222.068 417.039 700.121 700.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 3.2e-05 2048 280 1740 294400 186.704 55.2798 1799.95 1648.29 3690.45 3690.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 6.4e-05 512 270 690 229376 17.6107 6.72397 120.028 209.12 353.704 353.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000128 2048 145 2595 90112 32.0235 14.458 707.629 418.296 1172.56 1172.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 3.2e-05 4096 280 1620 552960 209.077 126.305 5451.31 3741.01 9528 9528.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 0.001024 512 245 465 8192 0.878592 0.35056 3.05299 12.6938 17.1013 17.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000256 2048 230 1110 69632 5.81952 7.15299 179.893 209.545 402.481 402.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 0.000256 4096 190 2070 28672 20.9113 13.9349 338.236 419.042 792.234 792.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 6.4e-05 512 270 700 241664 16.6876 6.72755 96.8289 208.944 329.407 329.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 560 0.000128 2048 145 2600 93184 31.6247 14.3776 556.605 419.01 1021.78 1021.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 3.2e-05 4096 280 1620 553472 209.503 126.229 8591.21 3758.28 12685.5 12685.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 0.001024 512 245 480 8960 0.899008 0.362496 2.49072 13.2281 17.1064 17.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.000256 2048 230 1120 69952 5.83715 7.05536 140.175 209.599 362.739 362.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 0.000256 4096 190 2080 28416 21.0037 13.9683 495.395 419.076 949.552 949.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 0.000128 512 122 860 8192 19.73 3.41024 4.3384 104.585 132.301 132.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 0.000512 2048 270 1500 28416 2.88384 3.47558 81.176 104.746 192.356 192.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 6.4e-05 1024 120 960 149504 46.8537 14.2658 164.684 422.377 648.396 648.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 3.2e-05 2048 280 1740 313344 185.508 55.9596 1334.28 1675.42 3251.4 3251.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 6.4e-05 512 270 700 243200 16.71 6.75277 110.131 209.744 343.562 343.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000128 2048 145 2600 93440 31.7188 14.399 626.454 418.939 1091.68 1091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 3.2e-05 4096 280 1620 553600 210.45 126.54 8903.16 3754.93 12995.4 12995.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 0.001024 512 245 480 8640 0.898912 0.359872 2.72442 13.0646 17.1769 17.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.000256 2048 230 1120 69920 5.86288 7.10646 156.322 209.59 378.955 379.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 520 0.000256 4096 190 2080 28480 21.0801 13.9713 564.322 419.029 1018.51 1018.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.000128 512 122 860 5120 19.7597 3.40384 3.14026 103.189 129.746 129.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000512 2048 270 1500 28400 2.90029 3.47325 91.3284 104.703 202.474 202.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 6.4e-05 1024 120 960 151040 46.9887 13.5276 187.646 418.904 667.299 667.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 3.2e-05 2048 280 1740 312320 185.893 56.2017 1498.92 1674.9 3416.14 3416.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 6.4e-05 512 270 700 239616 16.7248 6.7031 100.828 208.237 332.714 332.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000128 2048 145 2600 92928 31.6568 14.4173 582.298 418.298 1046.84 1046.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 3.2e-05 4096 280 1620 553344 209.966 126.385 7868.45 3757.28 11962.4 11962.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 0.001024 512 245 480 8448 0.901376 0.35904 2.51222 13.061 16.9653 17.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000256 2048 230 1120 69888 5.8472 7.05536 143.974 209.522 366.472 366.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 0.000256 4096 190 2080 28224 20.9551 13.9508 265.993 418.407 719.411 719.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.000128 512 122 860 6144 19.6533 3.39827 3.5167 111.146 137.956 138.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000512 2048 270 1500 28416 2.89536 3.46931 85.4803 104.767 196.688 196.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 6.4e-05 1024 120 960 147456 46.9704 13.4574 170.176 420.129 650.949 651.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 3.2e-05 2048 280 1740 310272 185.923 55.9614 1385.09 1672.25 3299.46 3299.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 6.4e-05 512 270 700 240128 16.9041 6.74387 103.789 209.336 336.997 337.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000128 2048 145 2600 93184 31.7023 14.5019 592.451 418.454 1057.27 1057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 3.2e-05 4096 280 1620 552832 210.202 126.53 4458.85 3763.13 8559 8559.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 0.001024 512 245 480 8512 0.901824 0.360448 2.58995 13.1173 17.105 17.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000256 2048 230 1120 69888 5.86314 7.09005 147.925 218.107 379.059 379.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 0.000256 4096 190 2080 28224 21.0181 13.9653 271.78 418.644 725.518 725.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 20 350 0.000128 512 122 860 0 3.36691 0.005408 101.092 104.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000512 2048 270 1500 28336 2.90442 6.84333 86.3058 205.918 302.125 197.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 6.4e-05 1024 120 960 150528 46.9091 13.5267 176.815 418.401 655.872 656.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 3.2e-05 2048 280 1740 311808 185.753 56.1783 1408.14 1685.05 3335.36 3335.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 6.4e-05 512 270 700 241664 16.6715 6.71853 103.253 209.002 335.861 336.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000128 2048 145 2600 92160 31.6564 14.3589 582.468 417.786 1046.44 1046.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 3.2e-05 4096 280 1620 552960 218.693 126.323 4502.26 3830.85 8678.42 8678.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 0.001024 512 245 480 8704 0.912704 0.364544 2.63357 13.9473 17.9953 18.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000256 2048 230 1120 69760 5.8327 7.04474 150.342 209.382 372.675 372.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 0.000256 4096 190 2080 28160 20.9011 13.922 274.496 418.023 727.452 727.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000128 512 122 860 8192 19.7582 3.40992 4.68342 111.832 139.932 140.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000512 2048 270 1500 28288 2.88563 3.47091 87.2817 104.683 198.395 198.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 6.4e-05 1024 120 960 147456 47.8353 13.847 173.679 420.296 655.878 656.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 3.2e-05 2048 280 1740 311296 185.225 55.8756 1419.87 1670.25 3331.45 3331.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 6.4e-05 512 270 700 239616 16.5814 6.68042 128.531 207.433 359.448 359.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000128 2048 145 2600 92160 31.6421 14.3796 727.537 417.764 1191.48 1191.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 3.2e-05 4096 280 1620 552960 209.632 126.454 5438.12 3754.56 9529.05 9529.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 0.001024 512 245 480 8064 0.906752 0.356832 3.03405 12.9681 17.3988 17.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000256 2048 230 1120 69840 5.85318 7.06541 183.078 209.885 405.956 406.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 0.000256 4096 190 2080 28224 21.0285 13.9756 334.197 419.646 788.955 789.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 350 0.000128 512 122 860 0 3.35126 0.004256 99.1212 102.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000512 2048 270 1500 28224 2.88944 6.82262 106.992 203.807 320.672 218.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 6.4e-05 1024 120 960 147456 46.7269 13.3898 215.031 414.593 689.956 690.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 3.2e-05 2048 280 1740 308736 185.509 55.9999 1733.42 1669.94 3645.1 3645.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 6.4e-05 512 270 700 230400 16.727 6.59251 86.8358 204.388 314.762 314.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000128 2048 145 2600 89856 31.6477 14.3267 495.837 414.851 956.822 956.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 3.2e-05 4096 280 1620 552960 208.986 126.347 3779.1 3756.02 7870.74 7870.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 0.001024 512 245 480 6912 0.899744 0.349056 1.9135 12.6296 15.9283 16.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000256 2048 230 1120 69408 5.82886 7.06262 126.788 209.221 348.976 349.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 0.000256 4096 190 2080 27648 20.9531 13.9389 228.625 418.381 682.004 682.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 350 0.000128 512 122 860 0 3.34803 0.004192 99.1621 102.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000512 2048 270 1500 28224 2.89178 6.8225 74.748 204.043 288.658 186.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 6.4e-05 1024 120 960 138240 47.1322 13.3074 141.293 408.548 610.489 610.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 3.2e-05 2048 280 1740 304128 184.627 55.3556 1189.23 1657.75 3087.2 3087.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 6.4e-05 512 270 700 240640 16.8652 6.73565 123.692 209.688 357.197 357.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000128 2048 145 2600 93440 31.6312 14.3749 709.441 419.186 1174.8 1174.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 3.2e-05 4096 280 1620 552960 209.188 126.377 5255.04 3754.79 9345.67 9345.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 0.001024 512 245 480 8320 0.902752 0.360448 3.04064 13.0887 17.5238 17.6318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000256 2048 230 1120 69760 5.81837 7.0265 176.256 209.394 398.565 398.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 0.000256 4096 190 2080 28160 20.8877 13.927 321.904 417.671 774.497 774.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 20 350 0.000128 512 122 860 0 3.39955 0.004096 103.16 106.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000512 2048 270 1500 28320 2.87942 6.86544 103.345 207.79 321.036 214.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 6.4e-05 1024 120 960 148480 47.2241 13.8407 208.171 419.1 688.55 688.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 3.2e-05 2048 280 1740 312320 185.292 56.1354 1695.68 1675.72 3613.06 3613.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 6.4e-05 512 270 700 235520 16.6398 6.63622 85.7636 206.325 315.581 315.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000128 2048 145 2600 89600 31.4048 14.4505 477.591 412.555 936.16 936.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 3.2e-05 4096 280 1620 552960 208.775 126.239 3663.76 3737.09 7736.15 7736.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 0.001024 512 245 480 7680 0.92304 0.362848 2.0545 13.1428 16.6191 16.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000256 2048 230 1120 69440 5.80506 7.0144 123.149 209.113 345.155 345.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 0.000256 4096 190 2080 27520 20.8184 13.8568 220.509 416.399 671.689 671.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 6.4e-05 512 270 700 233472 16.8202 6.63421 113.078 206.441 343.189 343.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000128 2048 145 2600 92160 31.4241 14.4002 657.641 416.84 1120.47 1120.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 3.2e-05 4096 280 1620 552960 208.696 126.198 4947.54 3756.17 9038.89 9039.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 0.001024 512 245 480 8448 0.900416 0.35904 2.91418 13.1095 17.4107 17.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000256 2048 230 1120 69696 5.82042 7.02486 165.229 209.636 387.787 387.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 0.000256 4096 190 2080 28032 20.9219 13.9316 301.507 419.146 755.61 755.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 350 0.000128 512 122 860 0 3.34848 0.005536 99.1412 102.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000512 2048 270 1500 28224 2.87539 6.80928 96.3041 203.641 309.783 207.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 6.4e-05 1024 120 960 141312 47.2387 13.3202 186.627 412.615 660.013 660.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 3.2e-05 2048 280 1740 307200 184.77 55.7881 1564.54 1666.22 3471.54 3471.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 6.4e-05 512 270 700 233472 16.8374 6.63117 81.5792 206.304 311.566 311.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000128 2048 145 2600 89088 31.5516 14.3155 456.761 412.562 915.35 915.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 3.2e-05 4096 280 1620 551424 209.22 126.251 3514.95 3733.91 7584.62 7584.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 0.001024 512 245 480 7680 0.886848 0.350208 2.04195 12.648 16.0565 16.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000256 2048 230 1120 69120 5.79654 7.00093 117.451 208.644 338.967 339.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 0.000256 4096 190 2080 27648 20.8979 13.9127 212.635 417.177 664.728 664.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 350 0.000128 512 122 860 0 3.35283 0.0056 99.1031 102.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000512 2048 270 1500 28032 2.88198 6.81805 69.1743 203.763 282.793 180.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 6.4e-05 1024 120 960 135168 48.0762 13.3175 128.084 413.155 602.841 603.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 3.2e-05 2048 280 1740 294912 186.048 55.4725 1070.44 1659.58 2971.75 2971.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 6.4e-05 512 270 700 236800 16.6271 6.65117 119.174 206.279 348.947 349.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000128 2048 145 2600 91200 31.8224 14.4114 678.545 416.684 1141.62 1141.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 3.2e-05 4096 280 1620 552800 210.385 126.667 5140.96 3754.97 9233.25 9233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 0.001024 512 245 480 8000 0.91936 0.360448 2.91869 13.1064 17.4333 17.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000256 2048 230 1120 69800 5.84704 7.05382 172.454 209.605 395.032 395.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 0.000256 4096 190 2080 28400 21.0581 13.9861 318.444 419.084 772.678 772.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 350 0.000128 512 122 860 0 3.40163 0.004096 103.182 106.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000512 2048 270 1500 28200 2.88781 6.86627 101.218 207.651 318.778 212.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 6.4e-05 1024 120 960 140800 47.4102 13.3532 193.88 412.282 667.139 667.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 3.2e-05 2048 280 1740 307200 185.293 55.8141 1629.49 1665.55 3536.37 3536.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 6.4e-05 512 270 700 230400 17.1089 6.64166 82.6653 206.474 313.106 313.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000128 2048 145 2600 89600 31.5637 14.3874 471.192 412.917 930.216 930.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 3.2e-05 4096 280 1620 552000 210.072 126.493 3609.18 3756.65 7702.67 7702.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 0.001024 512 245 480 8000 0.919744 0.3608 2.18742 13.1804 16.7779 16.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000256 2048 230 1120 69200 5.83338 7.03424 121.325 208.922 343.184 343.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 0.000256 4096 190 2080 28000 20.9439 13.9344 221.902 417.733 674.617 674.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 350 0.000128 512 122 860 0 3.40592 0.004928 103.312 106.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000512 2048 270 1500 28000 2.8977 6.88099 71.0357 208.116 289.078 182.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 6.4e-05 1024 120 960 140800 47.4424 13.3492 137.22 412.67 610.893 611.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 3.2e-05 2048 280 1740 294400 186.745 55.1284 1100.65 1649.63 2992.37 2992.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 6.4e-05 512 270 700 236544 16.7089 6.65901 153.008 207.118 383.706 383.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000128 2048 145 2600 93184 31.5711 14.377 885.752 418.895 1350.76 1350.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 3.2e-05 4096 280 1620 552832 209.284 126.382 6529.64 3757.02 10622.6 10622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 0.001024 512 245 480 8064 0.890656 0.351392 3.6249 12.8657 17.8592 17.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000256 2048 230 1120 69664 5.83133 7.10646 219.269 209.658 441.937 442.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 0.000256 4096 190 2080 28224 20.929 13.9571 401.436 419.184 855.618 855.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 6.4e-05 512 270 700 229376 16.4322 6.58227 97.778 202.342 323.354 323.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000128 2048 145 2600 89600 31.5658 14.3401 556.297 414.303 1016.67 1016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 3.2e-05 4096 280 1620 551936 208.698 126.114 4307.85 3737.1 8380.05 8380.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 0.001024 512 245 480 7168 0.870592 0.341792 2.36845 12.3349 16.0409 16.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.000256 2048 230 1120 68992 5.80045 6.99392 142.987 208.706 364.56 364.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 0.000256 4096 190 2080 26880 20.813 13.8262 252.501 414.9 702.152 702.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 6.4e-05 512 270 700 238080 16.5264 6.64198 147.839 206.431 377.661 377.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000128 2048 145 2600 92160 31.655 14.4047 836.969 417.913 1301.1 1301.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 3.2e-05 4096 280 1620 552000 209.804 126.454 6279 3756 10371.5 10371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 0.001024 512 245 480 8640 0.903232 0.360736 3.7591 13.1236 18.2726 18.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000256 2048 230 1120 69840 5.86419 7.05539 210.889 209.799 433.679 433.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 0.000256 4096 190 2080 27840 20.9946 13.9489 381.394 418.179 834.619 834.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 350 0.000128 512 122 860 0 3.40106 0.00432 103.264 106.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000512 2048 270 1500 28320 2.89917 6.87651 123.805 208.076 341.813 235.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 6.4e-05 1024 120 960 145920 46.6324 13.3489 245.532 412.593 718.324 718.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 3.2e-05 2048 280 1740 307200 186.112 55.9735 1984.78 1670.06 3897.14 3897.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 6.4e-05 512 270 700 230400 17.098 6.64566 96.9348 206.375 327.272 327.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000128 2048 145 2600 88320 31.7385 14.3408 546.007 412.782 1005.03 1005.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 3.2e-05 4096 280 1620 551040 210.116 126.536 4240.85 3760.76 8338.54 8338.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 0.001024 512 245 480 7680 0.929024 0.36864 2.52365 13.1971 17.1425 17.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000256 2048 230 1120 69600 5.83475 7.03078 142.809 209.336 365.083 365.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 0.000256 4096 190 2080 27840 20.9548 13.9488 259.734 418.568 713.312 713.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 350 0.000128 512 122 860 0 3.40298 0.005024 103.274 106.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000512 2048 270 1500 27840 2.86 6.82269 83.0269 207.047 299.911 193.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 6.4e-05 1024 120 960 138240 47.7015 13.332 158.203 412.477 631.923 632.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 3.2e-05 2048 280 1740 291840 187.002 55.0686 1279.3 1648.72 3170.31 3170.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 6.4e-05 512 270 700 237568 17.0019 6.72496 143.422 209.206 376.572 376.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000128 2048 145 2600 92160 31.6624 14.4692 811.936 418.253 1276.48 1276.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 3.2e-05 4096 280 1620 552960 209.127 126.288 6127.11 3757.88 10220.7 10220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 0.001024 512 245 480 7168 0.89184 0.348192 3.0807 12.6158 17.0616 17.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000256 2048 230 1120 69632 5.82451 7.02054 203.741 209.35 426.016 426.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 0.000256 4096 190 2080 28160 20.8924 13.9315 375.313 418.585 828.83 828.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 350 0.000128 512 122 860 0 3.34611 0.004736 99.1481 102.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000512 2048 270 1500 28160 2.88931 6.83386 119.778 204.07 333.721 231.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 6.4e-05 1024 120 960 147456 47.1738 13.4817 240.641 418.106 719.616 719.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 3.2e-05 2048 280 1740 311296 184.739 55.8501 1954.89 1671.48 3867.17 3867.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 6.4e-05 512 270 700 229376 17.6043 6.72214 93.1339 209.138 326.819 326.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000128 2048 145 2600 90112 32.0217 14.377 536.519 418.326 1001.4 1001.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 3.2e-05 4096 280 1620 552960 209.102 126.286 4116.86 3757.68 8210.2 8210.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 0.001024 512 245 480 6144 0.926368 0.351744 1.89264 12.6957 15.9972 16.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.000256 2048 230 1120 69632 5.81837 7.03693 137.341 209.555 359.822 359.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 0.000256 4096 190 2080 27648 20.9751 13.927 248.678 418.982 702.667 702.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 6.4e-05 512 270 700 233472 16.8627 6.63152 124.807 206.465 354.983 355.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000128 2048 145 2600 89088 31.5308 14.3552 689.054 412.889 1147.99 1148.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 3.2e-05 4096 280 1620 551424 209.145 126.226 5349.62 3755.45 9440.72 9440.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 0.001024 512 245 480 7680 0.885568 0.350208 2.99766 12.6613 17.0217 17.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000256 2048 230 1120 69120 5.79526 7.01008 177.412 208.82 399.108 399.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 0.000256 4096 190 2080 27648 20.8913 13.9102 322.24 417.504 774.652 774.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 350 0.000128 512 122 860 0 3.34896 0.0048 99.1828 102.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000512 2048 270 1500 28032 2.88294 6.81219 104.193 203.932 317.977 215.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 6.4e-05 1024 120 960 135168 48.0572 13.7626 192.203 412.65 666.884 667.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 3.2e-05 2048 280 1740 294912 186.022 55.0608 1620.99 1649.52 3511.81 3511.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 6.4e-05 512 270 700 221184 16.3954 6.55376 82.0866 198.369 303.624 303.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000128 2048 145 2600 86016 32.0786 14.4027 467.858 413.446 927.942 928.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 3.2e-05 4096 280 1620 549888 209.92 126.462 3712.46 3747.64 7796.76 7796.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 0.001024 512 245 480 6144 0.933728 0.3528 1.98413 12.7908 16.1886 16.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000256 2048 230 1120 69120 5.81626 7.02224 125.167 209.354 347.428 347.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 0.000256 4096 190 2080 26112 20.8643 13.8056 214.092 414.458 663.329 663.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 350 0.000128 512 122 860 0 3.34874 0.005152 99.3219 102.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000512 2048 270 1500 27648 2.87043 6.79552 72.6896 203.554 286.063 183.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 6.4e-05 1024 120 960 122880 47.2652 13.1653 124.011 396.464 581.119 581.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 3.2e-05 2048 280 1740 294912 186.216 55.0441 1137.64 1650.48 3029.6 3029.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 6.4e-05 512 270 700 230400 17.1342 6.6439 126.346 206.265 356.618 356.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000128 2048 145 2600 89600 31.5749 14.3668 720.166 412.501 1178.77 1178.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 3.2e-05 4096 280 1620 552000 210.051 126.488 5484.35 3753.78 9574.95 9575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 0.001024 512 245 480 8000 0.920512 0.3632 3.25686 13.1648 17.8344 17.9554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000256 2048 230 1120 69200 5.82861 7.03315 183.343 208.712 404.987 405.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 0.000256 4096 190 2080 28000 20.9521 13.9379 336.419 417.311 788.729 788.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 350 0.000128 512 122 860 0 3.40746 0.004192 103.219 106.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000512 2048 270 1500 28000 2.89152 6.88144 107.732 207.919 325.578 218.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 6.4e-05 1024 120 960 140800 47.4501 13.3468 208.185 412.26 681.455 681.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 3.2e-05 2048 280 1740 294400 186.768 55.1657 1667.52 1648.02 3557.69 3557.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 6.4e-05 512 270 700 230400 17.113 6.64678 91.4795 206.622 322.075 322.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000128 2048 145 2600 89600 31.5558 14.3516 519.778 413.488 979.331 979.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 3.2e-05 4096 280 1620 550400 210.022 126.637 3914.05 3749.11 8000.1 8000.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 0.001024 512 245 480 3200 0.863744 0.311648 1.27395 11.1692 13.7459 13.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000256 2048 230 1120 68800 5.83475 7.02742 130.681 214.461 358.078 358.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 0.000256 4096 190 2080 27200 20.799 13.8234 234.325 414.547 683.6 683.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 350 0.000128 512 122 860 0 3.40317 0.00512 103.463 106.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000512 2048 270 1500 27200 2.8711 6.856 74.2991 207.736 291.915 185.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 6.4e-05 1024 120 960 128000 49.335 13.338 135.969 412.973 611.825 611.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 3.2e-05 2048 280 1740 281600 189.953 55.1136 1144.09 1650.21 3039.58 3039.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 6.4e-05 512 270 696 237568 16.9794 6.72848 94.1449 208.969 327.037 327.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 0.000128 2048 145 2592 92672 31.6994 14.3683 546.374 419.052 1011.66 1011.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 3.2e-05 4096 280 1632 553472 209.795 126.233 8255.72 3754.06 12346.1 12346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 0.001024 512 245 480 8960 0.90032 0.364096 2.46166 13.2296 17.086 17.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.000256 2048 230 1128 69952 5.82909 7.06544 138.642 209.62 361.232 361.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 0.000256 4096 190 2088 28160 21.0412 13.9648 483.198 419.158 937.478 937.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 0.000128 512 122 864 12288 19.3084 3.40787 6.36509 104.59 133.916 134.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 0.000512 2048 270 1512 28352 2.88768 3.47277 80.2422 104.755 191.434 191.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 6.4e-05 1024 120 960 151552 46.549 13.5082 166.527 417.748 644.548 644.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 3.2e-05 2048 280 1752 313344 185.448 55.9912 1327.32 1675.46 3244.45 3244.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 6.4e-05 512 270 696 238080 17.1273 6.74624 100.455 209.629 334.179 334.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000128 2048 145 2592 92800 31.8236 14.4313 579.119 419.196 1044.73 1044.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 3.2e-05 4096 280 1632 553280 211.088 126.565 7856.05 3755.46 11949.4 11949.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 0.001024 512 245 480 8640 0.899072 0.360544 2.53654 13.0601 16.9805 17.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.000256 2048 230 1128 70000 5.86122 7.05136 145.292 209.616 367.894 367.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 0.000256 4096 190 2088 28160 21.0669 13.9846 265.519 419.168 719.853 719.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.000128 512 122 864 10240 19.2455 3.40173 5.74579 103.298 131.926 132.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000512 2048 270 1512 28320 2.89661 3.47978 85.2439 104.722 196.415 196.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 6.4e-05 1024 120 960 151040 46.9737 13.5754 176.011 419.069 655.841 656.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 3.2e-05 2048 280 1752 312320 185.92 56.0988 1400.01 1675.24 3317.48 3317.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 6.4e-05 512 270 696 236544 16.9684 6.70314 99.1199 208.3 331.314 331.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000128 2048 145 2592 92160 31.8062 14.3987 568.36 418.432 1033.16 1033.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 3.2e-05 4096 280 1632 553344 209.362 126.379 4324.24 3754.66 8414.91 8415.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 0.001024 512 245 480 8832 0.891104 0.3584 2.60502 13.0665 17.0561 17.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000256 2048 230 1128 69888 5.83318 7.16854 143.403 209.591 366.07 366.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 0.000256 4096 190 2088 28032 20.9387 13.9489 259.888 418.551 713.433 713.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.000128 512 122 864 6144 19.6496 3.39955 3.59501 103.234 130.114 130.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000512 2048 270 1512 28320 2.89338 3.47152 84.3307 104.801 195.572 195.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 6.4e-05 1024 120 960 150528 46.4713 13.6397 173.219 416.329 649.873 650.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 3.2e-05 2048 280 1752 313344 184.903 55.9624 1381.95 1673 3296.03 3296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 6.4e-05 512 270 696 233472 16.8076 6.63514 63.2906 206.249 293.199 293.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000128 2048 145 2592 90624 31.6966 14.334 359.252 416.455 821.893 822.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 3.2e-05 4096 280 1632 552960 209.215 126.2 8004.46 3733.23 12073.4 12073.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 0.001024 512 245 480 8448 0.89968 0.358944 1.67837 13.0937 16.1698 16.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.000256 2048 230 1128 69696 5.81427 7.03018 92.5458 209.434 314.897 314.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 520 0.000256 4096 190 2088 28032 20.972 13.9283 506.613 418.804 960.432 960.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 350 0.000128 512 122 864 0 3.34576 0.00576 99.0473 102.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000512 2048 270 1512 28032 2.87334 6.8 53.8993 203.449 267.169 164.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 6.4e-05 1024 120 960 147456 46.2851 13.3878 110.297 412.314 582.495 582.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 3.2e-05 2048 280 1752 307200 184.967 55.6313 877.368 1664.5 2782.68 2782.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 6.4e-05 512 270 696 236544 17.1574 6.74211 114.732 209.285 348.133 348.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000128 2048 145 2592 92288 31.8525 14.3875 656.549 418.359 1121.31 1121.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 3.2e-05 4096 280 1632 552832 209.998 126.508 4982.01 3734.36 9053.16 9053.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 0.001024 512 245 480 8960 0.895552 0.361024 3.02838 13.1088 17.5243 17.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000256 2048 230 1128 69888 5.86768 7.08198 165.991 209.609 388.622 388.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 0.000256 4096 190 2088 28000 21.0127 13.9648 302.744 418.564 756.396 756.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000128 512 122 864 7168 19.1713 3.3705 4.73898 101.155 128.675 128.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000512 2048 270 1512 28336 2.89965 3.4807 97.5143 104.804 208.771 208.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 6.4e-05 1024 120 960 150528 46.9036 13.5192 199.308 418.361 678.312 678.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 3.2e-05 2048 280 1752 311808 185.374 56.1766 1585.8 1672.57 3500.16 3500.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 6.4e-05 512 270 696 229376 17.2439 6.65805 70.5716 206.899 301.591 301.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000128 2048 145 2592 91392 31.8888 14.377 411.259 418.46 876.144 876.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 3.2e-05 4096 280 1632 552832 209.55 126.4 9494.99 3737.78 13569 13569.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 0.001024 512 245 480 8064 0.894976 0.355296 1.81517 12.8512 16.0481 16.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000256 2048 230 1128 69664 5.83488 7.06224 105.428 209.432 327.829 327.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 0.000256 4096 190 2088 27776 20.9715 13.9559 191.747 418.821 645.617 645.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 350 0.000128 512 122 864 0 3.25654 0.00432 96.2895 99.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000512 2048 270 1512 28000 2.88077 6.70886 61.1986 200.627 271.571 172.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 6.4e-05 1024 120 960 143360 47.1788 13.3612 121.07 413.54 595.363 595.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 3.2e-05 2048 280 1752 308224 186.199 55.9999 996.581 1672.57 2911.57 2911.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 6.4e-05 512 270 696 237568 16.9958 6.73587 109.899 209.15 342.999 343.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000128 2048 145 2592 92160 31.6527 14.357 626.102 418.138 1090.41 1090.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 3.2e-05 4096 280 1632 552960 209.207 126.261 4844.34 3758.11 8938.19 8938.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 0.001024 512 245 480 8704 0.905408 0.363648 2.86173 13.2623 17.5287 17.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000256 2048 230 1128 69760 5.82864 7.03616 161.206 209.531 383.673 383.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 0.000256 4096 190 2088 27904 20.9181 13.9183 292.465 418.228 745.638 745.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000128 512 122 864 8192 19.7446 3.4103 5.10557 104.692 133.184 133.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000512 2048 270 1512 28288 2.88358 3.47136 93.9208 104.747 205.094 205.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 6.4e-05 1024 120 960 151552 46.5402 13.5248 192.543 418.095 670.924 671.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 3.2e-05 2048 280 1752 311296 184.923 55.894 1533.24 1671.42 3445.7 3445.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 6.4e-05 512 270 696 237568 16.9799 6.72589 72.5013 208.998 305.425 305.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000128 2048 145 2592 92160 31.678 14.3831 411.872 417.881 875.974 876.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 3.2e-05 4096 280 1632 552960 209.164 126.276 3237.01 3736.08 7308.81 7309.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 0.001024 512 245 480 7168 0.891136 0.355328 1.64378 12.608 15.6245 15.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000256 2048 230 1128 69632 5.8217 7.01664 107.616 209.171 329.697 329.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 0.000256 4096 190 2088 27648 20.9347 13.9185 193.751 418.21 646.92 647.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 350 0.000128 512 122 864 0 3.3423 0.004768 99.0599 102.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000512 2048 270 1512 28160 2.89491 6.81981 62.3073 204.008 276.183 173.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 6.4e-05 1024 120 960 147456 47.1636 13.487 124.703 418.564 604.131 604.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 3.2e-05 2048 280 1752 311296 184.734 55.9022 1005.67 1670.18 2916.69 2916.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 6.4e-05 512 270 696 235008 16.9301 6.67898 120.2 207.212 351.241 351.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000128 2048 145 2592 92160 31.6564 14.4193 698.322 417.305 1161.86 1161.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 3.2e-05 4096 280 1632 552960 209.658 126.452 5245.99 3732 9314.38 9314.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 0.001024 512 245 480 8640 0.894208 0.356352 3.12461 12.9524 17.4513 17.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000256 2048 230 1128 69840 5.84992 7.06192 176.314 209.575 398.875 398.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 0.000256 4096 190 2088 28224 21.0133 13.9776 322.601 419.037 776.731 776.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 350 0.000128 512 122 864 0 3.57837 0.005216 99.0095 102.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000512 2048 270 1512 28224 2.8905 7.04758 103.463 203.581 317.137 214.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 6.4e-05 1024 120 960 147456 46.714 13.399 208.136 414.147 682.613 682.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 3.2e-05 2048 280 1752 308736 185.558 55.9964 1677.16 1668.15 3587.09 3587.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 6.4e-05 512 270 696 230400 16.7308 6.59072 83.3339 204.412 311.286 311.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000128 2048 145 2592 89856 31.6283 14.3176 477.653 414.906 938.659 938.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 3.2e-05 4096 280 1632 552960 208.972 126.363 3669.61 3756.04 7761.26 7761.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 0.001024 512 245 480 8064 0.874848 0.356192 2.12355 12.6283 16.1109 16.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000256 2048 230 1128 69408 5.81379 7.02464 122.612 209.249 344.769 344.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 0.000256 4096 190 2088 27648 20.9268 13.9372 221.883 418.372 675.223 675.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 350 0.000128 512 122 864 0 3.34848 0.004352 99.1718 102.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000512 2048 270 1512 28224 2.88765 6.82256 72.6346 204.063 286.562 184.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 6.4e-05 1024 120 960 138240 47.14 13.258 137.553 408.551 606.715 606.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 3.2e-05 2048 280 1752 304128 184.636 55.4402 1152.57 1657.96 3050.83 3050.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 6.4e-05 512 270 696 235520 17.2969 6.74253 114.706 209.871 348.843 349.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000128 2048 145 2592 92160 31.8309 14.3871 662.001 419.548 1127.92 1128.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 3.2e-05 4096 280 1632 552960 209.162 126.363 4979.32 3739.46 9054.58 9054.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 0.001024 512 245 480 8320 0.90352 0.360448 2.85958 13.0986 17.3465 17.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000256 2048 230 1128 69760 5.82598 7.04838 167.002 209.52 389.468 389.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 0.000256 4096 190 2088 27840 20.9024 13.9336 301.762 418.025 754.729 754.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.000128 512 122 864 10240 19.2429 3.39763 6.78608 103.335 132.994 133.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000512 2048 270 1512 28160 2.88227 3.46691 97.8349 104.716 208.973 209.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 6.4e-05 1024 120 960 148480 47.2519 13.5115 199.447 419.471 679.907 680.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 3.2e-05 2048 280 1752 312320 185.393 56.105 1610.71 1677.21 3529.65 3529.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 6.4e-05 512 270 696 225280 17.4586 6.63101 79.2547 206.465 310.023 310.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000128 2048 145 2592 89600 31.4136 14.3647 462.858 413.015 921.808 921.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 3.2e-05 4096 280 1632 552960 208.691 126.238 3553.06 3758.32 7646.58 7646.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 0.001024 512 245 480 7680 0.923328 0.364992 2.06438 13.1544 16.6354 16.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000256 2048 230 1128 69440 5.80813 7.0177 119.395 209.267 341.558 341.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 0.000256 4096 190 2088 27520 20.8283 13.853 214.447 416.759 665.991 666.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 350 0.000128 512 122 864 0 3.25898 0.005536 96.4243 99.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000512 2048 270 1512 27840 2.87485 6.71437 69.7671 200.914 280.426 180.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 6.4e-05 1024 120 960 143360 46.8506 13.3174 138.567 412.66 611.609 611.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 3.2e-05 2048 280 1752 307200 186.491 55.9712 1134.45 1677.11 3054.25 3054.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 6.4e-05 512 270 696 233472 16.8141 6.63728 146.306 206.251 376.231 376.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000128 2048 145 2592 90624 31.6725 14.3719 835.835 416.463 1298.5 1298.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 3.2e-05 4096 280 1632 552960 208.523 126.198 6338.17 3733.24 10406.4 10406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 0.001024 512 245 480 8448 0.902816 0.360448 3.63776 13.097 18.1254 18.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000256 2048 230 1128 69696 5.80995 7.03834 213.532 209.431 435.883 435.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 0.000256 4096 190 2088 28032 20.9032 13.9407 387.835 418.742 841.529 841.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 350 0.000128 512 122 864 0 3.34592 0.005888 99.0481 102.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000512 2048 270 1512 28032 2.8728 6.80259 124.776 203.448 338.051 235.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 6.4e-05 1024 120 960 147456 46.2187 13.323 253.372 412.228 725.357 725.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 3.2e-05 2048 280 1752 307200 184.63 55.6592 2019.49 1664.67 3924.67 3924.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 6.4e-05 512 270 696 233472 16.8302 6.6279 95.2731 206.502 325.454 325.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000128 2048 145 2592 89088 31.5529 14.2982 525.511 412.963 984.484 984.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 3.2e-05 4096 280 1632 551424 209.152 126.233 4107.28 3756.1 8199.05 8199.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 0.001024 512 245 480 7680 0.8864 0.350208 2.3688 12.6602 16.3896 16.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000256 2048 230 1128 69120 5.80403 7.00621 135.948 208.863 357.697 357.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 0.000256 4096 190 2088 27648 20.8985 13.9101 247.953 417.589 700.46 700.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 350 0.000128 512 122 864 0 3.35053 0.006016 99.2002 102.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000512 2048 270 1512 28032 2.88058 6.81798 80.5252 203.959 294.337 191.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 6.4e-05 1024 120 960 147456 46.3044 13.325 163.83 412.737 636.415 636.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 3.2e-05 2048 280 1752 294912 186.02 55.0662 1250.63 1649.83 3141.78 3141.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 6.4e-05 512 270 696 230400 17.1183 6.64874 142.824 206.246 373.057 373.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000128 2048 145 2592 91200 31.8064 14.5892 825.791 416.626 1288.98 1289.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 3.2e-05 4096 280 1632 552800 210.335 126.644 6265.38 3738.5 10341.1 10341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 0.001024 512 245 480 8800 0.899424 0.364416 3.75357 13.099 18.2451 18.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000256 2048 230 1128 69800 5.86342 7.07779 210.22 209.569 432.806 432.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 0.000256 4096 190 2088 28000 21.0805 13.9861 382.417 419.02 836.616 836.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 350 0.000128 512 122 864 0 3.40582 0.005728 103.169 106.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000512 2048 270 1512 28200 2.89354 6.87104 123.659 207.624 341.207 234.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 6.4e-05 1024 120 960 147200 46.4358 13.8637 249.094 412.228 721.843 722.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 3.2e-05 2048 280 1752 307200 185.218 55.8999 1986.96 1665.21 3893.52 3893.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 6.4e-05 512 270 696 230400 17.1215 6.64045 96.5404 206.352 326.87 327.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000128 2048 145 2592 89600 31.5759 14.4835 552.266 412.672 1011.16 1011.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 3.2e-05 4096 280 1632 552000 210.1 126.495 4243.23 3735.87 8315.97 8316.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 0.001024 512 245 480 8000 0.922112 0.367872 2.53702 13.1716 17.1198 17.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000256 2048 230 1128 69200 5.81693 7.02496 141.856 208.926 363.694 363.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 0.000256 4096 190 2088 27200 21.0163 13.9374 253.182 417.49 705.729 705.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 350 0.000128 512 122 864 0 3.404 0.004096 103.248 106.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000512 2048 270 1512 28000 2.89578 6.87741 83.7488 207.989 301.665 194.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 6.4e-05 1024 120 960 140800 47.4371 13.3486 161.742 412.43 635.17 635.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 3.2e-05 2048 280 1752 294400 186.734 55.2264 1292.59 1648.56 3183.33 3183.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 6.4e-05 512 270 696 229376 17.2547 6.65962 138.403 206.948 369.484 369.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000128 2048 145 2592 91392 31.8843 14.3729 811.347 418.562 1276.33 1276.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 3.2e-05 4096 280 1632 552832 209.242 126.38 6153.38 3754.86 10244.1 10244.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 0.001024 512 245 480 8064 0.892544 0.353216 3.492 12.8532 17.7169 17.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000256 2048 230 1128 69664 5.82042 7.06362 206.106 209.48 428.542 428.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 0.000256 4096 190 2088 27776 20.9756 13.9506 372.686 418.853 826.569 826.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 350 0.000128 512 122 864 0 3.2567 0.004672 96.3114 99.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000512 2048 270 1512 28000 2.8736 6.71254 120.308 200.674 330.723 231.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 6.4e-05 1024 120 960 143360 47.1397 13.3673 237.929 413.628 712.275 712.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 3.2e-05 2048 280 1752 308224 186.081 56.106 1960.48 1672.84 3875.72 3875.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 6.4e-05 512 270 696 215040 17.5245 6.58362 86.3281 202.246 312.892 313.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000128 2048 145 2592 89600 31.6006 14.3377 527.253 414.097 987.451 987.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 3.2e-05 4096 280 1632 551936 208.684 126.1 4053.25 3732.23 8120.56 8120.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 0.001024 512 245 480 7168 0.876448 0.347584 2.2751 12.3297 15.9551 16.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000256 2048 230 1128 68992 5.79504 6.99734 135.139 208.662 356.667 356.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 0.000256 4096 190 2088 26880 20.7895 13.8194 237.608 414.672 687.003 687.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 350 0.000128 512 122 864 0 3.26474 0.00416 96.3949 99.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000512 2048 270 1512 27776 2.86717 6.70947 79.1466 200.467 289.349 189.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 6.4e-05 1024 120 960 129024 47.8006 13.228 141.94 404.204 607.388 607.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 3.2e-05 2048 280 1752 301056 184.962 55.2018 1265.44 1654.06 3159.89 3160.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 6.4e-05 512 270 696 230400 17.1111 6.64637 136.183 206.296 366.458 366.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000128 2048 145 2592 92160 31.6682 14.381 792.617 417.602 1256.43 1256.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 3.2e-05 4096 280 1632 552000 209.741 126.467 5923.67 3753.59 10013.7 10014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 0.001024 512 245 480 8640 0.898624 0.362112 3.6249 13.1174 18.132 18.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000256 2048 230 1128 69840 5.85373 7.05331 199.766 209.66 422.405 422.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 0.000256 4096 190 2088 27840 20.9836 13.9529 359.467 417.917 812.427 812.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 350 0.000128 512 122 864 0 3.39677 0.004736 103.193 106.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000512 2048 270 1512 28080 2.89792 6.86995 117.04 207.936 334.897 228.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 6.4e-05 1024 120 960 145920 46.6513 13.3457 235.67 412.316 708.199 708.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 3.2e-05 2048 280 1752 307200 186.107 55.9534 1890.39 1668.95 3801.61 3801.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 6.4e-05 512 270 696 230400 17.1 6.64022 88.3751 206.535 318.867 319.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000128 2048 145 2592 88320 31.7338 14.3031 492.191 413.094 951.483 951.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 3.2e-05 4096 280 1632 551040 210.109 126.533 3811.7 3744.33 7892.95 7893.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 0.001024 512 245 480 7680 0.93008 0.368352 2.32976 13.31 17.0637 17.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000256 2048 230 1128 69600 5.83526 7.12704 128.878 209.5 351.412 351.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 0.000256 4096 190 2088 27840 20.9572 13.9566 232.389 418.875 686.284 686.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 350 0.000128 512 122 864 0 3.40493 0.00528 103.356 106.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000512 2048 270 1512 27360 2.85814 6.82672 73.8377 207.214 290.884 184.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 6.4e-05 1024 120 960 138240 47.73 13.4167 144.015 412.796 618.171 618.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 3.2e-05 2048 280 1752 291840 187.075 55.169 1157.51 1649.95 3049.94 3050.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 6.4e-05 512 270 696 237568 16.995 6.72358 134.057 209.021 367.012 367.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000128 2048 145 2592 92160 31.6723 14.5756 759.215 417.907 1223.54 1223.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 3.2e-05 4096 280 1632 552960 209.174 126.283 5675.3 3736.24 9747.29 9747.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 0.001024 512 245 480 7168 0.894944 0.347968 2.8441 12.6072 16.8237 16.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000256 2048 230 1128 69632 5.81318 7.02909 190.345 209.183 412.446 412.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 0.000256 4096 190 2088 27648 20.9469 13.9265 342.04 418.227 795.253 795.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 350 0.000128 512 122 864 0 3.34557 0.00448 99.0675 102.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000512 2048 270 1512 28160 2.89488 6.82925 112.187 203.897 325.964 223.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 6.4e-05 1024 120 960 147456 47.1707 13.4878 227.089 417.757 705.717 705.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 3.2e-05 2048 280 1752 311296 184.703 55.9731 1830.26 1670.08 3741.25 3741.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 6.4e-05 512 270 696 229376 17.6127 6.72666 87.3163 209.072 320.954 321.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000128 2048 145 2592 90112 32.0426 14.3814 500.498 418.194 965.275 965.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 3.2e-05 4096 280 1632 552960 209.059 126.276 3862.79 3745.06 7943.46 7943.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 0.001024 512 245 480 6144 0.921088 0.349728 1.95878 12.6914 16.0503 16.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000256 2048 230 1128 69632 5.81827 7.03395 128.927 209.49 351.341 351.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 0.000256 4096 190 2088 27648 20.9735 13.9387 231.801 418.858 685.681 685.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 6.4e-05 512 270 700 237568 16.9676 6.72429 107.572 208.98 340.463 340.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 0.000128 2048 145 2600 92672 31.683 14.3709 619.519 419.082 1084.82 1084.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 3.2e-05 4096 280 1625 553728 209.046 126.182 9140.21 3735.26 13211 13211.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 0.001024 512 245 475 8704 0.903808 0.36416 2.71216 13.2454 17.3555 17.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.000256 2048 230 1125 69952 5.8327 7.04083 156.582 209.634 379.166 379.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 0.000256 4096 190 2075 28288 20.9779 13.9646 552.001 419.146 1006.2 1006.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 0.000128 512 122 875 8192 19.729 3.4064 5.00506 104.6 132.981 133.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000512 2048 270 1500 28480 2.88899 3.47523 90.6297 104.763 201.829 201.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 6.4e-05 1024 120 950 153600 46.2824 13.5025 188.841 417.754 666.603 666.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 3.2e-05 2048 280 1750 313344 185.117 56.1487 1501.74 1675.6 3418.84 3419.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 6.4e-05 512 270 700 238080 17.1211 6.75226 96.8685 211.693 332.655 332.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000128 2048 145 2600 92160 31.9459 14.4345 554.629 423.156 1024.32 1024.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 3.2e-05 4096 280 1625 553600 210.906 126.515 7605.48 3789.49 11732.7 11732.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 0.001024 512 245 475 8320 0.904832 0.358784 2.33866 13.1859 16.9208 17.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.000256 2048 230 1125 69920 5.85728 7.0463 139.933 211.68 364.59 364.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 0.000256 4096 190 2075 28160 21.0719 13.9757 254.79 423.287 713.242 713.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.000128 512 122 875 5120 19.7446 3.40048 2.97782 104.223 130.579 130.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000512 2048 270 1500 28480 2.89427 3.47267 81.3643 105.753 193.554 193.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 6.4e-05 1024 120 950 153600 46.604 13.5352 169.399 423.118 652.867 653.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 3.2e-05 2048 280 1750 312320 185.934 56.2364 1343.49 1691.77 3277.65 3277.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 6.4e-05 512 270 700 235520 17.2764 6.73862 62.3696 209.662 296.267 296.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 0.000128 2048 145 2600 92160 31.8461 14.394 357.994 419.138 823.536 823.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 3.2e-05 4096 280 1625 552960 210.398 126.371 7818.64 3754.29 11910 11910.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 0.001024 512 245 475 8320 0.905792 0.364544 1.65456 13.089 16.1379 16.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.000256 2048 230 1125 69760 5.83475 7.03603 90.1356 209.294 312.374 312.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 0.000256 4096 190 2075 27840 20.9789 13.955 467.977 417.711 920.727 920.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 350 0.000128 512 122 875 0 3.39987 0.005632 103.16 106.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000512 2048 270 1500 28320 2.88461 6.86317 52.6188 207.778 270.3 163.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 6.4e-05 1024 120 950 153600 46.525 13.5127 109.979 419.142 589.37 589.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 3.2e-05 2048 280 1750 312320 185.642 56.0886 868.973 1675.44 2786.37 2786.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 6.4e-05 512 270 700 236544 16.9672 6.7087 102.82 208.454 335.173 335.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000128 2048 145 2600 92160 31.8134 14.4177 588.998 418.734 1054.12 1054.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 3.2e-05 4096 280 1625 553344 209.407 126.375 4480.04 3757.2 8573.29 8573.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 0.001024 512 245 475 8448 0.899904 0.362496 2.57594 13.0778 17.0482 17.1583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000256 2048 230 1125 69888 5.82451 7.03898 148.251 209.744 370.93 371.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 0.000256 4096 190 2075 28032 20.9775 13.9551 269.189 418.927 723.156 723.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.000128 512 122 875 6144 19.6584 3.39734 3.77763 103.306 130.374 130.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000512 2048 270 1500 28512 2.88947 3.47562 87.2192 104.879 198.536 198.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 6.4e-05 1024 120 950 150528 46.4673 13.582 176.557 416.713 653.538 653.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 3.2e-05 2048 280 1750 310272 185.805 56.0441 1420.09 1674.13 3336.29 3336.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 6.4e-05 512 270 700 233472 16.8157 6.63347 65.6085 206.375 295.651 295.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000128 2048 145 2600 90624 31.6934 14.3395 374.283 416.695 837.175 837.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 3.2e-05 4096 280 1625 552960 209.228 126.22 7914.58 3746.6 11996.9 11997.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 0.001024 512 245 475 8448 0.90144 0.367968 1.74912 13.1106 16.2609 16.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.000256 2048 230 1125 69696 5.81632 7.03331 96.2185 209.647 318.787 318.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 520 0.000256 4096 190 2075 28032 20.9531 13.9349 242.816 419.014 696.84 696.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 350 0.000128 512 122 875 0 3.34234 0.005408 99.1107 102.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000512 2048 270 1500 28224 2.87296 6.80118 56.0418 203.583 269.45 166.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 6.4e-05 1024 120 950 147456 46.2655 13.3157 112.806 412.471 585.067 585.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 3.2e-05 2048 280 1750 307200 184.897 55.6483 913.197 1665.52 2819.49 2819.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 6.4e-05 512 270 700 236544 17.1572 6.74611 110.72 209.306 344.154 344.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000128 2048 145 2600 92288 31.8556 14.4137 634.172 418.398 1099 1099.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 3.2e-05 4096 280 1625 553280 209.583 126.462 4780.91 3750.89 8868.12 8868.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 0.001024 512 245 475 8512 0.901728 0.362496 2.76384 13.1166 17.2724 17.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000256 2048 230 1125 69888 5.85414 7.052 159.134 209.629 381.742 381.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 0.000256 4096 190 2075 28000 20.9941 13.9674 290.411 418.531 744.011 744.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 350 0.000128 512 122 875 0 3.3704 0.004736 101.078 104.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000512 2048 270 1500 28448 2.90342 6.852 92.8201 205.889 308.618 204.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 6.4e-05 1024 120 950 154112 46.4706 13.6343 193.276 418.347 671.941 672.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 3.2e-05 2048 280 1750 311808 185.41 56.148 1535.46 1672.84 3450.07 3450.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 6.4e-05 512 270 700 229376 17.2531 6.65846 68.1605 207.118 299.413 299.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000128 2048 145 2600 91392 31.8857 14.5213 395.729 418.893 861.199 861.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 3.2e-05 4096 280 1625 552832 209.529 126.395 9112.5 3757.03 13205.7 13206.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 0.001024 512 245 475 8064 0.897056 0.3576 1.7847 12.8652 16.0343 16.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000256 2048 230 1125 69664 5.83494 7.03552 101.752 209.769 324.466 324.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 0.000256 4096 190 2075 27776 20.9795 13.9533 184.368 419.18 638.603 638.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 6.4e-05 512 270 700 237568 16.9901 6.7264 115.005 209.173 348.112 348.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000128 2048 145 2600 92160 31.6415 14.3574 654.156 418.144 1118.46 1118.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 3.2e-05 4096 280 1625 553472 208.794 126.183 4944.45 3754.84 9034.55 9034.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 0.001024 512 245 475 8704 0.905504 0.364544 2.91782 13.2642 17.5791 17.6987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000256 2048 230 1125 69760 5.82944 7.03818 165.879 209.558 388.378 388.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 0.000256 4096 190 2075 27904 20.8857 13.922 299.079 418.296 752.289 752.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.000128 512 122 875 8192 19.7423 3.40992 5.40726 104.707 133.501 133.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000512 2048 270 1500 28416 2.87962 3.46659 96.7298 104.762 207.913 207.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 6.4e-05 1024 120 950 151552 46.5132 13.527 198.543 418.079 676.881 677.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 3.2e-05 2048 280 1750 311296 184.942 55.8735 1584.73 1671.64 3497.4 3497.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 6.4e-05 512 270 700 237568 16.9819 6.724 75.53 209.013 308.464 308.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000128 2048 145 2600 92160 31.6614 14.3736 428.023 417.884 892.101 892.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 3.2e-05 4096 280 1625 552960 209.188 126.269 3310.37 3736.15 7382.25 7382.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 0.001024 512 245 475 7168 0.897888 0.34816 1.70301 12.6052 15.6763 15.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000256 2048 230 1125 69632 5.8169 7.04448 110.561 209.166 332.66 332.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 0.000256 4096 190 2075 27648 20.9544 13.9355 198.563 419.035 652.591 652.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 350 0.000128 512 122 875 0 3.34336 0.004096 99.0639 102.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000512 2048 270 1500 28416 2.89149 6.82278 64.4679 203.892 278.228 175.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 6.4e-05 1024 120 950 147456 47.1629 13.4849 127.605 417.749 606.213 606.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 3.2e-05 2048 280 1750 311296 184.745 55.8871 1042.93 1670.04 2953.82 2953.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 6.4e-05 512 270 700 235008 16.9449 6.67648 120.856 207.269 351.966 352.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000128 2048 145 2600 91008 31.8604 14.3797 686.853 417.43 1150.68 1150.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 3.2e-05 4096 280 1625 552960 209.704 126.429 5232.83 3733.16 9302.4 9302.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 0.001024 512 245 475 8064 0.904032 0.358976 2.94336 12.9564 17.2949 17.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000256 2048 230 1125 69840 5.86682 7.05699 175.173 209.636 397.802 397.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 0.000256 4096 190 2075 28224 21.0202 13.9792 320.309 419.148 774.56 774.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 25 350 0.000128 512 122 875 0 3.35008 0.004736 99.1442 102.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000512 2048 270 1500 28368 2.89587 6.80947 102.3 203.745 315.905 213.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 6.4e-05 1024 120 950 147456 46.7368 13.4369 204.765 414.382 679.531 679.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 3.2e-05 2048 280 1750 308736 185.58 56.0075 1672.59 1668.71 3583.1 3583.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 6.4e-05 512 270 700 230400 16.7364 6.59459 85.9812 204.393 313.92 314.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000128 2048 145 2600 89856 31.6342 14.338 490.361 414.872 951.359 951.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 3.2e-05 4096 280 1625 552960 208.981 126.357 3747.1 3736.86 7819.57 7819.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 0.001024 512 245 475 6912 0.900384 0.355552 1.96266 12.626 15.9704 16.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000256 2048 230 1125 69408 5.81546 7.09981 125.327 209.23 347.542 347.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 0.000256 4096 190 2075 27648 20.9535 13.9442 225.648 418.325 678.979 679.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 350 0.000128 512 122 875 0 3.35053 0.004864 99.2225 102.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000512 2048 270 1500 28224 2.89402 6.82598 73.7128 204.101 287.691 185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 6.4e-05 1024 120 950 138240 47.1377 13.2588 138.549 408.517 607.675 607.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 3.2e-05 2048 280 1750 304128 184.608 55.4142 1181.61 1657.87 3079.72 3079.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 6.4e-05 512 270 700 235520 17.2778 6.73706 117.571 209.842 351.651 351.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000128 2048 145 2600 92160 31.8335 14.3898 677.455 419.495 1143.34 1143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 3.2e-05 4096 280 1625 552960 209.192 126.368 5068.17 3738.88 9142.9 9143.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 0.001024 512 245 475 8320 0.904256 0.35936 2.97347 13.1002 17.4677 17.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000256 2048 230 1125 69760 5.82861 7.03277 170.507 209.478 392.921 392.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 0.000256 4096 190 2075 27840 20.8956 13.9366 307.254 418.034 760.226 760.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 350 0.000128 512 122 875 0 3.39965 0.005024 103.24 106.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000512 2048 270 1500 28320 2.88563 6.86723 99.8736 207.944 317.728 211.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 6.4e-05 1024 120 950 153600 46.5009 13.5145 208.045 419.479 687.755 687.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 3.2e-05 2048 280 1750 312320 185.282 56.0522 1643.55 1676.97 3562.08 3562.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 6.4e-05 512 270 700 225280 17.457 6.63354 79.9591 206.262 310.526 310.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000128 2048 145 2600 89600 31.4002 14.2865 464.99 412.444 923.282 923.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 3.2e-05 4096 280 1625 552960 208.713 126.251 3555.03 3747.26 7637.53 7637.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 0.001024 512 245 475 7680 0.9208 0.360544 2.0856 13.1429 16.6381 16.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000256 2048 230 1125 69440 5.80522 7.05235 119.786 209.069 341.783 341.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 0.000256 4096 190 2075 27520 20.8195 13.8581 214.168 416.286 665.236 665.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 6.4e-05 512 270 700 233472 16.8142 6.63584 143.728 206.28 373.679 373.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000128 2048 145 2600 90624 31.6539 14.5124 811.731 416.525 1274.59 1274.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 3.2e-05 4096 280 1625 552960 208.514 126.193 6170.05 3752.29 10257.3 10257.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 0.001024 512 245 475 8448 0.900832 0.360064 3.59606 13.1006 18.0825 18.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000256 2048 230 1125 69696 5.82 7.04774 207.303 209.466 429.71 429.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 0.000256 4096 190 2075 28032 20.8898 13.9333 376.679 418.823 830.43 830.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 350 0.000128 512 122 875 0 3.34237 0.005248 99.0615 102.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000512 2048 270 1500 28224 2.87923 6.79939 120.932 203.487 334.254 231.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 6.4e-05 1024 120 950 147456 46.2457 13.3202 242.703 412.289 714.778 714.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 3.2e-05 2048 280 1750 307200 184.652 55.7065 1961.93 1664.77 3867.29 3867.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 6.4e-05 512 270 700 233472 16.8319 6.63536 96.4781 206.338 326.505 326.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000128 2048 145 2600 89088 31.5383 14.2903 536.035 412.646 994.669 994.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 3.2e-05 4096 280 1625 551424 209.109 126.258 4146.31 3754.07 8236.02 8236.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 0.001024 512 245 475 7680 0.887168 0.356352 2.45926 12.6535 16.4843 16.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000256 2048 230 1125 69120 5.79994 6.99802 138.434 208.688 359.993 360.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 0.000256 4096 190 2075 27648 20.8988 13.9126 251.28 417.266 703.467 703.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 350 0.000128 512 122 875 0 3.3496 0.005504 99.1228 102.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000512 2048 270 1500 28032 2.88358 6.816 81.373 203.799 295.021 192.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 6.4e-05 1024 120 950 147456 46.2989 13.3195 163.203 412.552 635.587 635.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 3.2e-05 2048 280 1750 294912 186.02 55.1342 1270.26 1648.52 3160.16 3160.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 6.4e-05 512 270 700 230400 17.1095 6.64986 141.844 206.203 372.024 372.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000128 2048 145 2600 91200 31.8039 14.4024 815.693 416.529 1278.59 1278.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 3.2e-05 4096 280 1625 553600 209.56 126.566 6213.7 3748.18 10298.3 10298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 0.001024 512 245 475 8000 0.914432 0.360896 3.50832 13.1004 18.0164 18.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000256 2048 230 1125 69800 5.86102 7.06829 207.598 209.523 430.123 430.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 0.000256 4096 190 2075 28000 21.0822 13.9735 377.322 418.935 831.417 831.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 350 0.000128 512 122 875 0 3.40512 0.005824 103.142 106.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000512 2048 270 1500 28200 2.89997 6.86624 121.166 207.574 338.658 232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 6.4e-05 1024 120 950 147200 46.4448 13.3564 242.267 412.127 714.402 714.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 3.2e-05 2048 280 1750 307200 185.218 55.9575 1965.62 1664.8 3871.81 3871.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 6.4e-05 512 270 700 230400 17.1231 6.6473 95.1639 206.493 325.647 325.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000128 2048 145 2600 89600 31.561 14.323 539.594 412.947 998.584 998.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 3.2e-05 4096 280 1625 552000 210.104 126.485 4146.12 3738.44 8221.42 8221.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 0.001024 512 245 475 8000 0.921888 0.362944 2.5641 13.18 17.1561 17.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000256 2048 230 1125 69200 5.82656 7.02106 137.692 209.765 360.378 360.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 0.000256 4096 190 2075 27200 21.0336 13.94 246.775 417.762 699.616 699.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 350 0.000128 512 122 875 0 3.40416 0.00576 103.321 106.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000512 2048 270 1500 28000 2.89792 6.88166 80.9097 208.136 298.983 192.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 6.4e-05 1024 120 950 140800 47.44 13.4267 155.038 412.7 628.817 628.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 3.2e-05 2048 280 1750 294400 186.723 55.2202 1257.87 1649.7 3149.74 3149.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 6.4e-05 512 270 700 229376 17.2535 6.65587 136.862 207.117 368.103 368.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000128 2048 145 2600 91392 31.8696 14.4051 794.761 418.91 1260.1 1260.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 3.2e-05 4096 280 1625 552832 209.234 126.422 5981.9 3757.82 10075.6 10075.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 0.001024 512 245 475 8064 0.89344 0.354304 3.41859 12.8684 17.6629 17.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000256 2048 230 1125 69664 5.83312 7.04717 200.769 209.652 423.373 423.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 0.000256 4096 190 2075 27776 20.9719 13.9483 362.565 419.252 816.844 816.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 6.4e-05 512 270 700 215040 17.5166 6.58378 84.5911 202.359 311.272 311.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000128 2048 145 2600 89600 31.5802 14.3159 512.846 414.346 973.251 973.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 3.2e-05 4096 280 1625 551936 208.712 126.129 3908.15 3734.53 7977.8 7978.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 0.001024 512 245 475 7168 0.87072 0.350208 2.14973 12.3346 15.8314 15.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000256 2048 230 1125 68992 5.78976 7.02128 130.547 208.722 352.154 352.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 0.000256 4096 190 2075 26880 20.784 13.8199 230.524 414.923 680.154 680.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 6.4e-05 512 270 700 230400 17.1188 6.65251 133.605 206.406 363.998 364.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000128 2048 145 2600 90240 32.0209 14.3772 759.501 417.825 1223.88 1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 3.2e-05 4096 280 1625 552000 209.796 126.487 5772.2 3737.85 9846.61 9846.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 0.001024 512 245 475 7680 0.92304 0.360576 3.17811 13.1228 17.7134 17.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000256 2048 230 1125 69840 5.85251 7.12704 194.833 209.773 417.657 417.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 0.000256 4096 190 2075 27840 20.9818 13.9489 350.348 418.128 803.511 803.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 350 0.000128 512 122 875 0 3.39942 0.004224 103.249 106.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000512 2048 270 1500 28320 2.88835 6.86669 114.182 208.049 332.14 225.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 6.4e-05 1024 120 950 145920 46.6306 13.3448 226.55 412.533 699.267 699.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 3.2e-05 2048 280 1750 307200 186.103 56.1524 1845.08 1669.83 3757.39 3757.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 6.4e-05 512 270 700 230400 17.0933 6.64294 88.656 206.534 319.148 319.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000128 2048 145 2600 88320 31.7433 14.3811 493.424 413.097 952.806 952.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 3.2e-05 4096 280 1625 551040 210.12 126.536 3848.45 3744.36 7929.76 7930
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 0.001024 512 245 475 7680 0.929024 0.37088 2.26435 13.2068 16.896 17.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000256 2048 230 1125 69600 5.82912 7.02874 129.968 209.509 352.413 352.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 0.000256 4096 190 2075 27840 20.938 13.9408 234.01 418.88 687.878 687.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 350 0.000128 512 122 875 0 3.40323 0.004096 103.366 106.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000512 2048 270 1500 27840 2.85491 6.82493 74.7286 207.22 291.785 185.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 6.4e-05 1024 120 950 138240 47.7212 13.5434 143.344 412.799 617.625 617.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 3.2e-05 2048 280 1750 291840 187.047 55.1876 1169.5 1649.96 3061.92 3062.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 6.4e-05 512 270 700 237568 16.9971 6.72589 131.654 209.005 364.598 364.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000128 2048 145 2600 92160 31.665 14.3767 742.305 417.886 1206.39 1206.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 3.2e-05 4096 280 1625 552960 209.182 126.294 5544.5 3736.16 9616.42 9616.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 0.001024 512 245 475 7168 0.89424 0.346976 2.81798 12.606 16.7883 16.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000256 2048 230 1125 69632 5.82106 7.03901 185.338 209.172 407.442 407.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 0.000256 4096 190 2075 27648 20.9511 13.9307 332.35 418.214 785.552 785.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 350 0.000128 512 122 875 0 3.34643 0.006144 99.0627 102.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000512 2048 270 1500 28416 2.89008 6.83082 109.086 203.892 322.852 220.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 6.4e-05 1024 120 950 147456 47.1682 13.4881 218.063 417.737 696.666 696.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 3.2e-05 2048 280 1750 311296 184.769 55.9123 1782.72 1670.04 3693.67 3693.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 6.4e-05 512 270 700 229376 17.6048 6.72589 89.7046 209.3 323.549 323.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000128 2048 145 2600 90112 32.051 14.3483 512.652 418.639 977.845 977.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 3.2e-05 4096 280 1625 552960 209.086 126.259 3961.42 3752.19 8049.22 8049.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 0.001024 512 245 475 6144 0.92544 0.349696 1.9072 12.7027 16.0085 16.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000256 2048 230 1125 69632 5.82403 7.02573 131.862 209.718 354.5 354.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 0.000256 4096 190 2075 27648 20.9708 13.9369 238.952 419.314 693.279 693.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 6.4e-05 512 270 704 241664 16.657 6.72973 94.9663 209.144 327.713 327.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 0.000128 2048 145 2592 92672 31.6899 14.4009 542.8 419.416 1008.47 1008.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 3.2e-05 4096 280 1632 552448 210.148 126.37 7728.04 3759.43 11824.3 11824.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 0.001024 512 245 480 8448 0.911232 0.364448 2.3664 13.2439 17.0151 17.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.000256 2048 230 1120 69696 5.82698 7.05536 137.325 209.802 360.086 360.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 0.000256 4096 190 2080 28544 20.9914 13.9735 466.825 419.624 921.517 921.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 0.000128 512 122 864 8192 19.7284 3.41338 4.42448 104.681 132.483 132.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000512 2048 270 1504 28480 2.88826 3.47229 79.721 104.849 191.005 191.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 6.4e-05 1024 120 960 153600 46.3084 13.5103 166.433 418.083 644.553 644.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 3.2e-05 2048 280 1760 309248 186.509 56.0006 1302.98 1676.88 3222.58 3222.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 6.4e-05 512 270 704 241664 16.6972 6.72554 61.8809 209.147 294.675 294.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 560 0.000128 2048 145 2592 92160 31.6495 14.3704 347.59 418.079 811.858 811.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1470 3.2e-05 4096 280 1632 551936 210.798 126.434 7828.24 3762.68 11928.4 11928.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 670 0.001024 512 245 480 8192 0.92096 0.369312 1.62502 13.2572 16.2988 16.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1400 0.000256 2048 230 1120 69504 5.85514 7.05946 242.321 209.578 464.888 464.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 0.000256 4096 190 2080 28160 20.9937 13.9228 459.658 418.23 912.913 913.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 350 0.000128 512 122 864 8192 19.76 3.40605 3.11258 104.783 131.301 131.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 0.000512 2048 270 1504 28416 2.88419 3.46726 51.4643 104.745 162.634 162.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 470 6.4e-05 1024 120 960 151552 46.5259 13.4859 106.263 418.098 584.586 584.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 3.2e-05 2048 280 1760 307200 186.289 55.9186 833.792 1671.29 2747.51 2747.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 6.4e-05 512 270 704 243200 16.7348 6.74557 98.7257 209.84 332.264 332.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000128 2048 145 2592 92800 31.8221 14.4167 554.688 419.445 1020.54 1020.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 3.2e-05 4096 280 1632 552320 211.441 126.682 7802.99 3764.37 11905.8 11906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 0.001024 512 245 480 8320 0.901728 0.360448 2.43968 13.0768 16.9102 17.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.000256 2048 230 1120 69680 5.84925 7.04928 139.552 209.826 362.349 362.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 0.000256 4096 190 2080 28480 21.0371 13.9812 258.497 419.531 713.171 713.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 0.000128 512 122 864 5120 19.7411 3.39968 2.99405 103.321 129.691 129.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000512 2048 270 1504 28400 2.90218 3.47344 81.6627 104.826 192.942 193.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 6.4e-05 1024 120 960 153600 46.6052 13.6422 170.342 419.459 650.272 650.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 3.2e-05 2048 280 1760 309760 186.706 56.1235 1334.35 1676.92 3254.34 3254.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 6.4e-05 512 270 704 240640 16.8645 6.7399 63.0545 209.664 296.546 296.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 0.000128 2048 145 2592 92160 31.8238 14.4227 355.548 419.143 821.095 821.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 3.2e-05 4096 280 1632 551680 211.149 126.557 7539.38 3761.16 11638.5 11638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 0.001024 512 245 480 8320 0.905344 0.359744 1.65792 13.086 16.1397 16.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.000256 2048 230 1120 69440 5.83075 7.03322 89.3839 209.304 311.624 311.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 0.000256 4096 190 2080 28160 20.9829 13.9239 476.139 417.623 928.785 928.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 32 350 0.000128 512 122 864 0 3.39677 0.005536 103.152 106.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000512 2048 270 1504 28320 2.88842 6.85789 52.3463 207.772 270.02 163.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 6.4e-05 1024 120 960 153600 46.508 13.5163 110.823 419.143 590.201 590.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 3.2e-05 2048 280 1760 307200 186.934 56.082 856.364 1675.59 2775.19 2775.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 6.4e-05 512 270 704 239616 16.7039 6.69814 105.577 208.24 337.437 337.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000128 2048 145 2592 92160 31.7919 14.4921 597.834 418.38 1062.66 1062.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 3.2e-05 4096 280 1632 552192 209.706 126.544 4577.08 3757.05 8670.67 8670.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 0.001024 512 245 480 8064 0.908832 0.359072 2.59069 13.0631 17.0521 17.1663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000256 2048 230 1120 69696 5.82947 7.03971 151.347 209.53 373.821 373.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 0.000256 4096 190 2080 28416 20.9248 13.9469 276.963 425.955 737.898 738.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.000128 512 122 864 6144 19.6588 3.3959 3.84563 103.206 130.343 130.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000512 2048 270 1504 28416 2.88778 3.47136 88.5159 104.771 199.721 199.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 6.4e-05 1024 120 960 153600 46.0266 13.6205 184.311 420.276 664.451 664.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 3.2e-05 2048 280 1760 307200 186.743 56.146 1437.79 1683.48 3364.39 3364.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 6.4e-05 512 270 704 233472 16.8085 6.63386 66.782 206.446 296.884 297.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000128 2048 145 2592 90624 31.6609 14.508 377.332 416.837 840.496 840.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 3.2e-05 4096 280 1632 551424 209.604 126.438 8562.17 3763.42 12661.9 12662.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 0.001024 512 245 480 7680 0.921376 0.365632 1.71091 13.1091 16.2399 16.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.000256 2048 230 1120 69504 5.81133 7.03155 96.611 209.633 319.157 319.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 0.000256 4096 190 2080 28416 20.8817 13.929 177.721 419.214 631.867 631.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 350 0.000128 512 122 864 0 3.34634 0.004704 99.1382 102.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000512 2048 270 1504 28224 2.8736 6.8047 56.6726 203.64 270.144 167.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 6.4e-05 1024 120 960 147456 46.2412 13.3161 114.911 412.617 587.305 587.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 3.2e-05 2048 280 1760 301056 186.766 55.6605 900.748 1666.06 2809.46 2809.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 6.4e-05 512 270 704 240128 16.9018 6.74816 103.756 209.308 336.931 337.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000128 2048 145 2592 92288 31.8306 14.3846 589.805 418.408 1054.59 1054.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 3.2e-05 4096 280 1632 551936 210.441 126.681 4468.34 3759.04 8564.79 8565.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 0.001024 512 245 480 8064 0.914176 0.360448 2.53427 13.1159 17.0527 17.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000256 2048 230 1120 69664 5.86102 7.07622 148.955 209.707 371.673 371.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 0.000256 4096 190 2080 28448 20.9795 13.9694 273.478 418.54 727.077 727.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 32 350 0.000128 512 122 864 0 3.36819 0.004864 101.081 104.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000512 2048 270 1504 28448 2.90125 6.84298 87.4317 205.891 303.223 198.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 6.4e-05 1024 120 960 154112 46.4598 13.5291 182.505 418.352 661.064 661.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 3.2e-05 2048 280 1760 308224 186.673 56.2372 1412.71 1672.77 3328.62 3328.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 6.4e-05 512 270 704 236544 16.7264 6.656 65.7967 207.093 296.487 296.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000128 2048 145 2592 91392 31.8976 14.379 373.38 418.845 838.659 838.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 3.2e-05 4096 280 1632 551936 209.748 126.517 2915.04 3762.24 7013.82 7014.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 0.001024 512 245 480 7168 0.915456 0.355072 1.60035 12.8623 15.8631 15.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000256 2048 230 1120 69440 5.82426 7.03469 95.985 209.68 318.597 318.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 0.000256 4096 190 2080 28224 20.9477 13.9459 176.62 419.121 630.74 630.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 6.4e-05 512 270 704 236544 17.1752 6.74202 54.5934 209.42 288.15 288.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000128 2048 145 2592 91392 32.0029 14.3915 305.823 418.755 771.131 771.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 3.2e-05 4096 280 1632 551040 210.791 126.507 7651 3755.11 11743.7 11743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 0.001024 512 245 480 6720 0.930784 0.356352 1.3415 12.8935 15.654 15.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.000256 2048 230 1120 69552 5.84832 7.07632 80.1889 209.713 302.898 302.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 0.000256 4096 190 2080 28224 21.0084 13.9718 146.946 419.201 601.244 601.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 350 0.000128 512 122 864 0 3.37277 0.00432 101.167 104.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000512 2048 270 1504 27888 2.88022 6.82749 45.2946 205.392 260.547 155.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 6.4e-05 1024 120 960 150528 46.8921 13.5383 94.7507 418.567 573.962 574.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 3.2e-05 2048 280 1760 301056 188.299 56.079 726.32 1673.18 2644.1 2644.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 6.4e-05 512 270 704 241664 16.674 6.72397 105.076 209.007 337.701 337.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000128 2048 145 2592 92160 31.6496 14.3544 589.369 417.789 1053.32 1053.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 3.2e-05 4096 280 1632 551936 209.744 126.416 4567.92 3741.7 8646.07 8646.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 0.001024 512 245 480 8192 0.920416 0.362816 2.6208 13.2534 17.2846 17.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000256 2048 230 1120 69504 5.82704 7.10442 151.905 209.376 374.288 374.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 0.000256 4096 190 2080 28160 20.8876 13.9239 276.843 418.03 729.794 729.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.000128 512 122 864 8192 19.7507 3.41114 4.98851 104.618 133.007 133.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000512 2048 270 1504 28416 2.88154 3.46739 87.9514 104.679 199.053 199.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 6.4e-05 1024 120 960 151552 46.5237 14.0861 181.099 417.743 659.668 659.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 3.2e-05 2048 280 1760 307200 186.284 55.9066 1422.08 1670.26 3334.75 3334.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 6.4e-05 512 270 704 237568 16.9888 6.72032 69.2486 209.145 302.32 302.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000128 2048 145 2592 92160 31.6625 14.4145 391.383 418.165 855.782 855.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 3.2e-05 4096 280 1632 551936 209.745 126.457 3113.78 3762.71 7212.96 7213.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 0.001024 512 245 480 7168 0.892992 0.354304 1.71712 12.6156 15.7088 15.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000256 2048 230 1120 69376 5.81277 7.03984 102.51 209.314 324.748 324.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 0.000256 4096 190 2080 28160 20.8968 13.9294 188.178 418.499 641.608 641.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 350 0.000128 512 122 864 0 3.34586 0.006144 99.1299 102.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000512 2048 270 1504 28416 2.89229 6.83133 59.4669 204.026 273.369 170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 6.4e-05 1024 120 960 147456 47.1518 13.4884 117.873 418.103 596.827 597.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 3.2e-05 2048 280 1760 303104 187.378 55.9635 940.085 1671.14 2854.79 2854.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 6.4e-05 512 270 704 233472 16.8362 6.62976 56.8777 206.282 286.843 287.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000128 2048 145 2592 89088 31.5494 14.3169 316.283 412.526 774.839 774.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 3.2e-05 4096 280 1632 549888 209.874 126.443 2568.66 3760.61 6665.86 6666.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 0.001024 512 245 480 6144 0.917792 0.346688 1.37866 12.6488 15.422 15.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000256 2048 230 1120 69120 5.79978 7.00006 85.0362 208.633 306.543 306.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 0.000256 4096 190 2080 27648 20.8815 13.91 153.159 417.152 605.21 605.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 350 0.000128 512 122 864 0 3.35014 0.004096 99.0952 102.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000512 2048 270 1504 28032 2.8808 6.8215 48.6512 203.742 262.25 159.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 6.4e-05 1024 120 960 147456 46.322 13.3175 98.0955 412.295 570.245 570.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 3.2e-05 2048 280 1760 294912 186.028 55.1431 759.607 1648.06 2649.06 2649.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 6.4e-05 512 270 704 239616 16.5933 6.68138 150.585 207.26 381.34 381.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000128 2048 145 2592 92160 31.6553 14.4753 851.922 417.417 1315.63 1315.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 3.2e-05 4096 280 1632 551808 210.025 126.605 6378.31 3739.93 10455.2 10455.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 0.001024 512 245 480 8064 0.905216 0.358592 3.53213 12.9545 17.8766 17.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000256 2048 230 1120 69696 5.84845 7.10906 214.382 209.631 437.041 437.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 0.000256 4096 190 2080 28512 21.0111 13.9676 393.651 419.139 847.877 847.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 32 350 0.000128 512 122 864 0 3.35075 0.005952 99.03 102.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000512 2048 270 1504 28368 2.8936 6.81187 125.469 203.629 338.956 236.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 6.4e-05 1024 120 960 152064 46.0374 13.4001 259.251 414.259 733.163 733.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 3.2e-05 2048 280 1760 304128 186.898 56.0825 2008.57 1668.64 3920.41 3920.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 6.4e-05 512 270 704 230400 16.7412 6.59277 93.8937 204.414 321.858 322.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000128 2048 145 2592 89856 31.6406 14.3174 524.513 414.903 985.528 985.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 3.2e-05 4096 280 1632 551808 209.458 126.496 4106.75 3743.42 8186.41 8186.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 0.001024 512 245 480 6912 0.900384 0.354304 2.28432 12.6299 16.296 16.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000256 2048 230 1120 69408 5.81386 7.04512 135.575 210.066 358.576 358.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 0.000256 4096 190 2080 28224 20.9137 13.9346 250.984 418.362 704.3 704.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 350 0.000128 512 122 864 0 3.34643 0.005728 99.1745 102.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000512 2048 270 1504 28224 2.89382 6.8137 79.3998 204.06 293.323 190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 6.4e-05 1024 120 960 147456 45.8239 13.3452 161.634 408.555 629.571 629.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 3.2e-05 2048 280 1760 294912 187.366 55.3943 1242.66 1657.95 3143.6 3143.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 6.4e-05 512 270 704 235008 16.4276 6.59059 78.971 204.439 306.652 306.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000128 2048 145 2592 89856 32.1359 14.416 431.193 418.154 896.054 896.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 3.2e-05 4096 280 1632 551232 210.033 126.547 3376.19 3740.74 7453.79 7454.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 0.001024 512 245 480 6912 0.936736 0.358496 1.98618 13.0612 16.4716 16.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000256 2048 230 1120 69120 5.85245 7.13802 112.475 209.42 334.957 335.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 0.000256 4096 190 2080 27648 21.0295 13.9573 201.905 418.721 655.72 655.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 6.4e-05 512 270 704 240640 16.858 6.7415 141.888 209.61 375.318 375.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000128 2048 145 2592 92160 31.8179 14.6282 790.698 419.027 1256.34 1256.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 3.2e-05 4096 280 1632 551680 209.775 126.573 5977.96 3760.11 10074.7 10074.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 0.001024 512 245 480 8320 0.905184 0.360448 3.51859 13.0856 17.996 18.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000256 2048 230 1120 69440 5.82042 7.03245 199.148 209.244 421.318 421.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 0.000256 4096 190 2080 28160 20.8601 13.9366 363.66 417.518 816.086 816.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 350 0.000128 512 122 864 0 3.40112 0.00448 103.125 106.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000512 2048 270 1504 28320 2.87744 6.87043 116.804 207.709 334.417 227.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 6.4e-05 1024 120 960 153600 46.4997 13.6892 244.458 418.942 723.807 723.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 3.2e-05 2048 280 1760 307200 186.674 56.0722 1891.96 1674.98 3809.91 3810.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 6.4e-05 512 270 704 235520 16.6342 6.63466 93.3322 206.292 323.11 323.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000128 2048 145 2592 89600 31.3996 14.3148 520.727 412.499 979.095 979.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 3.2e-05 4096 280 1632 551680 209.385 126.46 4033.47 3761.97 8131.55 8131.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 0.001024 512 245 480 7680 0.923808 0.36944 2.46192 13.1464 17.0292 17.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000256 2048 230 1120 69120 5.80608 7.02707 133.438 209.089 355.436 355.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 0.000256 4096 190 2080 27520 20.8241 13.8547 241.129 416.336 692.249 692.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 6.4e-05 512 270 704 230400 17.0805 6.64253 77.1977 206.344 307.486 307.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000128 2048 145 2592 88320 31.7637 14.4761 428.544 412.652 887.592 887.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 3.2e-05 4096 280 1632 551040 210.1 126.548 3397.29 3759.74 7493.95 7494.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 0.001024 512 245 480 7680 0.929504 0.36144 2.10275 13.1927 16.7129 16.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000256 2048 230 1120 69120 5.82486 7.04022 112.111 209.279 334.321 334.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 0.000256 4096 190 2080 27840 20.945 13.9469 204.427 418.434 657.857 657.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 350 0.000128 512 122 864 0 3.3992 0.005568 103.244 106.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000512 2048 270 1504 27840 2.86618 6.81766 65.3818 206.987 282.205 175.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 6.4e-05 1024 120 960 138240 47.7235 13.3345 124.881 412.363 598.513 598.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 3.2e-05 2048 280 1760 291840 186.978 55.1731 1015.71 1648.19 2906.27 2906.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 6.4e-05 512 270 704 233472 16.8181 9.17542 130.918 206.403 363.533 363.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000128 2048 145 2592 90624 31.6751 14.334 740.384 416.755 1203.3 1203.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 3.2e-05 4096 280 1632 551424 209.298 126.395 5649.86 3762.56 9748.4 9748.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 0.001024 512 245 480 7680 0.9216 0.360288 3.17037 13.1102 17.6868 17.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 2048 230 1120 69504 5.81837 7.02992 189.154 209.586 411.659 411.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 0.000256 4096 190 2080 28416 20.8662 13.9358 347.662 419.049 801.622 801.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 350 0.000128 512 122 864 0 3.34563 0.004096 99.1182 102.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000512 2048 270 1504 28224 2.87181 6.80266 110.582 203.595 324.008 221.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 6.4e-05 1024 120 960 147456 46.253 13.318 224.126 412.524 696.437 696.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 3.2e-05 2048 280 1760 301056 186.622 55.6581 1762.18 1665.73 3670.41 3670.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 6.4e-05 512 270 704 233472 16.8404 6.63325 85.4348 206.462 315.589 315.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000128 2048 145 2592 89088 31.5331 14.606 473.547 412.884 932.732 932.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 3.2e-05 4096 280 1632 549888 209.897 126.461 3678.67 3763.63 7778.93 7779.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 0.001024 512 245 480 6144 0.921984 0.354784 1.9151 12.6611 15.9802 16.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000256 2048 230 1120 69120 5.79968 7.00838 122.857 208.811 344.55 344.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 0.000256 4096 190 2080 27648 20.8896 13.9087 221.498 417.508 673.907 674.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 350 0.000128 512 122 864 0 3.3495 0.005056 99.1826 102.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000512 2048 270 1504 28032 2.88416 6.81981 71.8719 203.921 285.652 183.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 6.4e-05 1024 120 960 147456 46.3152 13.3145 146.475 412.652 618.971 619.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 3.2e-05 2048 280 1760 294912 185.985 55.0646 1128.1 1649.49 3018.86 3019.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 6.4e-05 512 270 704 221184 16.3618 6.55578 70.3632 198.147 291.646 291.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000128 2048 145 2592 87552 31.3932 14.2026 406.217 408.731 860.704 860.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 3.2e-05 4096 280 1632 550656 209.868 126.565 3181.79 3766.33 7284.83 7285.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 0.001024 512 245 480 6912 0.907104 0.350208 2.01965 12.7144 16.1177 16.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000256 2048 230 1120 69120 5.81251 7.02874 107.079 209.445 329.442 329.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 0.000256 4096 190 2080 27648 20.8 13.8448 192.431 415.676 642.858 642.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 350 0.000128 512 122 864 0 3.35027 0.004096 99.1764 102.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000512 2048 270 1504 27648 2.87306 6.80938 61.7379 203.579 275.155 172.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 6.4e-05 1024 120 960 129024 46.3684 13.3006 111.61 396.008 567.508 567.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 3.2e-05 2048 280 1760 276480 188.845 54.6669 914.412 1632.1 2790.24 2790.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 6.4e-05 512 270 704 236800 16.6438 6.65581 131.064 206.219 360.8 360.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000128 2048 145 2592 91200 31.8028 14.3892 734.344 416.572 1197.27 1197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 3.2e-05 4096 280 1632 552000 210.605 126.757 5578.63 3761.7 9677.97 9678.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 0.001024 512 245 480 8000 0.913408 0.360192 3.30214 13.0998 17.8054 17.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000256 2048 230 1120 69600 5.86346 7.05331 186.488 209.547 409.026 409.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 0.000256 4096 190 2080 28400 21.038 13.9904 342.664 418.961 796.764 796.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 350 0.000128 512 122 864 0 3.40509 0.004928 103.151 106.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000512 2048 270 1504 28200 2.89341 6.868 108.759 207.592 326.266 219.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 6.4e-05 1024 120 960 147200 46.4513 13.3539 219.416 412.173 691.612 691.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 3.2e-05 2048 280 1760 300800 187.549 55.9226 1729.82 1665.09 3638.61 3638.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 6.4e-05 512 270 704 230400 17.1346 6.64525 88.8887 206.323 319.207 319.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000128 2048 145 2592 89600 31.5562 14.3065 500.836 412.607 959.464 959.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 3.2e-05 4096 280 1632 550400 210.616 126.702 3925.73 3744.03 8007.36 8007.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 0.001024 512 245 480 8000 0.919744 0.362496 2.41642 13.1681 16.996 17.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000256 2048 230 1120 69200 5.82509 7.03632 129.646 208.767 351.344 351.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 0.000256 4096 190 2080 28000 20.9531 13.9346 237.849 417.418 690.26 690.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 350 0.000128 512 122 864 0 3.40765 0.004832 103.244 106.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000512 2048 270 1504 28000 2.90214 6.88678 75.8323 207.97 293.744 187.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 6.4e-05 1024 120 960 140800 47.4409 13.3457 147.262 412.356 620.62 620.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 3.2e-05 2048 280 1760 294400 186.751 55.2188 1190.45 1648.36 3081 3081.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 6.4e-05 512 270 704 230400 17.1705 6.65376 73.83 206.413 304.292 304.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000128 2048 145 2592 86400 32.2011 14.3933 403.358 412.93 863.048 863.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 3.2e-05 4096 280 1632 549600 211.166 126.951 3232.21 3749.81 7320.41 7320.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 0.001024 512 245 480 7200 0.946464 0.36432 2.15658 13.2406 16.8373 16.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000256 2048 230 1120 69000 5.83683 7.02512 108.203 208.538 329.674 329.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 0.000256 4096 190 2080 26400 20.9679 13.8344 186.964 414.544 636.416 636.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 350 0.000128 512 122 864 0 3.40384 0.004864 103.312 106.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000512 2048 270 1504 27600 2.87824 6.83533 62.3715 207.247 279.488 172.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 6.4e-05 1024 120 960 134400 48.4644 13.369 117.984 412.555 592.592 592.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 3.2e-05 2048 280 1760 288000 188.641 55.3779 964.022 1648.81 2857.06 2857.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 6.4e-05 512 270 704 236544 16.7099 6.65606 127.067 206.969 357.62 357.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000128 2048 145 2592 91392 31.886 14.3852 713.583 418.604 1178.62 1178.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 3.2e-05 4096 280 1632 551936 209.709 126.508 5459.11 3741.55 9537.16 9537.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 0.001024 512 245 480 7168 0.912192 0.352256 2.88349 12.8552 17.1321 17.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000256 2048 230 1120 69440 5.82928 7.07574 181.587 209.508 404.073 404.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 0.000256 4096 190 2080 28224 20.9392 13.949 333.501 418.885 787.381 787.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 6.4e-05 512 270 704 229376 16.4263 6.57939 85.6931 202.366 311.289 311.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000128 2048 145 2592 89600 31.5739 14.3101 489.541 414.417 950.003 950.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 3.2e-05 4096 280 1632 550144 209.479 126.421 3807.96 3763.47 7907.6 7907.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 0.001024 512 245 480 5376 0.912832 0.3472 1.85318 12.3351 15.5732 15.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000256 2048 230 1120 68992 5.80131 6.99866 126.601 208.734 348.208 348.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 0.000256 4096 190 2080 26880 20.7837 13.8254 223.641 414.932 673.285 673.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 6.4e-05 512 270 704 215040 17.5525 6.58042 66.9973 202.308 293.662 293.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000128 2048 145 2592 91392 31.9184 14.378 411.955 419.183 877.598 877.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 3.2e-05 4096 280 1632 551040 209.966 126.455 3120.36 3757.47 7214.51 7214.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 0.001024 512 245 480 5376 0.964 0.356768 1.62304 13.0028 16.0738 16.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000256 2048 230 1120 68544 5.79917 7.00179 104.008 208.304 325.185 325.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 0.000256 4096 190 2080 26880 20.7702 13.7953 183.489 412.853 631.011 631.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 6.4e-05 512 270 704 238080 16.5295 6.64723 123.607 206.416 353.418 353.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000128 2048 145 2592 92160 31.6595 14.3965 703.904 417.855 1167.97 1168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 3.2e-05 4096 280 1632 551040 210.272 126.57 5381.79 3761.08 9479.98 9480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 0.001024 512 245 480 7680 0.923008 0.362272 3.0384 13.1247 17.575 17.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000256 2048 230 1120 69600 5.864 7.05424 178.852 209.854 401.694 401.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 0.000256 4096 190 2080 27840 20.9774 13.9512 323.686 418.162 776.881 776.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 350 0.000128 512 122 864 0 3.39824 0.004096 103.359 106.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000512 2048 270 1504 28320 2.89459 6.8655 104.624 208.175 322.71 215.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 6.4e-05 1024 120 960 145920 46.6416 13.3846 207.498 412.628 680.366 680.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 3.2e-05 2048 280 1760 307200 186.154 56.0232 1694.48 1670.05 3606.93 3607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 6.4e-05 512 270 704 230400 17.0931 6.63712 86.6929 206.516 317.158 317.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000128 2048 145 2592 88320 31.7554 14.3213 486.604 413.054 945.889 946.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 3.2e-05 4096 280 1632 551040 210.052 126.535 3802.24 3762.47 7901.56 7901.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 0.001024 512 245 480 7680 0.925696 0.362848 2.39046 13.2128 17.0204 17.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000256 2048 230 1120 69120 5.82563 7.02842 127.459 209.479 349.863 349.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 0.000256 4096 190 2080 27840 20.9399 13.9489 230.239 418.834 684.073 684.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 350 0.000128 512 122 864 0 3.40259 0.005696 103.346 106.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000512 2048 270 1504 27840 2.85738 6.81987 74.2312 207.202 291.264 184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 6.4e-05 1024 120 960 138240 47.7301 13.3321 141.592 412.759 615.623 615.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 3.2e-05 2048 280 1760 291840 187.026 55.209 1151.13 1649.82 3043.4 3043.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 6.4e-05 512 270 704 230400 16.2475 6.58227 72.2404 201.419 296.705 296.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000128 2048 145 2592 92160 31.8259 14.4075 419.229 418.457 884.075 884.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 3.2e-05 4096 280 1632 547200 210.695 126.691 3165.25 3761.25 7264.16 7264.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 0.001024 512 245 480 5760 0.877664 0.332352 1.72147 11.9956 15.0532 15.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000256 2048 230 1120 69120 5.85114 7.0656 105.946 209.774 328.709 328.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 0.000256 4096 190 2080 27360 21.0788 13.9742 189.625 419.402 644.181 644.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 6.4e-05 512 270 704 237568 17.0056 6.72048 124.937 209.211 358.094 358.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000128 2048 145 2592 92160 31.6723 14.3892 711.02 418.311 1175.55 1175.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 3.2e-05 4096 280 1632 551936 209.724 126.432 5350.79 3745.3 9432.54 9432.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 0.001024 512 245 480 7168 0.89296 0.347616 2.90022 12.6211 16.8873 17.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000256 2048 230 1120 69376 5.81699 7.02909 178.458 209.374 400.758 400.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 0.000256 4096 190 2080 28160 20.9092 13.9264 326.146 418.626 779.717 779.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 350 0.000128 512 122 864 0 3.34563 0.004896 99.1642 102.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000512 2048 270 1504 28416 2.88973 6.82723 105.253 204.106 319.232 216.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 6.4e-05 1024 120 960 147456 47.172 13.485 211.449 418.155 690.48 690.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 3.2e-05 2048 280 1760 303104 187.288 55.8713 1676.59 1671.81 3591.79 3591.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 6.4e-05 512 270 704 229376 17.6065 6.72499 82.4151 209.302 316.264 316.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000128 2048 145 2592 90112 32.0525 14.4148 471.056 418.645 936.326 936.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 3.2e-05 4096 280 1632 550912 209.987 126.585 3623.5 3752.22 7712.57 7712.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 0.001024 512 245 480 6144 0.923808 0.352768 2.04077 12.7099 16.1535 16.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000256 2048 230 1120 69120 5.83338 7.04291 120.905 210.54 344.394 344.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 0.000256 4096 190 2080 27648 20.9837 13.9407 218.151 419.318 672.5 672.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 6.4e-05 512 270 704 221184 16.3976 6.55565 71.7373 198.349 293.265 293.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000128 2048 145 2592 86016 32.085 14.3039 407.536 413.44 867.524 867.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 3.2e-05 4096 280 1632 549888 209.881 126.475 3325.7 3765.73 7428.06 7428.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 0.001024 512 245 480 6144 0.93184 0.353792 1.83357 12.791 16.0383 16.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000256 2048 230 1120 69120 5.81734 7.02752 110.4 209.328 332.647 332.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 0.000256 4096 190 2080 26112 20.8576 13.8178 189.673 414.422 638.879 638.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 350 0.000128 512 122 864 0 3.34848 0.004864 99.3106 102.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000512 2048 270 1504 27648 2.86774 6.7913 63.8697 203.529 277.214 174.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 6.4e-05 1024 120 960 122880 47.2616 13.1701 109.381 396.439 566.47 566.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 3.2e-05 2048 280 1760 294912 186.206 55.081 1009.37 1650.03 2900.9 2901.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 6.4e-05 512 270 720 233472 17.2764 6.72346 97.5746 209.149 330.945 331.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 0.000128 2048 145 2600 92672 31.6932 14.3606 553.978 419.426 1019.62 1019.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 3.2e-05 4096 280 1640 551680 210.502 126.48 8101 3766.87 12205.1 12205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 0.001024 512 245 480 8448 0.912992 0.364544 2.47088 13.2423 17.1173 17.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.000256 2048 230 1120 69952 5.83139 7.0367 139.177 209.809 361.925 362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 0.000256 4096 190 2080 28160 20.9937 13.9633 476.416 419.54 931.014 931.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 0.000128 512 122 880 4096 20.0693 3.40611 2.54163 104.677 130.926 131.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000512 2048 270 1520 28288 2.88768 3.47728 81.8358 104.851 193.124 193.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 6.4e-05 1024 120 960 141312 47.9804 13.5108 157.36 418.107 637.172 637.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 3.2e-05 2048 280 1760 307200 187.053 56.0095 1322.5 1677.02 3242.81 3242.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 6.4e-05 512 270 720 233472 17.2844 6.7216 62.613 209.173 296.011 296.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 560 0.000128 2048 145 2600 92160 31.6527 14.4198 353.517 418.13 817.879 818.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 3.2e-05 4096 280 1640 551424 210.935 126.509 8058.8 3765.84 12162.3 12162.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 0.001024 512 245 480 8192 0.918816 0.362496 1.64544 13.2621 16.3172 16.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.000256 2048 230 1120 69760 5.82618 7.02275 90.3379 209.604 312.863 312.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 0.000256 4096 190 2080 27904 20.9974 13.9366 470.855 418.42 924.31 924.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 6.4e-05 512 270 720 232960 17.491 6.74531 110.012 209.824 344.293 344.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000128 2048 145 2600 92800 31.8066 14.393 629.089 419.403 1094.85 1094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 3.2e-05 4096 280 1640 551680 211.247 126.835 8800.66 3767.35 12906.4 12906.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 0.001024 512 245 480 8000 0.91184 0.36032 2.70995 13.0739 17.1858 17.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.000256 2048 230 1120 69920 5.86342 7.06288 158.091 209.812 380.9 380.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 0.000256 4096 190 2080 28160 21.0431 13.9715 290.94 419.497 745.567 745.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 40 350 0.000128 512 122 880 0 3.3999 0.004544 103.215 106.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000512 2048 270 1520 28320 2.89501 6.86858 93.5756 208.034 311.527 204.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 6.4e-05 1024 120 960 143360 48.0039 13.5229 181.017 419.381 662.138 662.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 3.2e-05 2048 280 1760 307200 186.91 56.1028 1511.45 1676.77 3431.46 3431.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 6.4e-05 512 270 720 230400 17.644 6.74026 70.5096 209.671 304.784 304.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000128 2048 145 2600 92160 31.8285 14.4327 398.014 419.145 863.578 863.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 3.2e-05 4096 280 1640 551040 210.521 126.646 8592.46 3764.81 12694.7 12694.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 0.001024 512 245 480 7680 0.918784 0.364544 1.80394 13.0877 16.3071 16.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.000256 2048 230 1120 69760 5.83024 7.07514 99.8856 209.304 322.165 322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 520 0.000256 4096 190 2080 27840 20.9623 13.9224 532.754 417.713 985.471 985.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 40 350 0.000128 512 122 880 0 3.40234 0.005856 103.155 106.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000512 2048 270 1520 28160 2.88563 6.86608 59.2963 207.781 276.982 170.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 6.4e-05 1024 120 960 143360 47.9405 13.5411 116.109 419.118 596.921 597.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 3.2e-05 2048 280 1760 307200 186.753 56.151 956.259 1675.44 2874.81 2874.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 6.4e-05 512 270 720 222720 17.6972 6.6463 56.2486 206.435 287.243 287.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 0.000128 2048 145 2600 92160 31.67 14.3976 326.984 417.901 791.115 791.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 3.2e-05 4096 280 1640 550080 211.153 126.75 9093.69 3766.44 13198.3 13198.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 0.001024 512 245 480 7680 0.926368 0.36128 1.64278 13.1237 16.1789 16.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.000256 2048 230 1120 69840 5.85398 7.06317 82.1762 209.81 304.977 305.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 0.000256 4096 190 2080 27840 21.0487 13.9735 522.413 418.204 975.741 975.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 350 0.000128 512 122 880 0 3.39984 0.00528 103.269 106.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000512 2048 270 1520 28080 2.89456 6.87139 48.6131 208.084 266.616 159.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 6.4e-05 1024 120 960 138240 47.7928 13.3448 92.3745 412.609 566.332 566.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 3.2e-05 2048 280 1760 299520 188.278 56.0048 763.67 1670.28 2678.45 2678.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 6.4e-05 512 270 720 230400 17.4103 6.70346 100.335 208.246 332.914 333.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000128 2048 145 2600 92160 31.788 14.4004 576.345 418.395 1041.09 1041.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 3.2e-05 4096 280 1640 551424 210.209 126.649 4411.6 3763.97 8512.7 8512.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 0.001024 512 245 480 8064 0.911296 0.360448 2.51248 13.0672 16.9763 17.0936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000256 2048 230 1120 69888 5.8368 7.03693 144.483 209.535 366.966 367.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 0.000256 4096 190 2080 28032 20.9352 13.953 263.624 418.516 717.136 717.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 40 350 0.000128 512 122 880 0 3.39386 0.004512 103.205 106.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000512 2048 270 1520 28320 2.89213 6.86525 85.8815 207.981 303.777 197.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 6.4e-05 1024 120 960 141312 47.791 13.4492 163.988 416.304 641.746 641.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 3.2e-05 2048 280 1760 304128 187.649 56.0663 1370.17 1672.52 3286.63 3286.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 6.4e-05 512 270 720 227328 17.2474 6.63568 65.206 206.211 295.52 295.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000128 2048 145 2600 90624 31.6605 14.3828 371.643 416.377 834.22 834.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 3.2e-05 4096 280 1640 550656 210.36 126.52 7428.37 3745.89 11511.4 11511.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 0.001024 512 245 480 7680 0.920096 0.360448 1.70554 13.1038 16.2226 16.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000256 2048 230 1120 69696 5.8135 7.03635 94.8205 209.477 317.224 317.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 0.000256 4096 190 2080 28032 20.9003 13.9407 173.219 418.667 626.847 626.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 6.4e-05 512 270 720 221184 17.4644 6.59251 52.9229 204.365 281.567 281.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000128 2048 145 2600 89856 31.6256 14.3176 302.513 414.809 763.431 763.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 3.2e-05 4096 280 1640 550656 210.804 126.662 7391.61 3749.51 11478.9 11479.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 0.001024 512 245 480 6912 0.901696 0.349952 1.41795 12.6266 15.4293 15.5419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.000256 2048 230 1120 69408 5.81635 7.02304 78.3247 209.207 300.444 300.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 0.000256 4096 190 2080 27648 20.9843 13.9311 191.819 418.266 645.127 645.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 6.4e-05 512 270 720 232960 17.4336 6.74406 144.275 209.484 378.155 378.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000128 2048 145 2600 92288 31.8253 14.4548 825.822 418.75 1291.01 1291.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 3.2e-05 4096 280 1640 551488 210.559 126.695 6276.45 3745.19 10359.2 10359.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 0.001024 512 245 480 8064 0.915776 0.36064 3.55069 13.1268 18.0798 18.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000256 2048 230 1120 69888 5.84918 7.07379 208.051 209.804 430.85 430.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 0.000256 4096 190 2080 28000 20.9932 13.9654 376.946 418.881 830.888 830.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 40 350 0.000128 512 122 880 0 3.37101 0.004096 101.164 104.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.000512 2048 270 1520 28336 2.89942 6.85056 123.021 206.063 338.99 234.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 6.4e-05 1024 120 960 143360 47.9285 13.5235 241.871 418.699 722.241 722.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 3.2e-05 2048 280 1760 304640 187.464 56.0824 1964.71 1674.06 3882.54 3882.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 6.4e-05 512 270 720 229376 17.2464 6.65661 92.0645 207.118 323.302 323.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000128 2048 145 2600 91392 31.8859 14.4179 516.04 418.901 981.402 981.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 3.2e-05 4096 280 1640 551040 210.031 126.671 3920.47 3748.19 8005.64 8005.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 0.001024 512 245 480 7168 0.915776 0.352256 2.23258 12.861 16.4874 16.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000256 2048 230 1120 69664 5.83264 7.04077 130.841 210.479 354.267 354.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 0.000256 4096 190 2080 27776 20.9914 13.9611 235.977 419.185 690.22 690.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 6.4e-05 512 270 720 225792 17.9867 6.74403 74.0963 209.569 308.614 308.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000128 2048 145 2600 91392 32.014 14.4918 420.499 419.064 886.228 886.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 3.2e-05 4096 280 1640 549696 210.598 126.696 11213.5 3746.68 15297.7 15298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 0.001024 512 245 480 6720 0.928704 0.356288 1.83798 12.9019 16.1604 16.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000256 2048 230 1120 69552 5.85114 7.06416 107.638 209.821 330.449 330.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 0.000256 4096 190 2080 27552 21.0879 13.9735 192.236 419.706 647.122 647.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 350 0.000128 512 122 880 0 3.36896 0.004672 101.243 104.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000512 2048 270 1520 27888 2.88234 6.82387 62.2146 205.546 277.62 172.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 6.4e-05 1024 120 960 139776 48.5089 13.5478 120.729 418.863 601.864 602.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 3.2e-05 2048 280 1760 301056 188.253 56.0367 995.953 1674.41 2914.87 2915.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 6.4e-05 512 270 720 233472 17.2875 6.72486 135.457 208.995 368.677 368.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000128 2048 145 2600 92160 31.6364 14.3778 767.294 417.79 1231.25 1231.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 3.2e-05 4096 280 1640 551424 209.912 126.485 5784.93 3762.73 9884.34 9884.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 0.001024 512 245 480 8192 0.921216 0.363712 3.3663 13.2543 18.0315 18.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000256 2048 230 1120 69760 5.81821 7.09715 192.612 209.373 414.973 415.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 0.000256 4096 190 2080 27904 20.8978 13.9148 347.834 417.938 800.691 800.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 6.4e-05 512 270 720 229376 17.6209 6.72106 88.6827 209.158 322.409 322.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000128 2048 145 2600 92160 31.6937 14.3808 484.518 418.2 948.956 949.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 3.2e-05 4096 280 1640 550912 210.107 126.61 3752.91 3769.18 7859.1 7859.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 0.001024 512 245 480 7168 0.89424 0.350208 2.13542 12.6152 16.1273 16.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000256 2048 230 1120 69632 5.81568 7.04406 123.615 209.327 345.876 345.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 0.000256 4096 190 2080 27648 20.9542 13.9305 223.766 418.515 677.275 677.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 6.4e-05 512 270 720 221184 17.7455 6.63347 67.4114 206.466 298.479 298.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000128 2048 145 2600 89088 31.5441 14.2994 383.595 412.885 842.483 842.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 3.2e-05 4096 280 1640 549888 209.818 126.402 3017.31 3764.44 7118.23 7118.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 0.001024 512 245 480 6144 0.923488 0.34816 1.64202 12.6584 15.6982 15.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000256 2048 230 1120 69120 5.80115 7.00051 99.7714 208.815 321.46 321.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 0.000256 4096 190 2080 27648 20.8985 13.9131 180.984 417.507 633.405 633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 6.4e-05 512 270 720 230400 17.2604 6.68099 139.098 207.257 370.516 370.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000128 2048 145 2600 92160 31.6364 14.3766 788.676 417.404 1252.25 1252.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 3.2e-05 4096 280 1640 551232 210.161 126.683 5923.87 3760.64 10021.6 10021.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 0.001024 512 245 480 8064 0.902848 0.356352 3.47952 12.9559 17.8235 17.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000256 2048 230 1120 69840 5.85318 7.05338 197.358 209.627 419.965 420.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 0.000256 4096 190 2080 27936 21.0499 13.9753 357.728 419.127 811.986 812.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 6.4e-05 512 270 720 221184 17.4434 6.59235 87.1247 204.184 315.56 315.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000128 2048 145 2600 89856 31.6492 14.3244 501.861 414.423 962.418 962.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 3.2e-05 4096 280 1640 550656 210.077 126.653 3842.55 3745.32 7924.89 7925.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 0.001024 512 245 480 6912 0.900608 0.354208 2.17843 12.6152 16.1692 16.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000256 2048 230 1120 69408 5.81539 7.02464 127.836 209.009 349.757 349.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 0.000256 4096 190 2080 27648 20.9351 13.9363 230.862 417.885 683.729 683.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 6.4e-05 512 270 720 221184 17.4726 6.60442 76.7264 204.275 305.297 305.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000128 2048 145 2600 89856 32.1481 14.4396 442.596 417.807 907.15 907.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 3.2e-05 4096 280 1640 549504 210.789 126.815 3393.69 3756.7 7488.28 7488.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 0.001024 512 245 480 6912 0.938112 0.358656 2.00854 13.0508 16.4845 16.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000256 2048 230 1120 69552 5.84499 7.09837 113.215 209.244 335.475 335.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 0.000256 4096 190 2080 27648 21.0292 13.9632 204.644 418.367 658.112 658.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 6.4e-05 512 270 720 202752 17.7535 6.78861 63.493 198.307 286.558 286.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000128 2048 145 2600 87552 31.391 14.1984 384.604 409.075 839.426 839.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 3.2e-05 4096 280 1640 550656 209.878 126.584 3029.8 3751.03 7117.58 7117.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 0.001024 512 245 480 6912 0.90864 0.350208 1.9551 12.7241 16.0649 16.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000256 2048 230 1120 69120 5.83994 7.02909 100.479 210.436 323.856 323.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 0.000256 4096 190 2080 26496 20.8942 13.8506 177.142 416.007 628.002 628.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 6.4e-05 512 270 720 230400 17.669 6.74406 130.642 209.845 365.129 365.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000128 2048 145 2600 92160 31.8169 14.3862 740.883 419.504 1206.76 1206.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 3.2e-05 4096 280 1640 551040 210.112 126.689 5559.43 3749.25 9645.77 9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 0.001024 512 245 480 7680 0.920192 0.360064 3.17366 13.111 17.6944 17.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000256 2048 230 1120 69760 5.82909 7.02902 184.648 209.481 407.062 407.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 0.000256 4096 190 2080 27840 20.9024 13.932 334.532 418.047 787.523 787.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 350 0.000128 512 122 880 0 3.39725 0.004384 103.24 106.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000512 2048 270 1520 28160 2.88995 6.8623 109.511 207.946 327.367 220.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 6.4e-05 1024 120 960 143360 47.9486 13.5135 213.716 419.483 694.882 695.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 3.2e-05 2048 280 1760 307200 186.694 56.0563 1764.91 1676.98 3684.86 3685.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 6.4e-05 512 270 720 225280 17.455 6.63347 87.4197 206.239 317.967 318.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000128 2048 145 2600 89600 31.401 14.4308 489.261 412.384 947.634 947.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 3.2e-05 4096 280 1640 550400 209.827 126.638 3797.26 3749.32 7883.32 7883.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 0.001024 512 245 480 7680 0.925504 0.370688 2.38538 13.1378 16.9457 17.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000256 2048 230 1120 69440 5.8097 7.01901 125.982 209.179 348.059 348.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 0.000256 4096 190 2080 27520 20.8226 13.8506 225.959 416.231 676.969 677.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 6.4e-05 512 270 720 215040 18.232 6.63939 70.1563 206.538 301.789 301.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000128 2048 145 2600 88320 31.7231 14.3485 406.686 413.092 866.011 866.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 3.2e-05 4096 280 1640 549120 210.873 126.867 3169.33 3754.68 7262.03 7262.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 0.001024 512 245 480 7680 0.929088 0.363648 2.13104 13.2057 16.7541 16.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000256 2048 230 1120 69600 5.82246 7.04922 106.484 209.508 328.932 329.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 0.000256 4096 190 2080 27840 20.9448 13.9448 192.229 418.882 646.104 646.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 350 0.000128 512 122 880 0 3.40451 0.006144 103.36 106.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000512 2048 270 1520 27360 2.85901 6.82672 61.3806 207.215 278.438 171.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 6.4e-05 1024 120 960 138240 47.7197 13.3289 119.283 412.801 593.349 593.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 3.2e-05 2048 280 1760 291840 186.99 55.1698 964.11 1649.96 2856.44 2856.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 6.4e-05 512 270 720 225280 17.4823 6.63712 72.1261 206.545 303.012 303.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000128 2048 145 2600 87040 32.0247 14.274 398.929 413.229 858.61 858.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 3.2e-05 4096 280 1640 550400 210.188 126.665 3210.79 3754.8 7302.72 7302.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 0.001024 512 245 480 5120 0.924128 0.34192 1.54406 12.4002 15.3385 15.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000256 2048 230 1120 69120 5.79571 7.00662 106.152 208.821 327.847 327.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 0.000256 4096 190 2080 26880 20.7852 13.8161 187.744 414.135 636.586 636.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 6.4e-05 512 270 720 227328 17.2595 6.6391 120.741 206.198 351.062 351.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000128 2048 145 2600 90624 31.668 14.3401 684.381 416.35 1146.9 1147.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 3.2e-05 4096 280 1640 550656 209.68 126.485 5293.12 3744.63 9374.21 9374.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 0.001024 512 245 480 7680 0.920608 0.360448 2.9839 13.0951 17.4853 17.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000256 2048 230 1120 69696 5.81837 7.03715 173.165 209.382 395.473 395.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 0.000256 4096 190 2080 28032 20.9038 13.9432 320.138 418.639 773.732 773.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 6.4e-05 512 270 720 221184 17.7359 6.63366 84.1807 206.34 315.106 315.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000128 2048 145 2600 89088 31.5538 14.561 482.243 412.576 941.093 941.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 3.2e-05 4096 280 1640 549888 209.887 126.435 3745.13 3761.74 7843.47 7843.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 0.001024 512 245 480 6144 0.923008 0.35008 1.96451 12.6498 16.0098 16.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000256 2048 230 1120 69120 5.80387 7.01834 123.942 208.661 345.497 345.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 0.000256 4096 190 2080 27648 20.8917 13.9124 225.455 417.19 677.555 677.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 6.4e-05 512 270 720 202752 17.7412 6.55139 64.3621 198.285 287.158 287.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000128 2048 145 2600 87552 31.3998 14.2347 390.513 409.036 845.34 845.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 3.2e-05 4096 280 1640 550656 209.885 126.587 3082.63 3761.6 7180.97 7181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 0.001024 512 245 480 6912 0.912352 0.350432 1.95834 12.7228 16.0698 16.1856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000256 2048 230 1120 69120 5.82042 7.03373 102.157 209.589 324.671 324.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 0.000256 4096 190 2080 26496 20.8959 13.8465 179.572 415.968 630.386 630.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 6.4e-05 512 270 720 196608 18.2594 6.55213 58.9078 198.39 282.33 282.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000128 2048 145 2600 86016 32.1001 14.2991 362.079 413.487 822.126 822.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 3.2e-05 4096 280 1640 549888 209.936 126.451 2878.92 3748.18 6963.77 6964.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 0.001024 512 245 480 6144 0.9304 0.351968 1.77728 12.7905 15.9803 16.0989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000256 2048 230 1120 69120 5.82317 7.03242 96.4969 209.378 318.801 318.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 0.000256 4096 190 2080 26112 20.8695 13.8076 165.346 414.513 614.64 614.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 6.4e-05 512 270 720 224000 17.6024 6.65181 124.051 206.28 354.812 354.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000128 2048 145 2600 91200 31.8059 14.3938 715.606 416.685 1178.65 1178.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 3.2e-05 4096 280 1640 551200 210.941 126.855 5449.73 3747.6 9535.42 9535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 0.001024 512 245 480 8000 0.915808 0.360448 3.19568 13.1021 17.7065 17.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000256 2048 230 1120 69800 5.84976 7.05946 181.425 209.606 404.013 404.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 0.000256 4096 190 2080 28000 21.077 13.9796 331.232 419.072 785.47 785.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 350 0.000128 512 122 880 0 3.40582 0.004896 103.189 106.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000512 2048 270 1520 28000 2.89587 6.86989 106.732 207.654 324.313 217.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 6.4e-05 1024 120 960 134400 48.3961 13.3578 197.135 412.28 671.38 671.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 3.2e-05 2048 280 1760 300800 187.566 55.8203 1697.96 1665.42 3607 3607.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 6.4e-05 512 270 720 217600 18.0579 6.64198 82.1601 206.484 313.556 313.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000128 2048 145 2600 89600 31.5796 14.4204 481.447 412.95 940.557 940.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 3.2e-05 4096 280 1640 550400 210.499 126.723 3705.19 3747 7789.7 7789.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 0.001024 512 245 480 8000 0.92112 0.36112 2.45146 13.1788 17.039 17.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000256 2048 230 1120 69200 5.82531 7.0159 122.847 208.948 344.707 344.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 0.000256 4096 190 2080 27200 21.0228 13.9425 217.859 417.773 670.705 670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 350 0.000128 512 122 880 0 3.40784 0.004544 103.321 106.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000512 2048 270 1520 28000 2.89594 6.88285 73.4666 208.134 291.537 184.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 6.4e-05 1024 120 960 128000 49.3692 13.3493 128.124 412.708 603.761 603.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 3.2e-05 2048 280 1760 294400 186.734 55.1465 1130.02 1649.7 3021.81 3021.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 6.4e-05 512 270 720 211200 18.6265 6.65232 69.4598 206.565 301.525 301.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000128 2048 145 2600 86400 32.2074 14.3602 401.692 413.221 861.649 861.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 3.2e-05 4096 280 1640 549600 211.225 126.971 3306 3752.43 7396.91 7397.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 0.001024 512 245 480 7200 0.945568 0.363648 2.16179 13.2496 16.8458 16.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000256 2048 230 1120 69000 5.83898 7.12435 107.096 208.679 328.81 328.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 0.000256 4096 190 2080 26400 20.9613 13.8363 189.1 414.069 638.076 638.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 350 0.000128 512 122 880 0 3.40787 0.004992 104.204 107.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000512 2048 270 1520 27600 2.88112 6.84237 63.4442 208.212 281.53 173.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 6.4e-05 1024 120 960 134400 48.463 13.371 117.571 412.849 592.473 592.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 3.2e-05 2048 280 1760 288000 188.659 55.2672 968.557 1649.97 2862.68 2862.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 6.4e-05 512 270 720 204800 19.0337 6.6415 62.8515 206.648 295.397 295.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000128 2048 145 2600 89600 31.5442 14.4241 385.673 413.543 845.352 845.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 3.2e-05 4096 280 1640 550400 210.048 126.642 2962.12 3749.65 7048.74 7049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 0.001024 512 245 480 3200 0.863264 0.307232 1.47658 11.1698 13.9439 14.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000256 2048 230 1120 68800 5.83034 7.03488 98.0398 209.509 320.487 320.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 0.000256 4096 190 2080 25600 20.9102 13.829 167.691 414.599 617.137 617.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 350 0.000128 512 122 880 0 3.40019 0.00416 103.465 106.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000512 2048 270 1520 27200 2.86774 6.85107 57.9812 208.575 276.431 169.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 6.4e-05 1024 120 960 128000 49.3686 13.3639 104.365 413.019 580.336 580.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 3.2e-05 2048 280 1760 281600 189.938 55.1258 866.463 1650.45 2762.21 2762.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 6.4e-05 512 270 720 227328 17.7309 6.72563 103.94 209.158 337.769 337.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 0.000128 2048 145 2592 91648 31.8179 14.422 592.238 419.43 1058.07 1058.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 3.2e-05 4096 280 1632 552960 209.287 126.305 9204.81 3743.54 13284.2 13284.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 0.001024 512 245 480 7680 0.928352 0.363648 2.49952 13.2401 17.1594 17.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.000256 2048 230 1152 69504 5.83078 7.05485 154.213 209.811 376.981 377.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 0.000256 4096 190 2112 28032 20.9663 13.9612 551.419 419.573 1006.02 1006.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 0.000128 512 122 864 12288 19.3012 3.40912 7.16016 104.68 134.786 134.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000512 2048 270 1536 28032 2.8857 3.47546 89.015 104.846 200.296 200.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 6.4e-05 1024 120 960 143360 47.7157 13.5045 173.97 418.095 653.503 653.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 3.2e-05 2048 280 1776 311296 185.305 56.0708 1463.95 1676.92 3382.47 3382.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 6.4e-05 512 270 720 225280 17.9125 6.72362 66.2696 209.001 300.125 300.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 560 0.000128 2048 145 2592 91136 31.8436 14.3542 377.229 417.788 841.382 841.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 3.2e-05 4096 280 1632 552448 209.789 126.332 9158.46 3757.43 13252.3 13252.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 0.001024 512 245 480 7680 0.932608 0.369056 1.71203 13.251 16.3944 16.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.000256 2048 230 1152 69376 5.82275 7.02362 99.5437 209.389 321.851 321.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 520 0.000256 4096 190 2112 27648 20.9524 13.9407 542.217 418.046 995.261 995.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 350 0.000128 512 122 864 8192 19.7498 3.40832 3.41011 104.616 131.424 131.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 0.000512 2048 270 1536 27904 2.88029 3.46902 57.4176 104.672 168.512 168.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 6.4e-05 1024 120 960 143360 47.7731 13.5133 113.422 417.796 592.722 592.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 3.2e-05 2048 280 1776 307200 186.074 55.9022 926.591 1670.13 2838.92 2839.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 6.4e-05 512 270 720 221184 17.7348 6.63469 53.8439 206.248 284.686 284.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 560 0.000128 2048 145 2592 90624 31.6809 14.3933 311.106 416.45 773.802 773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1470 3.2e-05 4096 280 1632 552192 209.319 126.278 9284.39 3755.91 13376.2 13376.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 670 0.001024 512 245 480 6912 0.93776 0.361824 1.41328 13.102 15.9436 16.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1400 0.000256 2048 230 1152 69312 5.82858 7.0712 274.288 209.441 496.705 496.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 0.000256 4096 190 2112 27648 20.9951 13.9343 543.252 418.732 997.023 997.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 48 350 0.000128 512 122 864 0 3.34829 0.00432 99.0456 102.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 0.000512 2048 270 1536 27840 2.86925 6.80787 47.5557 203.449 260.843 158.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 470 6.4e-05 1024 120 960 135168 48.0101 13.316 88.5031 412.217 562.268 562.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 3.2e-05 2048 280 1776 307200 184.692 55.7181 766.589 1664.5 2671.72 2671.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 6.4e-05 512 270 720 227840 17.8882 6.75021 99.864 209.669 334.395 334.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000128 2048 145 2592 91520 31.9952 14.3872 569.816 419.105 1035.47 1035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 3.2e-05 4096 280 1632 552960 210.751 126.599 7784.41 3757.85 11879.9 11880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 0.001024 512 245 480 7360 0.927328 0.360448 2.34541 13.064 16.8334 16.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.000256 2048 230 1152 69520 5.85523 7.05491 148.366 209.714 371.064 371.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 0.000256 4096 190 2112 28000 21.0529 13.9713 266.808 419.184 721.139 721.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 0.000128 512 122 864 10240 19.2431 3.40173 5.87984 103.229 131.994 132.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000512 2048 270 1536 28000 2.90093 3.47136 86.1218 104.738 197.305 197.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 6.4e-05 1024 120 960 143360 48.0323 13.5476 168.739 419.073 649.61 649.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 3.2e-05 2048 280 1776 309760 186.447 56.1212 1409.79 1675.55 3328.14 3328.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 6.4e-05 512 270 720 225280 18.0372 6.73795 64.9618 209.66 299.615 299.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000128 2048 145 2592 90880 32.0134 14.5101 371.975 419.112 837.77 837.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 3.2e-05 4096 280 1632 552320 210.166 126.443 7515.57 3738.98 11591.4 11591.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 0.001024 512 245 480 7040 0.935136 0.364832 1.5519 13.0876 16.0713 16.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.000256 2048 230 1152 69280 5.82867 7.04387 97.2129 209.294 319.454 319.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 520 0.000256 4096 190 2112 27520 20.9707 13.9269 229.54 417.6 682.155 682.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 0.000128 512 122 864 10240 19.2417 3.3991 4.13354 103.236 130.245 130.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000512 2048 270 1536 27840 2.88973 3.46534 56.3814 104.613 167.425 167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 6.4e-05 1024 120 960 143360 47.9292 13.5168 111.188 419.049 591.901 592.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 3.2e-05 2048 280 1776 307200 186.804 56.0335 913.985 1675.32 2832.36 2832.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 6.4e-05 512 270 720 222720 17.675 6.64806 53.4945 206.438 284.475 284.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 0.000128 2048 145 2592 90240 32.022 14.3854 300.954 417.891 765.415 765.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 3.2e-05 4096 280 1632 552000 210.62 126.469 7563.43 3756.11 11656.9 11657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 0.001024 512 245 480 6720 0.94944 0.360352 1.41962 13.1249 15.9894 16.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.000256 2048 230 1152 69360 5.85693 7.18778 80.1668 209.807 303.089 303.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 0.000256 4096 190 2112 27360 21.1562 13.9574 460.931 418.261 914.436 914.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 350 0.000128 512 122 864 0 3.39965 0.004192 103.271 106.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000512 2048 270 1536 27840 2.89587 6.8769 46.4828 208.085 264.496 157.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 6.4e-05 1024 120 960 138240 47.7902 13.3492 88.9707 412.664 562.985 563.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 3.2e-05 2048 280 1776 307200 186.169 56.0135 750.748 1670.09 2663.24 2663.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 6.4e-05 512 270 720 227328 17.6163 6.70346 137.246 208.237 370.023 370.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000128 2048 145 2592 91392 31.902 14.3746 793.223 418.304 1257.96 1258.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 3.2e-05 4096 280 1632 552576 209.375 126.508 6043.59 3739.02 10118.8 10119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 0.001024 512 245 480 7296 0.926656 0.360448 3.07747 13.0636 17.5519 17.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000256 2048 230 1152 69504 5.83222 7.06912 207.218 209.531 429.721 429.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 0.000256 4096 190 2112 27840 20.9595 13.9484 364.753 418.424 818.191 818.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.000128 512 122 864 6144 19.6654 3.39574 4.93299 103.2 131.436 131.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000512 2048 270 1536 28032 2.88992 3.47485 120.242 104.77 231.447 231.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 6.4e-05 1024 120 960 141312 47.7893 13.4455 235.482 416.203 713.142 713.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 3.2e-05 2048 280 1776 310272 185.272 56.0415 1968.23 1672.34 3882.11 3882.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 6.4e-05 512 270 720 221184 17.728 6.63325 86.946 206.279 317.803 317.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000128 2048 145 2592 90624 31.674 14.4507 495.511 416.509 958.307 958.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 3.2e-05 4096 280 1632 552192 208.977 126.298 10879.9 3737.98 14953.4 14953.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 0.001024 512 245 480 6912 0.938496 0.366592 2.13683 13.1029 16.6762 16.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000256 2048 230 1152 69312 5.8127 7.03334 130.947 209.533 353.4 353.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 0.000256 4096 190 2112 27648 20.927 13.9343 229.347 418.93 683.256 683.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 350 0.000128 512 122 864 0 3.3439 0.004096 99.0618 102.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000512 2048 270 1536 27840 2.87744 6.79555 75.6812 203.478 288.987 186.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 6.4e-05 1024 120 960 135168 48.0003 13.3181 141.126 412.282 614.942 615.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 3.2e-05 2048 280 1776 307200 184.641 55.6753 1224.08 1664.9 3129.51 3129.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 6.4e-05 512 270 720 221184 17.4447 7.62218 70.9149 204.414 300.621 300.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000128 2048 145 2592 89856 31.6472 14.3094 397.437 414.912 858.465 858.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 3.2e-05 4096 280 1632 551808 209.649 126.495 10689.3 3761.99 14787.7 14787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 0.001024 512 245 480 5760 0.926112 0.34944 1.53706 12.629 15.5712 15.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.000256 2048 230 1152 69120 5.81232 7.0303 106.149 209.248 328.315 328.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 0.000256 4096 190 2112 27648 20.951 13.9469 185.999 418.377 639.392 639.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 350 0.000128 512 122 864 0 3.3497 0.00512 99.173 102.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000512 2048 270 1536 27936 2.88672 6.82304 61.6829 204.061 275.61 173.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 6.4e-05 1024 120 960 129024 48.535 13.2663 110.143 408.555 580.718 580.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 3.2e-05 2048 280 1776 304128 184.602 55.4668 982.971 1657.98 2881.24 2881.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 6.4e-05 512 270 720 221184 17.7391 6.62669 59.9629 206.485 291.033 291.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000128 2048 145 2592 89088 31.5392 14.3166 333.518 412.933 792.461 792.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 3.2e-05 4096 280 1632 551424 209.174 126.211 10762.4 3755.74 14853.7 14854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 0.001024 512 245 480 6144 0.923072 0.349088 1.40397 12.6589 15.4652 15.5774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.000256 2048 230 1152 68736 5.80259 7.00416 88.7434 208.962 310.583 310.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 520 0.000256 4096 190 2112 26880 20.9583 13.9094 678.94 417.621 1131.55 1131.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 350 0.000128 512 122 864 0 3.34522 0.00592 99.1937 102.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000512 2048 270 1536 27648 2.88624 6.80634 51.9624 203.943 265.75 163.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 6.4e-05 1024 120 960 135168 48.0614 13.3161 97.6796 412.76 572.028 572.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 3.2e-05 2048 280 1776 294912 186.077 55.0677 806.123 1649.67 2697.15 2697.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 6.4e-05 512 270 720 225792 17.992 6.73997 127.73 209.31 361.996 362.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000128 2048 145 2592 91392 31.9905 14.3994 733.317 418.402 1198.27 1198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 3.2e-05 4096 280 1632 552384 210.137 126.607 5581.34 3737.24 9655.63 9655.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 0.001024 512 245 480 7616 0.924704 0.362496 3.01763 13.1162 17.5492 17.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000256 2048 230 1152 69440 5.85523 7.08358 191.389 209.629 414.034 414.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 0.000256 4096 190 2112 27776 21.0197 13.9694 336.172 418.531 789.797 789.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.000128 512 122 864 7168 19.1676 3.37306 5.45712 101.169 129.407 129.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000512 2048 270 1536 28000 2.90038 3.4816 111.077 104.813 222.344 222.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 6.4e-05 1024 120 960 143360 47.941 13.5264 221.006 418.349 701.048 701.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 3.2e-05 2048 280 1776 308224 186.353 56.0349 1805.16 1672.65 3720.42 3720.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 6.4e-05 512 270 720 222208 17.799 6.65805 82.2983 207.116 314.09 314.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000128 2048 145 2592 91392 31.893 14.3752 465.017 418.899 930.349 930.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 3.2e-05 4096 280 1632 551936 209.706 126.533 3572.11 3836.96 7745.59 7745.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 0.001024 512 245 480 7168 0.91392 0.360096 2.06154 12.8714 16.3332 16.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000256 2048 230 1152 69216 5.82579 7.05802 121.902 209.649 344.508 344.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 0.000256 4096 190 2112 27776 20.9864 13.9468 216.294 419.182 670.517 670.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 350 0.000128 512 122 864 0 3.25427 0.005088 96.3929 99.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000512 2048 270 1536 27776 2.87088 6.71274 69.8879 200.839 280.465 180.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 6.4e-05 1024 120 960 136192 48.1308 13.3591 132.933 413.96 608.599 608.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 3.2e-05 2048 280 1776 308224 186.118 55.9967 1144.12 1674.18 3060.64 3060.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 6.4e-05 512 270 720 225792 17.988 6.74406 68.4841 209.418 302.849 303.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000128 2048 145 2592 91392 31.9867 14.388 382.369 418.768 847.672 847.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 3.2e-05 4096 280 1632 551040 209.908 126.515 2931.11 3755.95 7023.76 7024.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 0.001024 512 245 480 6720 0.930112 0.354208 1.692 12.8892 15.9963 16.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000256 2048 230 1152 69216 5.85488 7.09619 100.629 209.846 323.499 323.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 0.000256 4096 190 2112 27552 21.069 13.9735 177.202 419.185 631.531 631.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 350 0.000128 512 122 864 0 3.37101 0.0048 101.166 104.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000512 2048 270 1536 27552 2.87334 6.82394 57.3339 205.397 272.584 168.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 6.4e-05 1024 120 960 139776 48.5207 13.5951 112.649 418.559 593.537 593.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 3.2e-05 2048 280 1776 301056 188.335 56.0974 918.885 1673.18 2836.72 2836.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 6.4e-05 512 270 720 215040 17.5209 6.58291 59.2974 204.192 287.814 287.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000128 2048 145 2592 89600 31.5948 14.3141 339.258 418.1 803.427 803.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 3.2e-05 4096 280 1632 550144 209.654 126.435 9538.3 3812.36 13687 13687.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 0.001024 512 245 480 5376 0.909984 0.345792 1.4312 12.4436 15.2627 15.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.000256 2048 230 1152 68544 5.7936 7.04307 90.0766 218.608 321.593 321.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 0.000256 4096 190 2112 26880 20.8036 13.8266 155.617 418.689 609.057 609.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 350 0.000128 512 122 864 0 3.26214 0.006144 97.3279 100.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000512 2048 270 1536 27328 2.8655 6.70688 51.8445 202.403 263.974 163.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 6.4e-05 1024 120 960 129024 47.8049 13.2301 94.3186 408.118 563.682 563.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 3.2e-05 2048 280 1776 301056 184.907 55.1901 830.35 1670.12 2740.79 2740.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 6.4e-05 512 270 720 225280 17.9193 6.72352 125.217 208.973 359.051 359.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000128 2048 145 2592 91136 31.8596 14.3529 703.122 417.905 1167.4 1167.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 3.2e-05 4096 280 1632 552448 209.365 126.353 5425.25 3757.7 9518.96 9519.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 0.001024 512 245 480 7680 0.932896 0.364544 3.05114 13.2503 17.7255 17.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000256 2048 230 1152 69376 5.82944 7.03117 185.713 209.349 407.997 408.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 0.000256 4096 190 2112 27648 20.9182 13.9175 326.576 417.884 779.403 779.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.000128 512 122 864 8192 19.7525 3.40787 5.97498 104.604 133.976 134.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000512 2048 270 1536 27904 2.88032 3.47094 107.328 104.658 218.411 218.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 6.4e-05 1024 120 960 143360 47.7602 13.4855 212.706 417.663 691.836 691.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 3.2e-05 2048 280 1776 307200 186.091 55.944 1741.58 1669.9 3653.73 3653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 6.4e-05 512 270 720 221184 18.2117 6.7216 79.5466 209.218 313.921 314.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000128 2048 145 2592 90112 32.0168 14.3647 450.059 418.308 914.909 915.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 3.2e-05 4096 280 1632 551936 209.707 126.434 3523.68 3745.32 7605.42 7605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 0.001024 512 245 480 6144 0.920512 0.346624 1.80544 12.6172 15.8187 15.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000256 2048 230 1152 69120 5.82422 7.03683 120.297 209.382 342.61 342.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 0.000256 4096 190 2112 27648 20.9415 13.9289 213.164 418.642 666.783 666.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 350 0.000128 512 122 864 0 3.34746 0.005344 99.1619 102.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000512 2048 270 1536 27904 2.88998 6.83347 69.6275 204.096 283.597 181.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 6.4e-05 1024 120 960 139264 48.6264 14.2359 133.848 418.163 615.086 615.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 3.2e-05 2048 280 1776 303104 187.326 55.8538 1112.26 1671.83 3027.49 3027.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 6.4e-05 512 270 720 221184 17.7449 6.62682 66.7773 206.307 297.668 297.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000128 2048 145 2592 89088 31.5149 14.2828 371.713 412.589 830.259 830.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 3.2e-05 4096 280 1632 551424 209.11 126.206 2966.65 3734.17 7036.41 7036.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 0.001024 512 245 480 6144 0.921184 0.350208 1.52595 12.6515 15.5732 15.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000256 2048 230 1152 68736 5.80813 7.01155 101.409 209.484 323.785 323.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 0.000256 4096 190 2112 26880 20.9607 13.9121 174.921 417.208 627.106 627.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 350 0.000128 512 122 864 0 3.34979 0.004672 99.1093 102.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000512 2048 270 1536 27648 2.8848 6.82102 58.1588 203.773 271.787 169.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 6.4e-05 1024 120 960 135168 48.0781 13.3216 109.309 412.359 583.282 583.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 3.2e-05 2048 280 1776 294912 186.066 55.006 904.051 1648.3 2793.64 2793.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 6.4e-05 512 270 720 212992 18.8753 6.72566 56.5082 209.296 291.622 291.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000128 2048 145 2592 90112 32.0392 14.3524 332.506 418.636 797.693 797.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 3.2e-05 4096 280 1632 550912 209.98 126.583 2614.67 3770.53 6722.02 6722.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 0.001024 512 245 480 6144 0.926592 0.350208 1.56266 12.7044 15.6685 15.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000256 2048 230 1152 69120 5.82099 7.03725 89.5403 210.533 313.004 313.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 0.000256 4096 190 2112 27648 20.9842 13.9377 159.486 419.314 613.828 613.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 6.4e-05 512 270 720 225792 17.6329 6.67702 122.803 207.26 354.595 354.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000128 2048 145 2592 91008 31.8568 14.4282 694.342 417.415 1158.2 1158.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 3.2e-05 4096 280 1632 552384 209.839 126.504 5329.88 3736.79 9403.31 9403.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 0.001024 512 245 480 6912 0.927616 0.356544 2.78054 12.9546 17.1493 17.2682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000256 2048 230 1152 69408 5.86013 7.05741 181.972 209.625 404.587 404.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 0.000256 4096 190 2112 27936 21.0689 13.9715 326.092 419.133 780.375 780.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 350 0.000128 512 122 864 0 3.34934 0.004352 99.0331 102.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000512 2048 270 1536 27936 2.8896 6.81866 105.471 203.639 318.978 216.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 6.4e-05 1024 120 960 138240 47.9844 13.3964 200.044 414.248 675.891 676.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 3.2e-05 2048 280 1776 308736 185.436 56.0145 1718.53 1668.61 3628.83 3629.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 6.4e-05 512 270 720 221184 17.444 6.59453 84.0098 204.221 312.483 312.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000128 2048 145 2592 89856 31.6314 14.4294 478.083 414.509 938.813 938.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 3.2e-05 4096 280 1632 551808 209.468 126.514 3672.71 3739.87 7748.85 7749.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 0.001024 512 245 480 5760 0.92464 0.350208 1.79261 12.6157 15.8078 15.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000256 2048 230 1152 69120 5.81821 7.03082 126.087 209.046 348.055 348.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 0.000256 4096 190 2112 27648 20.932 13.9411 222.606 418.04 675.629 675.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 350 0.000128 512 122 864 0 3.34931 0.005664 99.0778 102.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000512 2048 270 1536 27936 2.8895 6.82067 73.7796 203.868 287.514 185.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 6.4e-05 1024 120 960 129024 48.5401 13.2775 130.742 408.155 600.926 601.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 3.2e-05 2048 280 1776 304128 184.628 55.4127 1172.59 1656.4 3069.26 3069.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 6.4e-05 512 270 720 221184 17.4841 6.59661 71.4633 204.279 300.045 300.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000128 2048 145 2592 89856 32.1452 14.429 407.249 417.807 871.794 871.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 3.2e-05 4096 280 1632 551232 210.099 126.546 3115.5 3737.66 7190.09 7190.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 0.001024 512 245 480 6912 0.939968 0.360448 1.86109 13.0516 16.341 16.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000256 2048 230 1152 69120 5.83517 7.03677 107.239 209.257 329.441 329.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 0.000256 4096 190 2112 27648 21.038 13.957 190.74 418.368 644.208 644.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 6.4e-05 512 270 720 202752 17.7449 6.54963 65.2605 198.17 287.949 288.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000128 2048 145 2592 87552 31.4112 14.24 397.592 408.783 852.184 852.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 3.2e-05 4096 280 1632 550656 209.893 126.583 3114.59 3748.26 7199.6 7199.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 0.001024 512 245 480 4608 0.9584 0.349376 1.54237 12.7175 15.6955 15.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000256 2048 230 1152 69120 5.81632 7.03005 108.049 209.465 330.431 330.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 0.000256 4096 190 2112 26496 20.9051 13.8548 184.474 415.722 635.062 635.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 350 0.000128 512 122 864 0 3.34726 0.005568 99.1887 102.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000512 2048 270 1536 27648 2.8743 6.80435 62.8762 204.432 277.141 174.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 6.4e-05 1024 120 960 110592 49.1274 13.1562 95.956 396.062 554.517 554.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 3.2e-05 2048 280 1776 294912 183.589 54.741 972.648 1632.32 2843.52 2843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 6.4e-05 512 270 720 225280 18.0494 6.74266 120.966 209.669 355.642 355.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000128 2048 145 2592 90880 32.0287 14.3823 688.486 419.148 1154.21 1154.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 3.2e-05 4096 280 1632 552320 209.3 126.448 5281.77 3739.13 9356.94 9357.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 0.001024 512 245 480 7040 0.934752 0.360448 2.75773 13.0872 17.2657 17.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000256 2048 230 1152 69280 5.82502 7.05741 178.971 209.304 401.226 401.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 0.000256 4096 190 2112 27520 20.9235 13.928 317.242 417.632 769.827 769.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.000128 512 122 864 10240 19.22 3.40173 7.35779 103.236 133.451 133.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000512 2048 270 1536 27840 2.88608 3.46538 104.021 104.618 215.066 215.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 6.4e-05 1024 120 960 143360 47.9469 13.5946 203.448 419.053 684.257 684.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 3.2e-05 2048 280 1776 307200 186.701 56.1705 1688.43 1675.61 3607.13 3607.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 6.4e-05 512 270 720 215040 18.2082 6.63571 82.9828 206.459 314.507 314.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000128 2048 145 2592 87040 31.9432 14.3503 472.083 412.836 931.373 931.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 3.2e-05 4096 280 1632 551680 209.359 126.488 3750.8 3746.56 7833.47 7833.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 0.001024 512 245 480 6400 0.954656 0.367232 1.97843 13.1657 16.5916 16.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000256 2048 230 1152 69120 5.8079 7.01869 129.097 209.263 351.259 351.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 0.000256 4096 190 2112 26880 20.891 13.8602 220.847 416.687 672.388 672.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 350 0.000128 512 122 864 0 3.26189 0.004608 96.4204 99.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000512 2048 270 1536 27520 2.86931 6.71891 74.4254 200.907 285.077 185.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 6.4e-05 1024 120 960 133120 48.488 13.3161 137.801 412.653 612.472 612.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 3.2e-05 2048 280 1776 307200 186.431 56.0722 1214.32 1677.05 3134.1 3134.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 6.4e-05 512 270 720 215040 18.2399 6.64006 69.066 206.543 300.708 300.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000128 2048 145 2592 88320 31.741 14.3147 397.454 413.1 856.771 856.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 3.2e-05 4096 280 1632 551040 210.093 126.542 3084.41 3756.11 7177.43 7177.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 0.001024 512 245 480 5760 0.970496 0.360448 1.72854 13.2079 16.39 16.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000256 2048 230 1152 69120 5.82506 7.03488 106.893 209.506 329.331 329.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 0.000256 4096 190 2112 26880 20.9873 13.9541 183.603 418.887 637.535 637.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 350 0.000128 512 122 864 0 3.40173 0.004192 103.361 106.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000512 2048 270 1536 27360 2.86176 6.82182 60.9596 207.22 278.018 171.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 6.4e-05 1024 120 960 138240 47.7181 13.335 118.663 412.811 592.741 592.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 3.2e-05 2048 280 1776 291840 187.02 55.177 952.871 1650 2845.28 2845.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 6.4e-05 512 270 720 204800 19.0266 6.63754 61.8815 206.559 294.328 294.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000128 2048 145 2592 87040 31.9883 14.3205 365.24 413.223 824.932 825.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 3.2e-05 4096 280 1632 550400 210.106 126.683 2869.4 3754.78 6961.25 6961.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 0.001024 512 245 480 5120 0.923296 0.342016 1.72205 12.4006 15.516 15.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000256 2048 230 1152 68480 5.79965 7.00416 99.0862 208.816 320.778 320.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 0.000256 4096 190 2112 25600 20.9043 13.8061 163.619 414.063 612.496 612.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 6.4e-05 512 270 700 229376 17.5748 6.72768 106.58 209.145 340.246 340.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 0.000128 2048 145 2600 91136 31.8962 14.4229 615.197 419.411 1081.09 1081.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 3.2e-05 4096 280 1650 551424 209.995 126.527 9213.81 3751.06 13301.7 13301.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 0.001024 512 245 500 7168 0.942144 0.362496 2.50621 13.2427 17.1824 17.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.000256 2048 230 1150 69504 5.82451 7.1272 162.703 209.801 385.53 385.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 0.000256 4096 190 2100 26752 21.0871 13.9694 517.43 419.482 972.075 972.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 0.000128 512 122 900 4096 20.0536 3.40624 2.79475 104.675 131.17 131.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000512 2048 270 1500 28480 2.88723 3.47546 92.4956 104.851 203.783 203.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 6.4e-05 1024 120 950 151552 46.4862 13.5041 188.277 418.021 666.506 666.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 3.2e-05 2048 280 1750 303104 187.899 56.0601 1475.23 1676.87 3396.29 3396.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 6.4e-05 512 270 700 229376 17.6017 6.72634 69.397 209.002 302.946 303.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 560 0.000128 2048 145 2600 90112 31.9796 14.3749 386.22 417.796 850.529 850.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 3.2e-05 4096 280 1650 550912 210.616 126.563 9185.26 3763.23 13285.9 13286.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 0.001024 512 245 500 7168 0.944448 0.363008 1.79843 13.2522 16.4854 16.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.000256 2048 230 1150 69376 5.81533 7.0375 103.272 209.384 325.58 325.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 520 0.000256 4096 190 2100 26368 21.0516 13.934 511.057 418.036 964.186 964.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 6.4e-05 512 270 700 221184 17.7248 6.63347 55.4773 206.249 286.305 286.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 560 0.000128 2048 145 2600 89088 31.9794 14.386 313.985 416.445 776.949 777.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1470 3.2e-05 4096 280 1650 550656 210.28 126.512 9272.86 3764.17 13374.1 13374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 670 0.001024 512 245 500 6912 0.9408 0.360096 1.56224 13.099 16.0872 16.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1400 0.000256 2048 230 1150 69312 5.84064 7.07386 277.657 209.444 500.09 500.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 0.000256 4096 190 2100 26496 21.066 13.9286 511.002 418.837 964.936 965.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 6.4e-05 512 270 700 230400 17.6841 6.74163 100.787 209.611 335.045 335.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000128 2048 145 2600 91520 31.9879 14.3933 574.532 418.992 1040.06 1040.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 3.2e-05 4096 280 1650 551360 211.553 126.842 7731.11 3765.61 11835.4 11835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 0.001024 512 245 500 7040 0.940288 0.360448 2.32704 13.0586 16.822 16.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.000256 2048 230 1150 69440 5.85261 7.05946 149.354 209.605 371.942 372.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 0.000256 4096 190 2100 26720 21.1476 13.9756 256.371 419.068 710.68 710.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 0.000128 512 122 900 5120 19.744 3.3984 3.29101 103.209 129.885 130.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000512 2048 270 1500 28480 2.89395 3.47354 85.5713 104.708 196.719 196.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 6.4e-05 1024 120 950 153600 46.5401 13.5291 177.764 419.016 657.058 657.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 3.2e-05 2048 280 1750 302080 188.661 56.1502 1359.69 1675.09 3279.81 3279.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 6.4e-05 512 270 700 230400 17.6522 6.73792 65.2389 209.846 299.695 299.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000128 2048 145 2600 90880 32.0124 14.3763 366.976 419.491 833.017 833.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 3.2e-05 4096 280 1650 551040 210.788 126.669 7464.67 3767.61 11570 11570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 0.001024 512 245 500 7040 0.93568 0.35968 1.60381 13.0977 16.1349 16.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.000256 2048 230 1150 69280 5.82656 7.03597 96.0701 209.484 318.485 318.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 0.000256 4096 190 2100 26240 20.9984 13.9292 204.823 418.037 657.904 657.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 350 0.000128 512 122 900 0 3.39558 0.006144 103.24 106.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000512 2048 270 1500 28320 2.88205 6.85875 55.1382 207.946 272.979 166.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 6.4e-05 1024 120 950 153600 46.5028 13.511 114.979 419.507 594.717 594.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 3.2e-05 2048 280 1750 302080 188.216 56.0291 873.416 1676.83 2794.71 2794.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 6.4e-05 512 270 700 222720 17.687 6.65126 53.1414 206.419 284.118 284.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 0.000128 2048 145 2600 90240 32.0306 14.4782 304.024 417.843 768.54 768.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 3.2e-05 4096 280 1650 550080 211.371 126.768 7497.49 3766.01 11601.9 11602.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 0.001024 512 245 500 6720 0.947808 0.362048 1.47709 13.1315 16.0551 16.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.000256 2048 230 1150 69360 5.85322 7.0655 80.9859 209.857 303.837 303.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 0.000256 4096 190 2100 26400 21.2006 13.951 447.026 418.151 900.45 900.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 350 0.000128 512 122 900 0 3.40192 0.005824 103.257 106.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000512 2048 270 1500 28320 2.89949 6.87187 46.4358 208.059 264.424 157.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 6.4e-05 1024 120 950 145920 46.6566 13.3532 92.1498 412.65 565.019 565.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 3.2e-05 2048 280 1750 299520 188.294 55.9473 725.191 1669.91 2639.56 2639.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 6.4e-05 512 270 700 225280 17.4719 6.63968 46.3984 206.485 277.213 277.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 0.000128 2048 145 2600 87040 31.952 14.3544 251.846 412.882 711.188 711.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 3.2e-05 4096 280 1650 550400 210.796 126.624 7847.99 3754.87 11940.6 11940.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 0.001024 512 245 500 6400 0.9544 0.362272 1.28512 13.1561 15.8851 16.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.000256 2048 230 1150 69120 5.81011 7.05738 69.3228 209.291 291.552 291.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 0.000256 4096 190 2100 25600 21.0253 13.8692 431.423 416.822 883.246 883.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 6.4e-05 512 270 700 227328 17.6112 6.70448 133.617 208.433 366.582 366.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000128 2048 145 2600 90624 31.9913 14.3676 775.495 418.696 1240.71 1240.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 3.2e-05 4096 280 1650 551040 210.156 126.687 5967.38 3749.94 10054.4 10054.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 0.001024 512 245 500 6912 0.935968 0.357152 3.02288 13.0786 17.521 17.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000256 2048 230 1150 69408 5.83248 7.13606 203.858 209.722 426.621 426.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 0.000256 4096 190 2100 26688 21.0164 13.9508 345.451 418.82 799.342 799.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 350 0.000128 512 122 900 0 3.39965 0.004256 103.209 106.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000512 2048 270 1500 28512 2.89267 6.87101 116.981 208.079 334.979 228.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 6.4e-05 1024 120 950 150528 46.4098 13.4559 241.073 416.593 717.744 717.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 3.2e-05 2048 280 1750 301056 188.034 55.9901 1849.7 1673.88 3767.82 3767.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 6.4e-05 512 270 700 221184 17.7067 6.62938 83.6416 206.424 314.62 314.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000128 2048 145 2600 89088 31.9763 14.3692 475.432 416.799 938.741 938.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 3.2e-05 4096 280 1650 550656 209.693 126.503 3710.6 3766.07 7813.14 7813.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 0.001024 512 245 500 6912 0.941504 0.362496 2.15856 13.1073 16.6922 16.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000256 2048 230 1150 69312 5.8216 7.12704 126.835 209.617 349.472 349.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 0.000256 4096 190 2100 26496 20.9957 13.9365 215.371 419.107 669.518 669.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 6.4e-05 512 270 700 221184 17.4482 6.5936 68.6635 204.16 297.085 297.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000128 2048 145 2600 87552 32.0238 14.3271 381.305 414.403 842.213 842.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 3.2e-05 4096 280 1650 550656 210.169 126.668 10465.2 3772.42 14574.7 14575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 0.001024 512 245 500 5760 0.930304 0.34816 1.56394 12.613 15.587 15.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.000256 2048 230 1150 69120 5.81616 7.02227 103.882 209.1 325.893 325.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 0.000256 4096 190 2100 26496 21.0155 13.9395 175.765 417.87 628.708 628.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 6.4e-05 512 270 700 221184 17.7485 6.62528 58.7068 206.339 289.64 289.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000128 2048 145 2600 86016 32.0645 14.3932 319.604 412.643 778.868 778.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 3.2e-05 4096 280 1650 549888 210.061 126.471 10431.8 3761.64 14530.3 14530.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 0.001024 512 245 500 6144 0.92608 0.349088 1.43821 12.659 15.5085 15.6221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.000256 2048 230 1150 68736 5.79379 7.02874 88.3188 208.753 309.964 310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 520 0.000256 4096 190 2100 26112 21.0166 13.9168 637.416 417.33 1089.8 1089.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 6.4e-05 512 270 700 229376 17.6925 6.7423 124.268 209.256 358.18 358.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000128 2048 145 2600 90496 32.0972 14.3831 709.852 418.28 1174.77 1174.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 3.2e-05 4096 280 1650 551040 210.728 126.777 5503.15 3743.48 9584.41 9584.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 0.001024 512 245 500 7168 0.936896 0.3608 2.93034 13.1078 17.4641 17.5835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000256 2048 230 1150 69440 5.85686 7.05331 187.542 209.577 410.1 410.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 0.000256 4096 190 2100 26656 21.0905 13.9631 317.435 418.418 771.011 771.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 350 0.000128 512 122 900 0 3.36896 0.00448 101.062 104.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000512 2048 270 1500 28448 2.89382 6.84621 106.96 205.847 322.701 218.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 6.4e-05 1024 120 950 150528 46.8943 13.5236 222.714 418.237 701.583 701.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 3.2e-05 2048 280 1750 301056 188.355 56.1418 1699.88 1672.27 3616.87 3617.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 6.4e-05 512 270 700 222208 17.8068 6.66214 80.0948 206.94 311.724 311.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000128 2048 145 2600 89600 32.1386 14.3729 448.081 418.535 913.289 913.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 3.2e-05 4096 280 1650 551040 210.111 126.676 3526.05 3744.94 7608.07 7608.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 0.001024 512 245 500 6272 0.935424 0.3528 1.96371 12.8517 16.2302 16.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000256 2048 230 1150 69216 5.82861 7.0375 119.9 209.471 342.313 342.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 0.000256 4096 190 2100 26432 21.0724 13.9585 202.808 419.652 657.598 657.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 6.4e-05 512 270 700 225792 17.9829 6.74246 66.3222 209.58 300.844 301.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000128 2048 145 2600 88704 32.3383 14.3974 364.01 419.089 829.993 830.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 3.2e-05 4096 280 1650 549696 210.484 126.718 2892.16 3746.7 6976.36 6976.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 0.001024 512 245 500 6720 0.931008 0.35328 1.71904 12.9022 16.0311 16.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000256 2048 230 1150 69216 5.85782 7.05741 98.5569 209.826 321.37 321.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 0.000256 4096 190 2100 26208 21.1895 13.9715 166.35 419.527 621.144 621.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 350 0.000128 512 122 900 0 3.3679 0.004096 101.248 104.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000512 2048 270 1500 27888 2.88154 6.82118 55.2259 205.555 270.638 166.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 6.4e-05 1024 120 950 150528 46.8901 13.6888 115.651 419.707 596.147 596.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 3.2e-05 2048 280 1750 301056 188.356 56.0298 886.144 1674.54 2805.28 2805.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 6.4e-05 512 270 700 215040 17.5073 6.5775 57.3273 202.211 283.843 284.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000128 2048 145 2600 86016 32.1718 14.3092 319.42 414.043 780.103 780.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 3.2e-05 4096 280 1650 550144 209.767 126.426 9266.07 3760.09 13362.6 13362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 0.001024 512 245 500 5376 0.908256 0.342528 1.44816 12.3262 15.1561 15.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000256 2048 230 1150 68544 5.79379 7.004 88.0757 213.033 313.982 314.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 0.000256 4096 190 2100 25088 20.9145 13.8253 143.449 414.632 592.937 593.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 6.4e-05 512 270 700 229376 17.5944 6.71958 125.686 209.003 359.223 359.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000128 2048 145 2600 90112 31.9548 14.3711 697.579 417.788 1161.86 1161.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 3.2e-05 4096 280 1650 550912 210.071 126.552 5429.06 3746.99 9512.96 9513.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 0.001024 512 245 500 7168 0.943104 0.363712 3.03498 13.2537 17.7221 17.8402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000256 2048 230 1150 69376 5.81837 7.02464 185.092 209.373 407.381 407.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 0.000256 4096 190 2100 26368 21.0036 13.9196 312.396 417.941 765.362 765.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 6.4e-05 512 270 700 229376 17.6172 6.72781 81.5979 209.044 315.204 315.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000128 2048 145 2600 90112 31.9992 14.3659 453.217 417.96 917.704 917.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 3.2e-05 4096 280 1650 550912 210.098 126.605 3532.82 3766.41 7636.2 7636.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 0.001024 512 245 500 6144 0.918688 0.348096 1.9145 12.6086 15.9176 16.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000256 2048 230 1150 69120 5.82435 7.06842 120.18 209.206 342.35 342.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 0.000256 4096 190 2100 26112 21.0542 13.9295 202.935 418.283 656.312 656.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 6.4e-05 512 270 700 221184 17.7613 6.62762 67.1897 206.482 298.278 298.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000128 2048 145 2600 86016 32.0649 14.2909 363.97 412.933 823.418 823.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 3.2e-05 4096 280 1650 549888 209.805 126.456 3005.41 3764.08 7106.02 7106.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 0.001024 512 245 500 6144 0.923936 0.34944 1.61021 12.662 15.6728 15.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000256 2048 230 1150 68736 5.80813 7.05306 102.776 208.833 324.544 324.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 0.000256 4096 190 2100 26112 21.017 13.9146 173.09 417.547 625.67 625.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 6.4e-05 512 270 700 229376 17.6299 6.72154 61.0893 209.076 294.734 294.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000128 2048 145 2600 90112 32.0346 14.4118 337.338 418.193 802.132 802.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 3.2e-05 4096 280 1650 550912 210.039 126.565 2681.61 3748.19 6766.68 6766.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 0.001024 512 245 500 6144 0.9296 0.350208 1.64531 12.6906 15.7404 15.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000256 2048 230 1150 69120 5.82355 7.04941 91.244 209.491 313.68 313.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 0.000256 4096 190 2100 25600 21.1251 13.9338 150.871 418.865 604.904 604.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 6.4e-05 512 270 700 225792 17.6155 6.68262 126.875 207.404 358.799 358.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000128 2048 145 2600 89856 32.075 14.383 717.12 417.714 1181.46 1181.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 3.2e-05 4096 280 1650 550656 210.638 126.737 5563.36 3749.17 9650.19 9650.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 0.001024 512 245 500 6912 0.928448 0.355392 2.97405 12.9639 17.3496 17.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000256 2048 230 1150 69408 5.85744 7.05331 189.326 213.264 415.575 415.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 0.000256 4096 190 2100 26784 21.1293 13.9725 325.717 419.426 780.355 780.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 6.4e-05 512 270 700 221184 17.4429 6.59456 88.4097 204.413 317.078 317.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000128 2048 145 2600 87552 32.0226 14.3722 498.91 414.903 960.372 960.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 3.2e-05 4096 280 1650 550656 210.053 126.639 3956.63 3768.84 8062.45 8062.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 0.001024 512 245 500 5760 0.92656 0.348352 1.93747 12.6269 15.9692 16.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000256 2048 230 1150 69120 5.81427 7.0656 134.975 209.251 357.182 357.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 0.000256 4096 190 2100 26496 21.0152 13.9536 230.466 418.368 683.91 684.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 6.4e-05 512 270 700 221184 17.5051 6.59936 73.4714 204.416 302.217 302.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000128 2048 145 2600 89856 32.1558 14.4461 421.536 418.104 886.399 886.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 3.2e-05 4096 280 1650 549504 210.718 126.783 3255.3 3749.54 7342.62 7342.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 0.001024 512 245 500 6912 0.9392 0.35856 1.9911 13.0601 16.4771 16.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000256 2048 230 1150 69120 5.84403 7.04746 110.864 209.405 333.232 333.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 0.000256 4096 190 2100 25920 21.1652 13.9578 185.461 418.669 639.363 639.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 6.4e-05 512 270 700 202752 17.7406 6.54742 64.1651 198.305 286.982 287.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000128 2048 145 2600 82944 32.132 14.2006 371.587 409.07 827.149 827.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 3.2e-05 4096 280 1650 550656 209.851 126.585 3078.05 3770.22 7184.97 7185.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 0.001024 512 245 500 4608 0.961056 0.350688 1.70262 12.726 15.8672 15.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000256 2048 230 1150 69120 5.82397 7.08877 105.92 209.609 328.513 328.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 0.000256 4096 190 2100 25344 20.958 13.8434 172.941 416.002 623.851 623.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 6.4e-05 512 270 700 207360 17.9818 6.58154 60.7758 201.454 287.015 287.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000128 2048 145 2600 86400 32.6898 14.3956 355.073 418.559 820.878 821.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 3.2e-05 4096 280 1650 547200 210.724 126.691 2800.77 3768.59 6907.05 6907.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 0.001024 512 245 500 2880 0.94272 0.332064 1.48416 12.0019 14.8886 15.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000256 2048 230 1150 69120 5.84979 7.05725 96.9526 209.82 319.753 319.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 0.000256 4096 190 2100 25920 21.2181 13.974 162.154 419.532 616.986 617.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 6.4e-05 512 270 700 230400 17.6611 6.73997 124.667 209.673 358.959 359.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000128 2048 145 2600 90880 32.0096 14.4264 702.772 419.148 1168.52 1168.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 3.2e-05 4096 280 1650 551040 210.038 126.686 5378.69 3746.86 9462.56 9462.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 0.001024 512 245 500 7040 0.932832 0.358752 2.89866 13.0853 17.402 17.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000256 2048 230 1150 69280 5.81728 7.0385 183.593 209.309 405.834 405.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 0.000256 4096 190 2100 26240 20.9923 13.9363 309.096 417.626 761.76 761.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 350 0.000128 512 122 900 0 3.39968 0.005856 103.155 106.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000512 2048 270 1500 28320 2.88144 6.8672 105.264 207.779 322.95 216.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 6.4e-05 1024 120 950 153600 46.5029 13.5193 220.798 419.07 700.111 700.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 3.2e-05 2048 280 1750 302080 188.171 56.0597 1674.75 1675.63 3594.84 3595.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 6.4e-05 512 270 700 225280 17.4675 6.62826 84.7428 206.485 315.54 315.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000128 2048 145 2600 87040 31.9532 14.3094 464.654 412.889 923.968 924.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 3.2e-05 4096 280 1650 550400 209.756 126.587 3688.63 3753.87 7779.11 7779.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 0.001024 512 245 500 6400 0.95424 0.367072 2.02566 13.1526 16.6279 16.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000256 2048 230 1150 69120 5.80429 7.0208 126.645 209.284 348.829 348.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 0.000256 4096 190 2100 25600 20.9619 13.8587 207.319 416.744 658.987 659.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 6.4e-05 512 270 700 215040 18.2569 6.63536 68.9479 206.517 300.575 300.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000128 2048 145 2600 88320 31.7131 14.2929 402.232 413.052 861.449 861.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 3.2e-05 4096 280 1650 549120 210.907 126.923 3156.89 3754.33 7249.34 7249.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 0.001024 512 245 500 5760 0.973728 0.364416 1.79174 13.2094 16.4627 16.5786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000256 2048 230 1150 69120 5.83082 7.09427 108.12 209.489 330.608 330.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 0.000256 4096 190 2100 25920 21.0889 13.9489 180.295 418.841 634.28 634.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 350 0.000128 512 122 900 0 3.3984 0.004256 103.349 106.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000512 2048 270 1500 27840 2.86106 6.81923 60.717 207.197 277.747 170.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 6.4e-05 1024 120 950 138240 47.7388 13.4251 116.745 413.578 591.706 591.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 3.2e-05 2048 280 1750 291840 186.997 55.2852 948.795 1649.87 2841.16 2841.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 6.4e-05 512 270 700 225280 17.4724 6.64131 67.356 206.668 298.36 298.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000128 2048 145 2600 87040 31.9879 14.3073 366.656 413.24 826.355 826.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 3.2e-05 4096 280 1650 550400 210.14 126.658 2891.46 3769.34 6997.87 6998.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 0.001024 512 245 500 5120 0.924608 0.342624 1.7896 12.3987 15.5831 15.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000256 2048 230 1150 68480 5.79702 7.0136 99.7407 208.816 321.438 321.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 0.000256 4096 190 2100 24320 20.9892 13.8118 158.164 414.073 607.146 607.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 6.4e-05 512 270 700 204800 19.0358 6.64246 58.5474 206.479 290.919 291.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000128 2048 145 2600 83200 32.6083 14.2888 337.346 413.202 797.604 797.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 3.2e-05 4096 280 1650 550400 210.076 126.655 2778.57 3746.62 6862.2 6862.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 0.001024 512 245 500 3200 0.863808 0.309728 1.58022 11.1655 14.0487 14.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000256 2048 230 1150 68800 5.83277 7.03382 96.5542 209.334 318.825 318.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 0.000256 4096 190 2100 24000 21.032 13.826 150.933 414.268 600.161 600.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 350 0.000128 512 122 900 0 3.39968 0.005376 103.377 106.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000512 2048 270 1500 27200 2.87034 6.84851 53.4531 207.589 270.913 164.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 6.4e-05 1024 120 950 128000 49.3432 13.337 98.3163 412.685 573.897 574.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 3.2e-05 2048 280 1750 281600 189.96 55.2224 817.055 1649.07 2711.52 2711.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 6.4e-05 512 270 720 235520 17.1173 6.72579 103.673 209.147 336.881 337.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 0.000128 2048 145 2640 92160 31.7642 14.4138 581.344 419.421 1047.1 1047.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 3.2e-05 4096 280 1620 551424 210.061 126.535 7735.67 3750.02 11822.6 11822.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 0.001024 512 245 480 8704 0.907232 0.363328 2.58618 13.2408 17.2303 17.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.000256 2048 230 1140 69248 5.81699 7.05978 148.302 209.81 371.062 371.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 0.000256 4096 190 2100 27264 21.0706 13.948 457.232 419.558 911.929 912.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 6.4e-05 512 270 720 233472 17.2856 6.72442 67.7712 209.174 301.171 301.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 0.000128 2048 145 2640 91136 31.8443 14.3995 376.95 418.129 841.48 841.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 3.2e-05 4096 280 1620 550912 211.049 126.563 7954.19 3750.98 12043.1 12043.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 0.001024 512 245 480 8704 0.912608 0.3696 1.78589 13.2748 16.4695 16.5888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.000256 2048 230 1140 69120 5.82042 7.04179 97.3091 209.572 319.818 319.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 0.000256 4096 190 2100 26880 21.073 13.9346 450.699 418.282 904.095 904.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 6.4e-05 512 270 720 227328 17.266 6.62762 54.6441 206.277 285.03 285.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 560 0.000128 2048 145 2640 90624 31.6955 14.3932 303.204 416.496 765.949 766.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 3.2e-05 4096 280 1620 550656 210.559 126.503 7962.11 3763.92 12063.5 12063.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 0.001024 512 245 480 8448 0.907648 0.36112 1.59971 13.0989 16.0956 16.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.000256 2048 230 1140 69120 5.81405 7.03078 79.8965 209.471 302.28 302.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 0.000256 4096 190 2100 26880 21.0831 13.9515 452.817 427.804 915.763 915.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 6.4e-05 512 270 720 229376 17.6026 6.72419 47.7498 209.218 281.516 281.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 560 0.000128 2048 145 2640 90112 32.005 14.4133 261.564 418.304 726.445 726.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1470 3.2e-05 4096 280 1620 550912 211.014 126.613 8059.36 3769.36 12166.6 12166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 670 0.001024 512 245 480 7168 0.895328 0.347008 1.34442 12.6166 15.3312 15.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1400 0.000256 2048 230 1140 68864 5.83942 7.02189 247.471 209.38 469.784 469.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 520 0.000256 4096 190 2100 26624 21.1364 13.9247 448.241 418.634 902.039 902.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 6.4e-05 512 270 720 235520 17.3154 6.7457 140.57 209.608 374.46 374.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000128 2048 145 2640 92160 31.9002 14.3892 803.023 418.964 1268.44 1268.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 3.2e-05 4096 280 1620 551360 210.841 126.844 10540.2 3746.91 14625.1 14625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 0.001024 512 245 480 8320 0.90592 0.360448 3.45213 13.057 17.906 18.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.000256 2048 230 1140 69280 5.85318 7.18778 203.934 209.65 426.699 426.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 0.000256 4096 190 2100 27200 21.0808 13.9774 351.734 419.05 805.957 806.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 6.4e-05 512 270 720 235520 17.2771 6.73805 90.7716 209.622 324.628 324.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000128 2048 145 2640 92160 31.7955 14.4415 500.818 419.053 966.264 966.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 3.2e-05 4096 280 1620 551040 210.295 126.682 10414.4 3763.89 14515.5 14515.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 0.001024 512 245 480 8320 0.90672 0.366592 2.42614 13.084 16.9155 17.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.000256 2048 230 1140 69120 5.81786 7.04118 126.423 209.375 348.729 348.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 0.000256 4096 190 2100 26880 20.9559 13.9305 217.459 417.611 670.074 670.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 6.4e-05 512 270 720 230400 17.1186 6.64576 73.179 206.262 303.424 303.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000128 2048 145 2640 90240 32.0339 14.3843 399.787 417.693 864.066 864.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 3.2e-05 4096 280 1620 550080 210.695 126.766 10363.7 3763.49 14464.9 14465.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 0.001024 512 245 480 7680 0.923264 0.362496 1.88426 13.1143 16.4166 16.5294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.000256 2048 230 1140 69120 5.86749 7.11011 104.145 209.63 326.829 326.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 520 0.000256 4096 190 2100 26880 21.0695 13.944 655.392 417.936 1108.47 1108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 6.4e-05 512 270 720 225280 17.4692 6.63187 60.9695 206.285 291.573 291.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 0.000128 2048 145 2640 89600 31.4211 14.3647 337.315 412.497 795.755 795.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 3.2e-05 4096 280 1620 550400 210.059 126.62 11027.6 3769.02 15133.6 15133.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 0.001024 512 245 480 7680 0.923936 0.362368 1.79562 13.1415 16.3508 16.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.000256 2048 230 1140 68800 5.80813 7.02909 88.4451 209.099 310.455 310.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 0.000256 4096 190 2100 26240 20.9302 13.8788 640.614 416.547 1092.07 1092.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 6.4e-05 512 270 720 233472 17.2011 6.7048 127.716 208.526 360.365 360.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000128 2048 145 2640 91392 31.8942 14.553 726.933 418.718 1192.26 1192.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 3.2e-05 4096 280 1620 551040 210.151 126.706 5405.31 3760.76 9503.22 9503.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 0.001024 512 245 480 8448 0.90192 0.3584 3.19802 13.0748 17.6637 17.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000256 2048 230 1140 69216 5.83459 7.08256 186.171 209.736 408.899 408.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 0.000256 4096 190 2100 27072 20.9874 13.9474 321.588 418.893 775.524 775.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 6.4e-05 512 270 720 227328 17.2621 6.63187 83.0139 206.423 313.551 313.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000128 2048 145 2640 90624 31.6609 14.3375 455.127 416.808 918.092 918.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 3.2e-05 4096 280 1620 550656 209.673 126.525 3417.37 3753.48 7507.32 7507.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 0.001024 512 245 480 8448 0.902112 0.366816 2.30051 13.1172 16.8111 16.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000256 2048 230 1140 69120 5.81498 7.04262 117.373 209.613 339.916 339.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 0.000256 4096 190 2100 26880 20.9777 13.938 201.709 419.1 655.83 655.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 6.4e-05 512 270 720 221184 17.4405 6.58842 65.8508 204.219 294.316 294.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000128 2048 145 2640 89856 31.6261 14.3412 371.166 414.519 831.813 831.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 3.2e-05 4096 280 1620 550656 210.306 126.681 8987.38 3746.26 13070.9 13071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 0.001024 512 245 480 6912 0.899264 0.349856 1.76138 12.6161 15.7594 15.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000256 2048 230 1140 68832 5.82051 7.0615 96.6304 209.151 318.734 318.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 0.000256 4096 190 2100 26496 21.0172 13.9342 164.397 418.042 617.507 617.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 6.4e-05 512 270 720 221184 17.7594 6.63142 59.0336 206.318 289.962 290.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000128 2048 145 2640 89088 31.5439 14.3442 333.333 412.585 791.968 792.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 3.2e-05 4096 280 1620 549888 210.106 126.446 8953.21 3743.4 13033.4 13033.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 0.001024 512 245 480 7680 0.88896 0.350944 1.67994 12.6532 15.7102 15.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.000256 2048 230 1140 68736 5.79062 6.99802 87.5154 208.798 309.171 309.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 0.000256 4096 190 2100 26112 21.0045 13.9063 145.527 417.264 597.822 597.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 6.4e-05 512 270 720 230400 17.0916 6.64166 53.7868 206.37 284.117 284.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000128 2048 145 2640 88320 31.7475 14.2889 286.287 412.756 745.242 745.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 3.2e-05 4096 280 1620 549120 211.195 126.909 8888.29 3751.83 12978.5 12978.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 0.001024 512 245 480 7680 0.930176 0.364544 1.59642 13.198 16.2208 16.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.000256 2048 230 1140 68640 5.8303 7.0287 75.9361 209.396 298.264 298.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 520 0.000256 4096 190 2100 26880 21.0402 13.9467 565.471 418.55 1019.13 1019.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 6.4e-05 512 270 720 232960 17.4307 6.73958 125.964 209.431 359.785 359.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000128 2048 145 2640 91392 31.9867 14.3858 695.116 418.647 1160.3 1160.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 3.2e-05 4096 280 1620 551040 210.733 126.793 5168.48 3746.65 9252.93 9253.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 0.001024 512 245 480 8512 0.907008 0.360704 3.2193 13.1223 17.7371 17.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000256 2048 230 1140 69216 5.85747 7.06467 178.597 209.815 401.409 401.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 0.000256 4096 190 2100 27104 21.0698 13.9637 309.567 418.779 763.486 763.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 6.4e-05 512 270 720 229376 17.2468 6.656 79.769 207.122 311.01 311.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000128 2048 145 2640 91392 31.9029 14.3931 443.902 418.907 909.264 909.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 3.2e-05 4096 280 1620 551040 210.086 126.651 3306.61 3748.2 7391.84 7392.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 0.001024 512 245 480 8064 0.892224 0.354304 2.2407 12.8676 16.4849 16.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000256 2048 230 1140 68992 5.82611 7.08227 113.68 209.66 336.325 336.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 0.000256 4096 190 2100 26880 21.0199 13.9604 195.574 419.194 649.855 649.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 6.4e-05 512 270 720 225792 17.9937 6.7584 66.3509 209.384 300.704 300.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000128 2048 145 2640 91392 31.979 14.4486 371.234 418.7 836.512 836.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 3.2e-05 4096 280 1620 549696 210.39 126.707 2790.38 3743.33 6871.08 6871.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 0.001024 512 245 480 8064 0.901216 0.354304 2.00387 12.8908 16.2764 16.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000256 2048 230 1140 68880 5.85933 7.0647 96.2284 209.636 318.86 318.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 0.000256 4096 190 2100 26880 21.1181 13.9736 167.224 419.141 621.561 621.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 6.4e-05 512 270 720 215040 17.5279 6.5777 55.6111 202.391 282.326 282.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000128 2048 145 2640 89600 31.589 14.3094 321.604 414.405 782.067 782.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 3.2e-05 4096 280 1620 550144 209.627 126.471 2458.63 3764.12 6559.12 6559.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 0.001024 512 245 480 7168 0.874336 0.340288 1.63005 12.3374 15.3084 15.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000256 2048 230 1140 68544 5.78733 6.99597 83.9954 208.758 305.608 305.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 0.000256 4096 190 2100 25984 20.8726 13.8179 139.377 415.092 589.264 589.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 6.4e-05 512 270 720 215040 17.9841 6.60282 49.3665 204.682 278.847 279.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000128 2048 145 2640 85120 32.0662 14.4036 270.48 409.476 726.582 726.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 3.2e-05 4096 280 1620 548800 210.944 126.585 8217.55 3758.92 12314.3 12314.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 0.001024 512 245 480 6720 0.888896 0.342144 1.55082 12.364 15.278 15.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.000256 2048 230 1140 68880 5.86784 7.06035 75.4355 209.656 298.094 298.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 0.000256 4096 190 2100 25760 21.0691 13.8809 127.949 416.194 579.209 579.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 6.4e-05 512 270 720 233472 17.2665 6.72426 120.001 209.166 353.382 353.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000128 2048 145 2640 91136 31.8556 14.3584 654.546 418.125 1119.05 1119.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 3.2e-05 4096 280 1620 550912 210.105 126.586 4929.41 3769.25 9035.63 9035.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 0.001024 512 245 480 8704 0.910144 0.36352 3.01674 13.2628 17.6812 17.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000256 2048 230 1140 69120 5.81427 7.04717 169.595 209.548 392.08 392.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 0.000256 4096 190 2100 26880 20.9723 13.9264 291.188 418.271 744.462 744.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 6.4e-05 512 270 720 229376 17.595 6.72342 79.7402 209.172 313.452 313.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000128 2048 145 2640 90112 32.0058 14.3688 439.115 418.217 903.867 903.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 3.2e-05 4096 280 1620 550912 210.033 126.583 3388.51 3750.07 7475.48 7475.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 0.001024 512 245 480 7168 0.893696 0.346304 1.99677 12.6219 15.9865 16.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000256 2048 230 1140 68864 5.81434 7.02464 116.219 209.332 338.465 338.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 0.000256 4096 190 2100 26624 21.0127 13.9238 199.337 418.544 652.923 653.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 6.4e-05 512 270 720 221184 17.7505 6.62733 64.0461 206.507 295.15 295.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000128 2048 145 2640 89088 31.5178 14.4972 361.369 412.976 820.516 820.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 3.2e-05 4096 280 1620 549888 209.84 126.502 2805.95 3764.53 6907.11 6907.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 0.001024 512 245 480 7680 0.890048 0.351392 1.82362 12.6607 15.8511 15.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000256 2048 230 1140 68736 5.79968 7.00685 97.268 208.86 319.008 319.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 0.000256 4096 190 2100 26112 21.0058 13.9102 162.15 417.613 614.787 614.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 6.4e-05 512 270 720 229376 17.6224 6.73069 61.2147 209.053 294.839 295.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000128 2048 145 2640 90112 32.0392 14.4189 334.59 418.145 799.351 799.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 3.2e-05 4096 280 1620 550912 210.002 126.586 2616.87 3747.71 6701.46 6701.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 0.001024 512 245 480 6144 0.928704 0.3488 1.62886 12.6899 15.7199 15.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000256 2048 230 1140 68608 5.83171 7.03283 89.803 209.471 312.212 312.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 0.000256 4096 190 2100 26624 21.0232 13.939 154.625 418.83 608.524 608.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 6.4e-05 512 270 720 225280 17.4957 6.63206 55.2129 206.396 285.948 286.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000128 2048 145 2640 87040 31.9941 14.3036 294.631 412.937 754.026 754.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 3.2e-05 4096 280 1620 550400 210.111 126.679 2373.68 3770.91 6481.66 6481.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 0.001024 512 245 480 5120 0.925376 0.343552 1.49517 12.3962 15.2892 15.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000256 2048 230 1140 68480 5.81427 7.00906 82.2851 208.669 303.854 303.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 0.000256 4096 190 2100 25600 20.9121 13.804 138.209 413.777 586.807 586.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 6.4e-05 512 270 704 239616 16.7957 6.72486 100.406 208.957 333.105 333.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 0.000128 2048 145 2624 91648 31.8158 14.3852 565.001 419.034 1030.4 1030.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 3.2e-05 4096 280 1664 550400 210.62 126.707 7722.53 3770.41 11830.5 11830.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 0.001024 512 245 512 7936 0.926912 0.363808 2.5529 13.2311 17.211 17.3237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.000256 2048 230 1152 69120 5.82602 7.03658 147.361 209.613 369.91 369.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 0.000256 4096 190 2112 28288 20.9938 13.9453 467.091 422.056 924.22 924.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 0.000128 512 122 896 4096 20.0621 3.40963 2.73866 104.584 131.033 131.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000512 2048 270 1536 28032 2.88835 3.4735 84.5502 104.751 195.737 195.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 6.4e-05 1024 120 960 131072 49.5544 13.4821 151.121 417.731 632.113 632.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 3.2e-05 2048 280 1792 305152 187.461 56.1504 1368.11 1675.36 3287.3 3287.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 6.4e-05 512 270 704 237568 16.9806 6.7215 64.4819 208.972 297.374 297.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 0.000128 2048 145 2624 91136 31.8684 14.3947 361.266 417.737 825.42 825.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 3.2e-05 4096 280 1664 549888 211.685 126.706 7969.23 3770.76 12078.7 12078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 0.001024 512 245 512 7680 0.934496 0.368448 1.74669 13.2518 16.4315 16.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.000256 2048 230 1152 68992 5.82042 7.2175 95.6523 209.349 318.112 318.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 520 0.000256 4096 190 2112 27904 20.9961 13.938 460.286 417.88 913.202 913.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 6.4e-05 512 270 704 233472 16.8142 6.63242 53.0391 206.443 283.155 283.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 560 0.000128 2048 145 2624 90624 31.655 14.3894 296.176 416.836 759.221 759.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 3.2e-05 4096 280 1664 549888 210.86 126.65 7967.66 3768.05 12073.5 12073.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 0.001024 512 245 512 7680 0.92448 0.361952 1.5696 13.1126 16.0959 16.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.000256 2048 230 1152 68928 5.8097 7.03488 79.5881 209.637 302.145 302.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 0.000256 4096 190 2112 28032 21.0111 13.9619 464.143 419.216 918.438 918.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 6.4e-05 512 270 704 237568 16.9932 6.72486 46.5762 209.213 279.722 279.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 560 0.000128 2048 145 2624 90112 32.0046 14.3665 255.234 418.304 720.064 720.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1470 3.2e-05 4096 280 1664 549888 211.517 126.718 8068.86 3756.41 12163.8 12164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 670 0.001024 512 245 512 6144 0.916192 0.346912 1.28877 12.6159 15.2955 15.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1400 0.000256 2048 230 1152 68864 5.84653 7.03203 244.003 209.379 466.334 466.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 520 0.000256 4096 190 2112 27648 21.0266 13.9284 457.325 418.628 911.012 911.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 6.4e-05 512 270 704 240640 16.8868 6.74339 133.263 209.63 366.745 366.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000128 2048 145 2624 91520 31.9621 14.4097 762.27 419.018 1227.82 1227.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 3.2e-05 4096 280 1664 550400 211.288 126.945 10229.9 3752.3 14320.7 14320.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 0.001024 512 245 512 7680 0.922304 0.360672 3.23894 13.0604 17.714 17.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.000256 2048 230 1152 69120 5.85114 7.07226 197.933 209.719 420.648 420.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 0.000256 4096 190 2112 28320 21.0162 13.9732 353.374 419.117 807.596 807.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 64 350 0.000128 512 122 896 0 3.39763 0.005728 103.118 106.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000512 2048 270 1536 28000 2.89565 6.86499 114.041 207.837 331.793 225.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 6.4e-05 1024 120 960 133120 49.6155 13.5234 208.225 418.985 690.561 690.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 3.2e-05 2048 280 1792 304640 187.994 56.1484 1834.68 1675.29 3754.34 3754.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 6.4e-05 512 270 704 240640 16.8653 6.73805 85.8583 209.87 319.549 319.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000128 2048 145 2624 90880 32.008 14.439 463.305 419.553 929.463 929.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 3.2e-05 4096 280 1664 549760 210.698 126.822 10123.4 3775.14 14236.3 14236.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 0.001024 512 245 512 7680 0.924224 0.360352 2.34672 13.1006 16.8623 16.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.000256 2048 230 1152 68960 5.8304 7.0303 120.942 209.598 343.473 343.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 0.000256 4096 190 2112 27840 20.8969 13.9304 212.507 418.173 665.625 665.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 64 350 0.000128 512 122 896 0 3.39427 0.005728 103.254 106.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000512 2048 270 1536 27840 2.88726 6.86157 69.3478 207.973 287.224 180.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 6.4e-05 1024 120 960 133120 49.5724 13.5167 128.116 419.467 610.886 611.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 3.2e-05 2048 280 1792 302080 188.124 56.2586 1109.9 1677.03 3031.52 3031.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 6.4e-05 512 270 704 230400 17.1153 6.64944 67.3114 206.408 297.702 297.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000128 2048 145 2624 90240 32.0065 14.3836 379.868 417.837 844.255 844.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 3.2e-05 4096 280 1664 549120 211.199 126.836 10072.9 3771.19 14182.4 14182.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 0.001024 512 245 512 7680 0.924 0.361824 1.91674 13.1262 16.4608 16.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.000256 2048 230 1152 68880 5.86032 7.12653 99.6386 209.878 322.576 322.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 520 0.000256 4096 190 2112 27840 21.0145 13.952 636.948 418.142 1090.18 1090.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 350 0.000128 512 122 896 0 3.40141 0.004192 103.255 106.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000512 2048 270 1536 27840 2.89037 6.87501 57.6134 208.055 275.592 168.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 6.4e-05 1024 120 960 122880 50.0463 13.3427 97.2944 412.611 573.51 573.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 3.2e-05 2048 280 1792 299520 188.26 55.935 910.793 1669.9 2825.1 2825.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 6.4e-05 512 270 704 235520 16.6511 6.63174 59.7437 206.463 289.706 289.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 0.000128 2048 145 2624 87040 31.941 14.3707 314.052 412.842 773.368 773.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 3.2e-05 4096 280 1664 549120 210.785 126.89 10064.3 3778.95 14181.2 14181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 0.001024 512 245 512 7680 0.929216 0.362528 1.85747 13.1544 16.4356 16.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.000256 2048 230 1152 68800 5.81837 7.01613 85.9117 209.377 308.198 308.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 0.000256 4096 190 2112 27520 20.824 13.8538 635.609 416.774 1087.18 1087.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 6.4e-05 512 270 704 230400 17.1331 6.63939 53.346 206.322 283.659 283.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 0.000128 2048 145 2624 86400 32.1433 14.326 285.782 412.615 745.026 745.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 3.2e-05 4096 280 1664 548800 211.669 127.048 10542.2 3771.27 14652.5 14652.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 0.001024 512 245 512 6400 0.960928 0.364544 1.46022 13.1678 16.0809 16.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.000256 2048 230 1152 68400 5.82029 7.0168 78.8415 208.915 300.665 300.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 0.000256 4096 190 2112 27200 21.0559 13.9592 606.062 417.487 1058.67 1058.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 350 0.000128 512 122 896 0 3.40765 0.004096 103.236 106.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000512 2048 270 1536 27600 2.89824 6.88106 45.7618 207.963 263.662 157.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 6.4e-05 1024 120 960 128000 49.392 13.369 80.8131 412.511 556.296 556.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 3.2e-05 2048 280 1792 294400 186.721 55.223 706.358 1648.33 2596.85 2597.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 6.4e-05 512 270 704 239616 16.7081 6.70918 122.209 208.478 354.319 354.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000128 2048 145 2624 91392 31.884 14.3875 699.289 418.801 1164.52 1164.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 3.2e-05 4096 280 1664 550272 210.371 126.726 5392.44 3754.99 9484.81 9485.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 0.001024 512 245 512 7680 0.919232 0.3584 3.07011 13.0782 17.5518 17.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000256 2048 230 1152 69024 5.83037 7.05462 182.089 209.769 404.815 404.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 0.000256 4096 190 2112 28032 20.9335 13.953 321.563 418.903 775.457 775.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 64 350 0.000128 512 122 896 0 3.40122 0.005376 103.233 106.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000512 2048 270 1536 28032 2.8857 6.87466 105.266 208.134 323.31 216.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 6.4e-05 1024 120 960 129024 49.6062 13.4529 187.382 416.686 667.34 667.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 3.2e-05 2048 280 1792 304128 187.373 55.9857 1693.28 1674.26 3611.11 3611.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 6.4e-05 512 270 704 233472 16.8109 6.62931 79.5129 206.249 309.424 309.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000128 2048 145 2624 90624 31.6745 14.4364 434.91 416.435 897.619 897.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 3.2e-05 4096 280 1664 549888 209.827 126.657 3395.3 3768.96 7501.02 7501.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 0.001024 512 245 512 7680 0.920896 0.359712 2.20829 13.1015 16.7192 16.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000256 2048 230 1152 68928 5.82246 7.04922 114.48 209.432 336.854 336.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 0.000256 4096 190 2112 28032 20.9069 13.9269 201.511 418.738 655.191 655.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 6.4e-05 512 270 704 230400 16.7482 6.78093 63.4428 204.391 291.577 291.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000128 2048 145 2624 89856 31.6406 14.3273 355.429 414.862 816.423 816.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 3.2e-05 4096 280 1664 549504 210.8 126.837 8823.76 3778.3 12940 12940.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 0.001024 512 245 512 6912 0.900416 0.350016 1.79219 12.629 15.8024 15.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000256 2048 230 1152 68544 5.81632 7.08848 93.6632 209.216 315.859 315.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 0.000256 4096 190 2112 27648 20.9332 13.942 165.778 418.404 619.174 619.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 6.4e-05 512 270 704 233472 16.8494 6.63142 56.8648 206.262 286.829 286.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000128 2048 145 2624 89088 31.5371 14.2867 313.905 412.491 772.386 772.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 3.2e-05 4096 280 1664 548352 210.711 126.71 8752.08 3749.9 12839.7 12839.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 0.001024 512 245 512 6144 0.9264 0.348512 1.4856 12.7056 15.59 15.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.000256 2048 230 1152 68352 5.79773 7.00333 83.299 208.621 304.79 304.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 0.000256 4096 190 2112 27648 20.9081 13.9267 146.573 417.178 598.699 598.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 6.4e-05 512 270 704 230400 17.1127 6.64576 49.9557 206.3 280.232 280.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000128 2048 145 2624 88320 31.7549 14.3091 272.697 412.625 731.546 731.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 3.2e-05 4096 280 1664 549120 211.112 126.896 8734.58 3750.46 12823.3 12823.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 0.001024 512 245 512 7680 0.932 0.362496 1.63949 13.1911 16.2592 16.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.000256 2048 230 1152 68640 5.83475 7.03091 73.6221 209.259 295.819 295.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 520 0.000256 4096 190 2112 27840 20.9945 13.953 552.262 422.861 1010.19 1010.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 350 0.000128 512 122 896 0 3.39763 0.006016 103.234 106.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000512 2048 270 1536 27360 2.86106 6.81629 42.4887 206.973 259.291 152.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 6.4e-05 1024 120 960 122880 49.9939 13.353 72.6175 416.575 552.759 552.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 3.2e-05 2048 280 1792 291840 187.026 55.139 655.304 1648.05 2545.73 2545.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 6.4e-05 512 270 704 240128 16.9207 6.74294 119.157 209.486 352.52 352.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000128 2048 145 2624 91392 31.9978 14.42 658.568 418.748 1123.89 1124.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 3.2e-05 4096 280 1664 550144 211.005 126.952 5047.93 3770.79 9156.96 9157.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 0.001024 512 245 512 7616 0.92736 0.361216 2.79754 13.1347 17.3471 17.4688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000256 2048 230 1152 69104 5.86125 7.1209 171.485 209.807 394.347 394.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 0.000256 4096 190 2112 28000 20.9732 13.9612 302.58 418.954 756.574 756.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 64 350 0.000128 512 122 896 0 3.36826 0.004384 101.167 104.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000512 2048 270 1536 28000 2.90531 6.84576 99.1373 206.071 315.118 210.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 6.4e-05 1024 120 960 132608 49.6631 13.5262 179.993 418.705 662.098 662.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 3.2e-05 2048 280 1792 304640 187.504 56.0459 1587.38 1674.04 3505.19 3505.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 6.4e-05 512 270 704 236544 16.7103 6.65418 75.4968 206.953 306.038 306.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000128 2048 145 2624 91392 31.8958 14.3729 418.425 418.619 883.468 883.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 3.2e-05 4096 280 1664 550144 210.319 126.824 3263.77 3768.44 7369.62 7369.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 0.001024 512 245 512 7168 0.912192 0.352352 1.95498 12.8512 16.1974 16.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000256 2048 230 1152 68992 5.83229 7.03923 109.989 209.484 332.417 332.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 0.000256 4096 190 2112 27776 20.9736 13.9551 193.951 418.838 647.823 647.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 6.4e-05 512 270 704 236544 17.1796 7.8793 64.0503 209.557 298.882 299.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000128 2048 145 2624 91392 31.9786 14.3962 354.392 419.032 819.955 820.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 3.2e-05 4096 280 1664 548352 211.043 126.878 2748.04 3771.45 6857.69 6857.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 0.001024 512 245 512 6720 0.931552 0.354304 1.64979 12.8994 15.9628 16.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000256 2048 230 1152 68880 5.86064 7.05117 93.4028 209.803 316.188 316.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 0.000256 4096 190 2112 27552 21.0866 13.9691 162.67 419.477 617.308 617.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 350 0.000128 512 122 896 0 3.36909 0.004096 101.238 104.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000512 2048 270 1536 27552 2.88154 6.82406 52.9065 205.533 268.304 163.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 6.4e-05 1024 120 960 129024 50.1118 13.5717 95.7847 418.834 578.517 578.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 3.2e-05 2048 280 1792 301056 188.293 56.148 849.917 1674.3 2768.88 2769.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 6.4e-05 512 270 704 229376 16.4501 6.57994 54.9915 202.241 280.481 280.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000128 2048 145 2624 89600 31.6468 14.3112 306.352 414.111 766.584 766.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 3.2e-05 4096 280 1664 548352 210.285 126.639 2430.34 3770.28 6537.81 6538.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 0.001024 512 245 512 5376 0.910528 0.3424 1.43181 12.3262 15.1373 15.2555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000256 2048 230 1152 68544 5.78765 6.9999 81.5953 208.607 303.062 303.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 0.000256 4096 190 2112 26880 20.7773 13.8225 140.914 414.789 590.408 590.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 6.4e-05 512 270 704 232960 16.6256 6.60109 49.721 204.804 277.973 278.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000128 2048 145 2624 85120 32.0743 14.2541 258.389 409.716 714.59 714.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 3.2e-05 4096 280 1664 546560 212.372 127.007 8117.92 3772.94 12230.5 12230.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 0.001024 512 245 512 4480 0.941888 0.34528 1.31664 12.3825 15.1197 15.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000256 2048 230 1152 68880 5.8473 7.05066 73.8518 209.783 296.606 296.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 0.000256 4096 190 2112 26880 20.998 13.8834 127.74 416.497 579.242 579.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 6.4e-05 512 270 704 237568 16.9794 6.72688 117.069 209.002 349.991 350.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000128 2048 145 2624 91136 31.8296 14.3585 643.607 417.799 1107.75 1107.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 3.2e-05 4096 280 1664 549888 210.52 126.735 5034.38 3771.2 9143.1 9143.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 0.001024 512 245 512 7680 0.934848 0.362368 3.0041 13.256 17.6828 17.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000256 2048 230 1152 68992 5.83066 7.07507 170.114 209.377 392.467 392.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 0.000256 4096 190 2112 27904 20.8952 13.9227 300.456 417.958 753.336 753.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 6.4e-05 512 270 704 237568 16.9947 6.7241 78.2601 209.19 311.386 311.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000128 2048 145 2624 90112 32.0036 14.3573 425.985 418.263 890.766 890.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 3.2e-05 4096 280 1664 549888 210.504 126.74 3413.72 3755.93 7507.17 7507.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 0.001024 512 245 512 6144 0.914656 0.3472 1.88266 12.6166 15.8914 16.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000256 2048 230 1152 68864 5.82042 7.0224 115.051 209.357 337.323 337.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 0.000256 4096 190 2112 27648 20.9428 13.9223 203.256 419.406 657.632 657.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 6.4e-05 512 270 704 233472 16.844 6.63021 63.3216 206.269 293.282 293.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000128 2048 145 2624 89088 31.5371 14.3218 349.166 412.502 807.682 807.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 3.2e-05 4096 280 1664 548352 210.503 126.72 2824.9 3749.96 6912.36 6912.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 0.001024 512 245 512 6144 0.921664 0.350208 1.62544 12.6453 15.6696 15.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000256 2048 230 1152 68352 5.79133 7.01146 95.6703 208.618 317.164 317.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 0.000256 4096 190 2112 27648 20.9078 13.9128 168.751 417.942 621.618 621.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 6.4e-05 512 270 704 229376 17.6164 6.72358 57.1109 209.063 290.73 290.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000128 2048 145 2624 90112 32.0441 14.465 323.813 418.171 788.652 788.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 3.2e-05 4096 280 1664 548864 210.876 126.955 2614.6 3758.99 6711.72 6711.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 0.001024 512 245 512 6144 0.928192 0.350304 1.66851 12.6898 15.7617 15.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000256 2048 230 1152 68608 5.8311 7.10653 87.613 209.481 310.105 310.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 0.000256 4096 190 2112 27648 20.9693 13.9405 157.342 418.848 611.209 611.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 6.4e-05 512 270 704 225280 17.4786 6.63754 52.0569 206.592 282.985 283.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000128 2048 145 2624 87040 32.0177 14.2791 287.541 413.317 747.318 747.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 3.2e-05 4096 280 1664 547840 211.432 127.167 2398.05 3769.44 6506.38 6506.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 0.001024 512 245 512 5120 0.928096 0.342016 1.55651 12.4027 15.3595 15.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000256 2048 230 1152 68480 5.8065 7.00006 82.2398 208.86 303.982 304.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 0.000256 4096 190 2112 26880 20.8096 13.8097 142.012 414.162 590.903 591.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 6.4e-05 512 270 704 221184 16.4071 6.5577 48.6038 198.345 270.127 270.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000128 2048 145 2624 86016 32.106 14.3407 267.562 413.4 727.567 727.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 3.2e-05 4096 280 1664 546816 212.135 127.062 7409.13 3764.61 11513.2 11513.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 0.001024 512 245 512 6144 0.935936 0.353536 1.75133 12.7846 15.9505 16.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000256 2048 230 1152 68352 5.82688 7.02179 78.2895 209.341 300.552 300.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 0.000256 4096 190 2112 26112 20.8622 13.8199 129.139 414.404 578.342 578.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1070 6.4e-05 512 270 768 224256 18.0952 6.73523 100.939 209.777 335.763 335.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 560 0.000128 2048 145 2688 89600 32.2211 14.3729 565.715 419.277 1031.74 1031.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1470 3.2e-05 4096 280 1664 549120 211.611 126.998 9276.74 3779.63 13395.2 13395.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 670 0.001024 512 245 512 7424 0.935808 0.362496 3.41283 13.2297 18.069 18.1783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1400 0.000256 2048 230 1152 69120 5.86106 7.0399 246.891 209.707 469.57 469.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 520 0.000256 4096 190 2176 26624 21.145 13.9567 506.279 419.299 960.781 960.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 6.4e-05 512 270 768 223232 18.0451 6.72746 109.74 208.943 343.676 343.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 0.000128 2048 145 2688 89600 32.1769 14.3967 635.121 419.014 1100.87 1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 3.2e-05 4096 280 1664 549120 211.08 126.933 8414.61 3759.51 12512.4 12512.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 670 0.001024 512 245 512 7424 0.940448 0.362592 2.86896 13.2322 17.5389 17.6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.000256 2048 230 1152 69120 5.82032 7.04109 164.679 209.599 387.217 387.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 520 0.000256 4096 190 2176 26624 21.1108 13.9571 473.769 419.085 928.044 928.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 6.4e-05 512 270 768 221184 18.2045 6.72563 74.5231 208.972 308.638 308.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 560 0.000128 2048 145 2688 89088 32.1178 14.3672 410.435 417.723 874.797 874.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 3.2e-05 4096 280 1664 548864 211.714 126.93 8625.85 3757.59 12722.4 12722.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 670 0.001024 512 245 512 7168 0.948 0.365568 2.00995 13.2484 16.6979 16.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.000256 2048 230 1152 68992 5.82208 7.02806 106.224 223.769 342.917 342.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 520 0.000256 4096 190 2176 26368 21.0743 13.9428 466.934 423.182 929.433 929.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 6.4e-05 512 270 768 215040 18.2145 6.63498 59.63 206.281 290.979 291.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 560 0.000128 2048 145 2688 87552 32.1561 14.3278 328.68 416.509 791.832 791.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 3.2e-05 4096 280 1664 548352 211.235 126.917 8635.75 3763.34 12737.5 12737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 670 0.001024 512 245 512 6912 0.942496 0.358848 1.96134 13.1009 16.4892 16.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.000256 2048 230 1152 68928 5.80778 7.0424 88.1946 209.467 310.585 310.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 520 0.000256 4096 190 2176 26496 21.0851 13.9557 469.855 418.899 923.899 923.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 6.4e-05 512 270 768 221184 18.2178 6.72563 54.7833 209.054 289.001 289.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 560 0.000128 2048 145 2688 88064 32.2975 14.5933 295.494 417.9 760.441 760.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 3.2e-05 4096 280 1664 548864 211.71 126.947 8598.8 3766.68 12704.4 12704.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 670 0.001024 512 245 512 6144 0.917984 0.34816 1.57136 12.6059 15.5738 15.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.000256 2048 230 1152 68864 5.81443 7.04192 78.6696 209.302 300.903 300.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 520 0.000256 4096 190 2176 26112 21.1315 13.9465 461.251 418.302 914.735 914.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 6.4e-05 512 270 768 215040 18.2243 6.62938 48.897 206.438 280.409 280.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 560 0.000128 2048 145 2688 87040 31.9416 14.3073 267.404 412.795 726.602 726.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 3.2e-05 4096 280 1664 547840 211.887 127.107 8620.08 3767.71 12727.1 12727.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 670 0.001024 512 245 512 6400 0.955552 0.362496 1.81494 13.1578 16.4157 16.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.000256 2048 230 1152 68800 5.80176 7.02867 72.758 209.354 295.017 295.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 520 0.000256 4096 190 2176 25600 21.0357 13.8711 453.902 416.647 905.558 905.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 6.4e-05 512 270 768 208896 18.6938 6.63069 43.1628 206.519 275.225 275.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 560 0.000128 2048 145 2688 86016 32.0634 14.3094 245.525 412.834 704.893 705.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 3.2e-05 4096 280 1664 546816 212.08 126.975 8578.41 3762.14 12679.9 12680.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 670 0.001024 512 245 512 6144 0.920896 0.34816 1.65725 12.6562 15.71 15.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.000256 2048 230 1152 68352 5.79949 7.06522 67.4441 208.79 289.171 289.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 520 0.000256 4096 190 2176 26112 21.0907 13.9276 461.812 417.509 914.438 914.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 6.4e-05 512 270 768 200704 18.6246 6.58026 40.1712 202.375 267.973 268.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 560 0.000128 2048 145 2688 86016 32.1755 14.3278 232.061 414.387 693.106 693.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1470 3.2e-05 4096 280 1664 546560 211.545 127.013 8712.62 3774.12 12825.6 12825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 670 0.001024 512 245 512 5376 0.9152 0.341696 1.84723 12.3393 15.565 15.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1400 0.000256 2048 230 1152 68544 5.80806 7.04701 255.216 208.863 477.009 477.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 520 0.000256 4096 190 2176 25088 20.9981 13.8254 447.523 414.979 897.433 897.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 6.4e-05 512 270 768 212992 18.8631 6.72624 40.7101 209.241 275.76 275.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 560 0.000128 2048 145 2688 86016 32.64 14.3647 220.714 418.526 686.406 686.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1470 3.2e-05 4096 280 1664 548864 211.534 126.935 8716.61 3780.66 12836 12836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 670 0.001024 512 245 512 6144 0.92608 0.352256 1.99152 12.7097 16.1046 16.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1400 0.000256 2048 230 1152 68608 5.84211 7.02874 254.181 209.762 476.888 476.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 520 0.000256 4096 190 2176 25600 21.2006 13.9391 452.474 419.277 906.993 907.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 6.4e-05 512 270 720 215040 17.5219 6.57629 37.4954 202.354 264.166 264.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 560 0.000128 2048 145 2640 89600 31.5904 14.3258 217.816 414.322 678.207 678.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1470 3.2e-05 4096 280 1620 550144 210.487 126.415 8058.51 3760.71 12156.4 12156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 670 0.001024 512 245 480 7168 0.874656 0.342016 3.04797 12.335 16.727 16.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1400 0.000256 2048 230 1140 68544 5.81606 6.99834 247.612 208.72 469.217 469.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 520 0.000256 4096 190 2100 25984 20.9614 13.8191 437.133 414.916 886.932 887.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 6.4e-05 512 270 704 229376 16.4438 6.57568 37.6679 202.17 263.075 263.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 560 0.000128 2048 145 2624 89600 31.6065 14.4179 210.901 413.951 671.044 671.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1470 3.2e-05 4096 280 1664 548352 211.086 126.638 8053.96 3751.2 12143.2 12143.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 670 0.001024 512 245 512 5376 0.91248 0.343136 1.18976 12.3265 14.8963 15.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1400 0.000256 2048 230 1152 68544 5.8192 7.0719 243.607 208.527 465.099 465.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 520 0.000256 4096 190 2112 26880 20.8776 13.8196 446.358 414.651 895.809 895.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 6.4e-05 512 270 700 215040 17.9793 6.59926 37.0324 204.614 266.447 266.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 560 0.000128 2048 145 2600 85120 32.086 14.3836 204.236 409.312 660.181 660.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1470 3.2e-05 4096 280 1650 548800 211.514 126.578 8048.87 3739.13 12126.4 12126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 670 0.001024 512 245 500 4480 0.936512 0.343168 2.2248 12.3647 15.9988 16.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1400 0.000256 2048 230 1150 68880 5.88118 7.12477 257.462 209.591 480.131 480.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 520 0.000256 4096 190 2100 25760 21.1828 13.8803 436.765 416.182 888.113 888.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 6.4e-05 512 270 720 215040 17.9653 6.60275 37.1599 204.854 266.794 266.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 560 0.000128 2048 145 2592 85120 32.0857 14.2581 202.799 409.776 659.08 659.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1470 3.2e-05 4096 280 1632 548800 211.603 126.596 8047.7 3743.29 12129.5 12129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 670 0.001024 512 245 480 4480 0.936608 0.345472 2.1368 12.374 15.9196 16.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1400 0.000256 2048 230 1152 68880 5.87558 7.05501 258.526 209.834 481.364 481.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 520 0.000256 4096 190 2112 26880 21.0965 13.883 450.95 416.634 902.672 902.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 350 0.000128 512 122 864 0 3.26368 0.004928 96.5197 99.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 940 0.000512 2048 270 1536 27440 2.89984 6.72454 132.353 201.13 343.263 243.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 6.4e-05 1024 120 960 125440 49.3397 13.2813 109.168 409.422 581.434 581.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 720 3.2e-05 2048 280 1776 286720 187.737 54.786 2006.61 1636.35 3885.72 3885.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 6.4e-05 512 270 704 237568 17.0082 6.72848 44.242 209.019 277.215 277.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 560 0.000128 2048 145 2592 92160 31.6701 14.44 250.94 417.913 715.119 715.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1470 3.2e-05 4096 280 1632 551936 210.989 126.459 7807.15 3741.85 11886.7 11887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 670 0.001024 512 245 480 7168 0.894688 0.34816 2.89894 12.6112 16.8765 16.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1400 0.000256 2048 230 1120 69376 5.85114 7.03075 241.626 209.176 463.758 463.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 0.000256 4096 190 2080 28160 21.0071 13.9305 459.081 418.235 912.361 912.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 32 350 0.000128 512 122 864 0 3.34406 0.004416 99.0788 102.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 940 0.000512 2048 270 1504 28416 2.90784 6.83386 130.151 203.911 343.957 241.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 6.4e-05 1024 120 960 147456 47.3214 13.4856 128.17 417.758 606.963 607.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 720 3.2e-05 2048 280 1760 303104 188.384 56.0333 2037.72 1683.79 3966.16 3966.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 6.4e-05 512 270 704 215040 18.2641 6.63933 61.6115 206.679 293.408 293.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 560 0.000128 2048 145 2592 84480 32.3516 14.2937 351.419 413.709 811.936 812.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1470 3.2e-05 4096 280 1632 549120 209.362 126.214 10748.5 3741.27 14825.6 14825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 670 0.001024 512 245 480 3840 0.823968 0.299008 1.31734 10.7932 13.3581 13.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1400 0.000256 2048 230 1120 68160 5.75693 6.96429 345.871 207.552 566.217 566.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 0.000256 4096 190 2080 26880 20.7924 13.8238 623.209 415.038 1072.97 1073.07
