// Seed: 4019564796
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  always @(1) begin
    id_1 = 1'b0;
  end
  assign id_1 = id_2;
  logic id_2;
endmodule
