<root><simulation><result_generated_time />2023-05-16 18:32:44<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [208, 1, 1], 'I': [32, 1, 1], 'O': [104, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('K', 26)], [('C', 8)]], [], []]<I />[[[('K', 26)], []], [[], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 26)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 5), ('OX', 5)], [('K', 3), ('K', 7), ('C', 64)], []]<I />[[('C', 2), ('OY', 5), ('OX', 5), ('K', 3), ('K', 7)], [('C', 64)], []]<O />[[('C', 2)], [('OY', 5), ('OX', 5), ('K', 3), ('K', 7), ('C', 64)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 25, 1, 1], 'I': [26.0, 21.0, 1.0, 1.0], 'O': [8.0, 2, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.03, 0.13, 0.0], 'I': [0.78, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.17, 0.0], 'I': [0.78, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [16, 1490944, 4472832], 'I': [400, 12800, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [832, 208, 1, 1], 'I': [832, 32, 1, 1], 'O': [832, 104, 1, 1]}<unique_unit_count />{'W': [208, 208, 1, 1], 'I': [32, 32, 1, 1], 'O': [104, 104, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [26.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13977600, 559104], [559104, 559104], [559104, 0]]<I />[[2150400, 102400], [102400, 102400], [102400, 0]]<O />[[(6934200, 6988800), (3494400, 3439800)], [(3439800, 3494400), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(6934200, 6988800), (3494400, 3439800)], [(3439800, 3494400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1747200, 69888], [8736, 8736], [2184, 0]]<I />[[268800, 12800], [1600, 1600], [400, 0]]<O />[[(866775, 873600), (436800, 429975)], [(53747, 54600), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([866775, 873600], [436800, 429975]), ([53747, 54600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />12902400</mac_count></basic_info><energy><total_energy />122883470.3<mem_energy_breakdown><W />[612.6, 1731.4, 2908.8]<I />[95.0, 317.1, 532.7]<O />[913.3, 10821.0, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />645120.0<total />122865254.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6263<utilization_without_data_loading />0.7106<utilization_spatial />0.8125<utilization_temporal_with_data_loading />0.7709<mac_utilize_temporal_without_data_loading />0.8746</mac_array_utilization><latency><latency_cycle_with_data_loading />87176<latency_cycle_without_data_loading />76833<ideal_computing_cycle />67200<data_loading><load_cycle_total />10343<load_cycle_individual />{'W': [7, 8736, 0], 'I': [25, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />9633<mem_stall_cycle_individual />{'W': [[-67199], [-67150, -59092], [-67200, -67200]], 'I': [[-67199], [-2772, -1575], [-67200, -67200]], 'O': [[-67200], [-67200, 0], [-66347, -66987]]}<mem_stall_cycle_shared />{'W': [[-67199], [-67150, 9633], [0, 0]], 'I': [[-67199], [-2772, 9633], [0, 0]], 'O': [[-67200], [-67200, 0], [-66347, -66987]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [3328, 4472832, 4472832], 'I': [12800, 819200, 819200], 'O': [832, 436800, 436800]}<loop_cycles_each_level />{'W': [50, 67200, 67200], 'I': [1050, 67200, 67200], 'O': [2, 67200, 67200]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [21, 1, 1], 'O': [2, 64, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [66.6, 66.6], [66.6, 66.6]], 'I': [[8.0, 0.4], [12.2, 12.2], [12.2, 12.2]], 'O': [[8.0, 4.0], [416.0, 6.5], [6.5, 6.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1664.0, 66.6], [66.6, 66.6]], 'I': [[8.0, 8.0], [256.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [832.0, 416.0], [416.0, 6.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [66.6, 66.6], [66.6, 0]], 'I': [[8.0, 8.0], [256.0, 12.2], [12.2, 0]], 'O': [[8.0, 4.0], [416.0, 6.5], [6.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [745.1, 494.8], [78.8, 6.5]], 'I': [[8.0, 8.0], [745.1, 494.8], [78.8, 6.5]], 'O': [[8.0, 4.0], [745.1, 494.8], [78.8, 6.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 67200], [50, 50, 1344], [67200, 67200, 1]], 'I': [[1, 1, 67200], [50, 1050, 64], [67200, 67200, 1]], 'O': [[1, 1, 67200], [2, 2, 33600], [67200, 67200, 1]]}<trans_time_real />{'W': [[0, 1, 67200], [[0, 50, 1344], [6, 50, 1344]], [[8736, 67200, 1], [2184, 67200, 1]]], 'I': [[0, 1, 67200], [[6, 1050, 64], [25, 1050, 64]], [[1600, 67200, 1], [400, 67200, 1]]], 'O': [[0, 1, 67200], [[0, 2, 33600], [2, 2, 33600]], [[853, 67200, 1], [213, 67200, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -44], [-58464, -65016]], 'I': [[-1], [-44, -25], [-65600, -66800]], 'O': [[-1], [-2, 0], [-66347, -66987]]}<single_stall_count />{'W': [67199, 1343, 0], 'I': [67199, 63, 0], 'O': [67200, 33600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [8058, 0], 'I': [1575, 0], 'O': [67200, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-67200, -67200], [-66347, -67200]], 1: [[9633, -67200], [0, -66347]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>