[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG726BSUZ-REEL production of ANALOG DEVICES from the text: 16-/32-Channel, 4 Ω, +1.8 V to +5.5 V and \n±2.5 V Analog Multiplexers\nData Sheet ADG726 /ADG732\n \n Rev. C  Document Feedback \nInformation furnished by Analog Devices is believ ed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2002–2021 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \n1.8 V to 5.5 V single-supply operation \n±2.5 V dual-supply operation On resistance: 4 Ω at 25°C (+5 V single supply/±2.5 V dual \nsupply) \n0.5 Ω on-resistance flatness at 25°C (+5 V single supply/ \n±2.5 V dual supply) \nRail-to-rail operation Transition times: 23 ns typical at 25°C Single 32-to-1 channel multiplexer Dual/differential 16-to-1 channel multiplexer TTL-/CMOS-compatible inputs 48-lead TQFP or 48-lead, 7 mm × 7 mm LFCSP  \nAPPLICATIONS \nOptical applications Data acquisition systems Communication systems Relay replacement Audio and video switching Battery-powered systems Medical instrumentation Automatic test equipment (ATE) \n FUNCTIONAL BLOCK DIAGRAMS \nS1A\nS16ADAADG726\nENWR\nA3 A2 A1 A0S1B\nS16BDB\n1-OF-16\nDECODER CSA\nCSB\n02765-001 \nFigure 1. \nADG732\nENS1\nS32\nWR\nCS\nA4A3A2A1A0D\n1-OF-32\nDECODER\n02765-002EN  \nFigure 2. \nGENERAL DESCRIPTION \nThe ADG726 /ADG732 are monolithic, complementary metal \noxide semiconductor (CMOS) 32-channel and dual 16-channel \nanalog multiplexers. The ADG732  switches one of 32 inputs (S1 to \nS32) to a common output, D, as determined by the 5-bit binary \naddress lines A0, A1, A2, A3, and A4. The ADG726  switches one \nof 16 inputs as determined by th e 4-bit binary address lines A0, A1, \nA2, and A3. \nOn-chip latches facilitate micr oprocessor interfacing. The ADG726  \nmay also be configured for differential operation by tying CSA  \nand CSB  together. An EN input is used to enable or disable the \ndevices. When disabled, all channels are switched off. These multiplexers are designed  on an enhanced submicron \nprocess that provides low power dissipation yet gives high \nswitching speed, very low on resistance, and leakage currents. They operate from a single supply of +1.8 V to +5.5 V and a ±2.5 V dual supply, making them ideally suited to a variety of \napplications. On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal \nrange. These devices can operate equally well as either multiplexers \nor demultiplexers and have an input signal range that extends \nto the supplies. In the off condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels. \nThe ADG726/ ADG732 are available in a 48-lead LFCSP or a 48-\nlead TQFP. For functionally equivalent devices with serial \ninterface, see the ADG725/ ADG731. \nPRODUCT HIGHLIGHTS \n1. +1.8 V to +5.5 V single- or ±2.5 V dual-supply operation. \nThese devices are specified and guaranteed with +5 V ± 10%, \n+3 V ± 10% single-supply, a nd ±2.5 V ± 10% dual-supply \nrails. \n2. An on resistance of 4 Ω. \n3. Guaranteed break-before-make switching action. \n4. 48-lead LFCSP package or 48-lead TQFP package. \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 2 of 21 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ...................................................................................... 1 \xa0\nFunctional Block Diagrams ............................................................. 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nProduct Highlights ............................................................................. 1 \xa0\nRevision History ............................................................................... 2 \xa0\nSpecifications .................................................................................... 3 \xa0\n+5 V Single Supply ....................................................................... 3 \xa0\n+3 V Single Supply ....................................................................... 5 \xa0\n±2.5 V Dual Supply ...................................................................... 7 \xa0\nTiming Characteristics ................................................................ 8 \xa0Absolute Maximum Ratings ............................................................9 \xa0\nESD Caution ..................................................................................9 \xa0\nPin Configurations and Function Description .......................... 10 \xa0\n48-Lead TQFP ............................................................................ 10 \xa0\n48-Lead LFCSP ........................................................................... 12 \xa0\nTypical Performance Characteristics .......................................... 15 \xa0\nTest Circuits .................................................................................... 17 \xa0\nTerminology .................................................................................... 20 \xa0\nOutline Dimensions ....................................................................... 21 \xa0\nOrdering Guide .......................................................................... 21 \xa0\n \n \nREVISION HISTORY \n2/2021—Rev. B to Rev. C \nChanged CP-48-1 to CP-48-4 ...................................... Throughout \nChanges to Figure 6 ........................................................................ 12 Changes to Figure 7 ........................................................................ 13 Updated Outline Dimensions ....................................................... 21 Changes to Ordering Guide .......................................................... 21  \n6/2015—Rev. A to Rev. B \nChanges to Figure 4 and Table 6 .................................................. 10 Added Figure 5 and Table 7; Renumbered Sequentially .......... 11 Added Figure 6 and Table 8 .......................................................... 12 Changes to Figure 7, Table 9, and Table 10 ................................ 13 \nChanges to Table 11 ....................................................................... 14 \n 2/2015—Rev. 0 to Rev. A Updated Format ................................................................ Universal Changes to Features Section ........................................................... 1 \nChanges to Table 1 ........................................................................... 3 Changes to Table 2 ............................................................................ 5 Changes to Table 3 ............................................................................ 7 \nChanges to Table 5 ............................................................................ 9 Added Table 6; Renumbered Sequentially ................................. 10 Added Table 7 ................................................................................. 11 Changes to Figure 5 ....................................................................... 11 Changes to Figure 8 to Figure 11 ................................................. 13 \nChanges to Figure 13 and Figure 15 to Figure 17 ...................... 14 \nChanges to Figure 25 to Figure 28 ............................................... 16 Changes to Figure 29 ..................................................................... 17 Moved Terminology Section ........................................................ 18 Changes to Terminology Section ................................................. 18 \nUpdated Outline Dimensions ...................................................... 19 \nChanges to Ordering Guide .......................................................... 19  7/2002—Revision 0: Initial Version \n \n  \nData Sheet ADG726/ADG732\n \nRev. C | Page 3 of 21 SPECIFICATIONS \n+5 V SINGLE SUPPLY \nVDD = 5 V ± 10%, V SS = 0 V, GND = 0 V, unless otherwise noted. \nTable 1.  \nParameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C \nANALOG SWITCH       \nAnalog Signal Range   0 V to V DD  V  \nOn Resistance RON 4 5  Ω typ V S = 0 V to V DD, IDS = 10 mA, see Figure 20 \n  5.5 6 7 Ω max  \nOn Resistance Match Between  \nChannels ΔR ON  0.3  Ω typ V S = 0 V to V DD, IDS = 10 mA \n   0.8 1 Ω max  \nOn Resistance Flatness R FLAT (ON)  0.5   Ω typ V S = 0 V to V DD, IDS = 10 mA \n   1 1.2 Ω max  \nLEAKAGE CURRENTS      V DD = 5.5 V \nSource Off Leakage IS (Off) ±0.01   nA typ V D = 4.5 V/1 V, V S = 1 V/4.5 V, see Figure 21 \n  ±0.25 ±1 ±2 nA max  \nDrain Off Leakage ID (Off) ±0.05   nA typ V D = 4.5 V/1 V, V S = 1 V/4.5 V, see Figure 24 \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nChannel On Leakage  ID, IS (On) ±0.05   nA typ V D = V S = 1 V, or 4.5 V, see Figure 25 \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nDIGITAL INPUTS       \nInput High Voltage  VINH  2.4 2.4 V min  \nInput Low Voltage  VINL  0.8 0.8 V max  \nInput Current       \nLow or High IINL or I INH 0.005   μA typ V IN = V INL or V INH \n   ±0.5  ±0.5 μA max  \nDigital Input Capacitance C IN 5   pF typ  \nDYNAMIC CHARACTERISTICS1       \nTransition Time tTRANSITION  23   ns typ R L = 300 Ω, C L = 35 pF, see Figure 27 \n  34 40 48 ns max VS1 = 3 V/0 V, V S32 = 0 V/3 V \nBreak-Before-Make Time Delay t D 18   ns typ R L = 300 Ω, C L = 35 pF; V S = 3 V, see Figure 28 \n   1 1 ns min  \nOn Time (CS , WR ) t ON (CS, WR ) 18   ns typ R L = 300 Ω, C L = 35 pF; V S = 3 V, see Figure 29 \n  25 32 38.5 ns max  \nOff Time (CS , WR ) t OFF (CS, WR ) 17   ns typ R L = 300 Ω, C L = 35 pF; V S = 3 V, see Figure 29 \n  23 29 33 ns max  \nOn Time (EN ) t ON (EN ) 24   ns typ R L = 300 Ω, C L = 35 pF; V S = 3 V, see Figure 30 \n  32 40 43 ns max  \nOff Time (EN ) t OFF (EN ) 16   ns typ R L = 300 Ω, C L = 35 pF; V S = 3 V, see Figure 30 \n  22 25 25 ns max  \nCharge Injection QINJ 5   pC typ V S = 2.5 V, R S = 0 Ω, C L = 1 nF, see Figure 31 \nOff Isolation ISO −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 22 \nChannel-to-Channel Crosstalk C TK −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 23 \n−3 dB Bandwidth BW     R L = 50 Ω, C L = 5 pF, see Figure 26 \nADG726   34   MHz typ  \nADG732   18    MHz typ  \nADG726/ADG732 Data Sheet\n \nRev. C | Page 4 of 21 Parameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C \nOff Switch Source Capacitance C S (Off) 13   pF typ f = 1 MHz \nOff Switch Drain Capacitance C D (Off)      \nADG726   170   pF typ f = 1 MHz \nADG732   340   pF typ f = 1 MHz \nOn Switch Drain, Source  \nCapacitance CD, C S (On)      \nADG726   175   pF typ f = 1 MHz \nADG732   350   pF typ f = 1 MHz \nPOWER REQUIREMENTS      V DD = 5.5 V \nPositive Supply Current I DD 10   μA typ Digital inputs = 0 V or 5.5 V \n   20 20 μA max  \n \n1 Guaranteed by design; not subject to production test. \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 5 of 21 +3 V SINGLE SUPPLY \nVDD = 3 V ± 10%, V SS = 0 V, GND = 0 V, unless otherwise noted. \nTable 2.  \nParameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C  \nANALOG SWITCH       \nAnalog Signal Range   0 V to \nVDD  V  \nOn Resistance  RON 7   Ω typ V S = 0 V to V DD, IDS = 10 mA, see Figure 20 \n  11 12 13 Ω max  \nOn Resistance Match Between  \nChannels ΔR ON  0.35  Ω typ V S = 0 V to V DD, IDS = 10 mA \n   1 1 Ω max  \nOn Resistance Flatness R FLAT (ON)   3  Ω typ V S = 0 V to V DD, IDS = 10 mA \n       \nLEAKAGE CURRENTS      V DD = 3.3 V \nSource Off Leakage  IS (Off) ±0.01   nA typ V S = 3 V/1 V, V D = 1 V/3 V, see Figure 21 \n  ±0.25 ±1 ±2 nA max  \nDrain Off Leakage  ID (Off) ±0.05   nA typ V S = 1 V/3 V, V D = 3 V/1 V, see Figure 24  \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nChannel On Leakage ID, IS (On) ±0.05   nA typ V S = V D = 1 V or 3 V, see Figure 25 \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nDIGITAL INPUTS       \nInput High Voltage VINH  2.0 2.0 V min  \nInput Low Voltage VINL  0.7 0.7 V max  \nInput Current       \nLow or High IINL or I INH 0.005   μA typ V IN = V INL or V INH \n   ±0.5 ±0.5 μA max  \nDigital Input Capacitance C IN 5   pF typ  \nDYNAMIC CHARACTERISTICS1       \nTransition Time tTRANSITION  34   ns typ R L = 300 Ω, C L = 35 pF, see Figure 27 \n  52 62 69 ns max VS1 = 2 V/0 V, V S32 = 0 V/2 V \nBreak-Before-Make Time Delay t D 26   ns typ R L = 300 Ω, C L = 35 pF; V S = 2 V, see Figure 28  \n   1 1 ns min  \nOn Time (CS , WR ) t ON (WR , CS) 29   ns typ R L = 300 Ω, C L = 35 pF; V S = 2 V, see Figure 29  \n  43 52 60 ns max  \nOff Time (CS , WR ) t OFF (WR , CS) 26   ns typ R L = 300 Ω, C L = 35 pF; V S = 2 V, see Figure 29  \n  38 42 55.5 ns max  \nOn Time (EN ) t ON (EN ) 33   ns typ R L = 300 Ω, C L = 35 pF; V S = 2 V, see Figure 30  \n  48 55 63.5 ns max  \nOff Time (EN ) t OFF (EN ) 19   ns typ R L = 300 Ω, C L = 35 pF; V S = 2 V, see Figure 30  \n  25 28 28 ns max  \nCharge Injection QINJ 1   pC typ V S = 1.5 V, R S = 0 Ω, C L = 1 nF, see Figure 31 \nOff Isolation ISO −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 22 \nChannel-to-Channel Crosstalk C TK −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 23 \n−3 dB Bandwidth BW     R L = 50 Ω, C L = 5 pF, see Figure 26 \nADG726   34   MHz typ  \nADG732   18   MHz typ  \nADG726/ADG732 Data Sheet\n \nRev. C | Page 6 of 21 Parameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C  \nOff Switch Source Capacitance C S (Off) 13   pF typ f = 1 MHz \nOff Switch Drain Capacitance C D (Off)      \nADG726   170   pF typ f = 1 MHz \nADG732   340   pF typ f = 1 MHz \nOn Switch Drain, Source  \nCapacitance CD, C S (On)      \nADG726   175   pF typ f = 1 MHz \nADG732   350   pF typ f = 1 MHz \nPOWER REQUIREMENTS      V DD = 3.3 V \nPositive Supply Current I DD 5   μA typ Digital inputs = 0 V or 3.3 V \n   10 10 μA max  \n \n1 Guaranteed by design; not subject to production test. \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 7 of 21 ±2.5 V DUAL SUPPLY \nVDD = +2.5 V ± 10%, V SS = −2.5 V ± 10%, GND = 0 V, unless otherwise noted. \nTable 3.  \nParameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C  \nANALOG SWITCH       \nAnalog Signal Range   V SS to V DD  V  \nOn Resistance  RON 4   Ω typ V S = V SS to V DD, IDS = 10 mA, see Figure 20 \n  5.5 6 7 Ω max  \nOn Resistance Match Between  \nChannels ∆R ON  0.3  Ω typ V S = V SS to V DD, IDS = 10 mA \n   0.8 1 Ω max  \nOn Resistance Flatness R FLAT (ON)  0.5   Ω typ V S = V SS to V DD, IDS = 10 mA \n   1 1.2 Ω max  \nLEAKAGE CURRENTS      V DD = +2.75 V, V SS = −2.75 V \nSource Off Leakage  IS (Off) ±0.01   nA typ VS = +2.25 V/−1.25 V, V D = −1.25 V/+2.25 V,  \nsee Figure 21 \n  ±0.25 ±0.5 ±1 nA max  \nDrain Off Leakage  ID (Off) ±0.05   nA typ VS = +2.25 V/−1.25 V, V D = −1.25 V/+2.25 V,  \nsee Figure 24 \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nChannel On Leakage  I D, IS (On) ±0.05   nA typ V S = V D = +2.25 V/−1.25 V, see Figure 25 \nADG726   ±0.5 ±2.5  nA max  \nADG732   ±1 ±5 ±10 nA max  \nDIGITAL INPUTS       \nInput High Voltage VINH  1.7 1.7 V min  \nInput Low Voltage  VINL  0.7 0.7 V max  \nInput Current       \n I INL or I INH 0.005   μA typ V IN = V INL or V INH \n   ±0.5 ±0.5 μA max  \nDigital Input Capacitance C IN 5   pF typ  \nDYNAMIC CHARACTERISTICS1       \nTransition Time tTRANSITION  33   ns typ R L = 300 Ω, C L = 35 pF, see Figure 27 \n  45 51 56 ns max VS1 = 1.5 V/0 V, V S32 = 0 V/1.5 V \nBreak-Before-Make Time Delay t D 15   ns typ R L = 300 Ω, C L = 35 pF; V S = 1.5 V, see Figure 28  \n   1 1 ns min  \nOn Time (CS , WR ) t ON (WR , CS) 21   ns typ R L = 300 Ω, C L = 35 pF; V S = 1.5 V, see Figure 29  \n  30 37 43 ns max  \nOff Time (CS , WR ) t OFF (WR , CS) 20   ns typ R L = 300 Ω, C L = 35 pF; V S = 1.5 V, see Figure 29  \n  29 35 38 ns max  \nOn Time (EN ) t ON (EN ) 26   ns typ R L = 300 Ω, C L = 35 pF; V S = 1.8 V, see Figure 30  \n  37  50 ns max  \nOff Time (EN ) t OFF (EN ) 18   ns typ R L = 300 Ω, C L = 35 pF; V S = 1.8 V, see Figure 30  \n  26 29 29 ns max  \nCharge Injection QINJ 1   pC typ V S = 0 V, R S = 0 Ω, C L = 1 nF, see Figure 31 \nOff Isolation ISO −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 22 \nChannel-to-Channel Crosstalk C TK −72   dB typ R L = 50 Ω, C L = 5 pF, f = 1 MHz, see Figure 23 \n−3 dB Bandwidth BW     R L = 50 Ω, C L = 5 pF, see Figure 26 \nADG726   34   MHz typ  \nADG732   18   MHz typ  \nADG726/ADG732 Data Sheet\n \nRev. C | Page 8 of 21 Parameter Symbol ADG726 /ADG732 ADG732  \nUnit Test Conditions/Comments +25°C −40°C to \n+85°C −40°C to +125°C  \nOff Switch Source Capacitance C S (Off) 13   pF typ  \nOff Switch Drain Capacitance C D (Off)      \nADG726   137   pF typ f = 1 MHz  \nADG732   275   pF typ f = 1 MHz \nOn Switch Drain, Source  \nCapacitance CD, C S (On)      \nADG726   150   pF typ f = 1 MHz \nADG732   300   pF typ f = 1 MHz \nPOWER REQUIREMENTS       \nPositive Supply Current I DD 10   μA typ V DD = 2.75 V \n   20 20 μA max Digital inputs = 0 V or 2.75 V \nNegative Supply Current I SS 10   μA typ V DD = −2.75 V \n   20 20 μA max Digital inputs = 0 V or 2.75 V \n \n1 Guaranteed by design; not subject to production test. \n \nTIMING CHARACTERISTICS \nTable 4.  \nParameter1, 2, 3 Limit at T MIN, T MAX Unit Test Conditions/Comments \nt1 0 ns min CS to WR  setup time \nt2 0 ns min CS to WR  hold time \nt3 10 ns min WR pulse width \nt4 10 ns min Time between WR  cycles \nt5 5 ns min Address, enable setup time \nt6 2 ns min Address, enable hold time \n \n1 See Figure 3. \n2 All input signals are specified with tr = tf = 1 ns (10% to 90% of V DD). \n3 Guaranteed by design and characterization, not production tested. \n \nt1 t2\nt3 t4\nt5 t6CS\nWR\nA0, A1, A2, A3, (A4)\nEN\n02765-003 \nFigure 3. Timing Diagram \n \nFigure 3 shows the timing sequ ence for latching the switch \naddress and enable inputs. The latches are level sensitive; therefore, \nwhile WR is held low, the latches are transparent and the switches \nrespond to changing the address and enable the inputs. Input data is latched on the rising edge of WR. The ADG726 \nhas two CS inputs. This enables the devi ce to be used either as a \ndual 16-to-1 channel multiplexer or a differential 16-channel multiplexer. If a differential output is required, tie CSA\n and \nCSB  together. \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 9 of 21 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C, unless otherwise noted. \nTable 5.  \nParameter Rating \nVDD to V SS 7 V \nVDD to GND −0.3 V to +7 V \nVSS to GND +0.3 V to −7 V \nAnalog Inputs1 VSS − 0.3 V to V DD + 0.3 V \nor 30 mA, whichever \noccurs first \nDigital Inputs1 –0.3 V to V DD + 0.3 V or \n30 mA, whichever occurs first \nPeak Current, S or D (Pulsed at 1 ms, \n10% Duty Cycle Maximum) 60 mA \nContinuous Current, S or D 30 mA \nOperating Temperature Range   \nADG726  −40°C to +85°C \nADG732  −40°C to +125°C \nStorage Temperature Range −65°C to +150°C \nJunction Temperature 150°C \nThermal Impedance θ JA (4-Layer Board)   \n48-Lead LFCSP 25°C/W \n48-Lead TQFP 54.6°C/W \nReflow Soldering Peak Temperature, \nPb Free As per JEDEC J-STD-020 \n \n1 Overvoltages at A, EN, WR, CS, S, or D will be clamped by internal diodes. \nCurrent should be limited to  the maximum ratings given. Stresses at or above those li sted under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this sp ecification is not implied. \nOperation beyond the maximum operating conditions for \nextended periods may affe ct product reliability. \n \nESD CAUTION \n \n \n \n \n \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 10 of 21 PIN CONFIGURATIONS AND FUNCTION DESCRIPTION \n48-LEAD TQFP \nS12A\nS11A\nS10A\nS9A\nS8A\nS7A\nS6A\nS5A\nS4A\nS3A\nS2A\nS1A\nNOTES\n1. NIC = NOT INTERNALLY CONNECTED. DO NOT CONNECT TO THIS PIN.S12B\nS11B\nS10B\nS9B\nS8B\nS7BS6B\nS5B\nS4B\nS3B\nS2B\nS1BS13A\nS14A\nS15A\nS16A\nNIC\nDA\nNIC\nDB\nS16B\nS15B\nS14B\nS13BVDD\nVSSVDD\nA0\nA1\nA2\nA3\nCSA\nCSB\nWR\nEN\nGND484746454443424140393837\n35\n34\n33\n30313236\n29\n28\n27\n25262\n3\n4\n7651\n8\n9\n10\n1211\n131415161718192021222324ADG726\nTOP VIEW\n(Not to Scale)\n02765-005 \nFigure 4. ADG726  Pin Configuration \nTable 6. ADG726 Pin Function Description \nPin No. Mnemonic Description \n1 to 12, 45 to 48 S16A to S1A Source Termin al. This pin may be an  input or output.  \n13, 14 VDD Most Positive Power Supply Potential. \n15 to 18 A0 to A3 Logic Control Inputs. \n19 CSA  Chip Select Pin A. CSA  is active low. If a differential outp ut configuration is required, tie CSA  and CSB  \ntogether. \n20 CSB  Chip Select Pin B. CSB  is active low. If a differential output configuration is required, tie CSB  and CSA  \ntogether. \n21 WR Write pin. When WR is low, the logic control inputs (A0 to A3 ) control which state the switches are in. On \nthe rising edge of WR, the logic control input data is latched. \n22 EN Active Low, Digital Input. When this pin is high, the d evice is disabled and all switches are off. When this \npin is low, the Ax logic control inp uts determine the on switches. The EN  input signal is not latched by WR\n. \n23 GND Ground (0 V) Reference. \n24 V SS Most Negative Power Supply in a Dual-Supply Applicatio n. In single-supply applications, connect this pin \nto GND. \n25 to 40 S1B to S16B Source Terminal. This pin may be an input or output. \n41 DB Drain Terminal. This pin may be an input or output. \n42, 44 NIC Not Internally Connected . Do not connect to this pin. \n43 DA Drain Terminal. This pin may be an input or output. \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 11 of 21 S12\nS11\nS10\nS9\nS8S7S6S5S4S3S2S1S28\nS27\nS26S25\nS24\nS23S22\nS21\nS20S19\nS18\nS17S13\nS14S15S16\nDNIC\nNIC\nNICS32S31S30S29V\nDD\nVDD\nA0\nA1\nA2\nA3\nA4\nCS\nWR\nEN\nGND\nVSS\nNOTES\n1. NIC = NOT INTERNALLY CONNECTED. DO NOT CONNECT TO THIS PIN.484746454443424140393837\n35\n34\n33\n30313236\n29\n28\n27\n25262\n3\n4\n7651\n8\n9\n10\n1211\n131415161718192021222324ADG732\nTOP VIEW\n(Not to Scale)\n02765-104 \nFigure 5. ADG732 Pin Configuration  \nTable 7. ADG732 Pin Function Description  \nPin No. Mnemonic Description \n1 to 12, 45 to 48 S16 to S1 Source Termin al. This pin may be an input or output. \n13, 14 VDD Most Positive Power Supply Potential. \n15 to 19 A0 to A4 Logic Control Inputs. \n20 CS Chip Select Pin. CS  is active low. \n21 WR Write Pin. When WR is low, the logic control inputs (A0 to A4 ) control which state the switches are in. On \nthe rising edge of WR, the logic control input data is latched.  \n22 EN Active Low, Digital Input. When this pin is high, the d evice is disabled and all switches are off. When this \npin is low, the Ax logic control inp uts determine the on switches. The EN  input signal is not latched by WR . \n23 GND Ground (0 V) Reference. \n24 V SS Most Negative Power Supply in a Dual-Supply Applicatio n. In single-supply applications, connect this pin \nto GND. \n25 to 40 S17 to S32 Source Terminal. Th is pin may be an input or output. \n41, 42, 44 NIC  Not Internally Conne cted. Do not connect to this pin. \n43 D Drain Terminal. This pin may be an input or output. \n \n    \n \n      \n \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 12 of 21 48-LEAD LFCSP \nS12A\nS11A\nS10A\nS9AS8A\nS7A\nS6AS5A\nS4A\nS3A\nS2A\nS1AS12B\nS11B\nS10B\nS9B\nS8B\nS7B\nS6BS5B\nS4B\nS3B\nS2B\nS1BS13A\nS14AS15A\nS16A\nNICDA\nNIC\nDBS16B\nS15B\nS14B\nS13B\nNOT INTERNALLY CONNECTED.\n13\n1415\n16\n1718\n19\n20\n 21 22\n 23\n 2436\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2548\n47\n46\n45\n44\n4342\n41\n4039\n38\n37\n1\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12TOP VIEW\n(Not to Scale)\n02765-105VDD\nVSSVDD\nA0\nA1\nA2\nA3\nCSA\nCSB\nWR\nEN\nGND\n \nFigure 6. ADG726  Pin Configuration  \nTable 8. ADG726 Pin Function Description  \nPin No. Mnemonic Description \n1 to 12, 45 to 48 S16A to S1A Source Termin al. This pin may be an  input or output.  \n13, 14 VDD Most Positive Power Supply Potential. \n15 to 18 A0 to A3 Logic Control Inputs. \n19 CSA  Chip Select Pin A. CSA  is active low. If a differential outp ut configuration is required, tie CSA  and CSB  \ntogether. \n20 CSB  Chip Select Pin B. CSB  is active low. If a differential output configuration is required, tie CSB  and CSA  \ntogether. \n21 WR Write pin. When WR is low, the logic control inputs (A0 to A3 ) control which state the switches are in. On \nthe rising edge of WR, the logic control input data is latched. \n22 EN Active Low, Digital Input. When this pin is high, the device is disabled and all switches are off. When this pin is \nlow, the Ax logic control inputs determine the on switches. The EN  input signal is not latched by WR . \n23 GND Ground (0 V) Reference. \n24 V SS Most Negative Power Supply in a Dual-Supply Applicatio n. In single-supply applications, connect this pin \nto GND. \n25 to 40 S1B to S16B Source Terminal. This pin may be an input or output. \n41 DB Drain Terminal. This pin may be an input or output. \n42, 44 NIC  Not Internally Connected . Do not connect to this pin. \n43 DA Drain Terminal. This pin may be an input or output. \n EPAD Exposed Pad. The exposed pa d must be connected to GND. \n \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 13 of 21 S12\nS11\nS10\nS9\nS8\nS7\nS6\nS5\nS4S3\nS2\nS1\nNOTES\n1. NIC = NOT INTERNALLY CONNECTED. DO NOT CONNECT TO THIS PIN.\n2. THE EXPOSED PAD MUST BE CONNECTED TO GND.\nVDD  13\nVDD 14\nA0 15\nA1 16A2 17\nA3 18\nA4 19\nCS 20\nWR 21\nEN 22\nGND 23\nV\n 2436 S28\n35 S27\n34 S26\n33 S2532 S24\n31 S23\n30 S22\n29 S21\n28 S2027 S19\n26 S18\n25 S1748 S13\n47 S14\n46 S15\n45 S16\n44 NIC\n43 D\n42 NIC\n41 NIC\n40 S32\n39 S31\n38 S30\n37 S29\n1\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12ADG732\nTOP VIEW\n(Not to Scale)\n02765-004 \nFigure 7. ADG732 Pin Configuration  \nTable 9. ADG732 Pin Function Description \nPin No. Mnemonic Description \n1 to 12, 45 to 48 S16 to S1 Source Termin al. This pin may be an input or output. \n13, 14 VDD Most Positive Power Supply Potential. \n15 to 19 A0 to A4 Logic Control Inputs. \n20 CS Chip Select Pin. CS  is active low. \n21 WR Write Pin. When WR is low, the logic control inputs (A0 to A4 ) control which state the switches are in. On \nthe rising edge of WR, the logic control input data is latched.  \n22 EN Active Low, Digital Input. When this pin is high, the d evice is disabled and all switches are off. When this \npin is low, the Ax logic control inp uts determine the on switches. The EN  input signal is not latched by WR . \n23 GND Ground (0 V) Reference. \n24 V SS Most Negative Power Supply in a Dual-Supply Applicatio n. In single-supply applications, connect this pin \nto GND. \n25 to 40 S17 to S32 Source Terminal. Th is pin may be an input or output. \n41, 42, 44 NIC  Not Internally Conne cted. Do not connect to this pin. \n43 D Drain Terminal. This pin may be an input or output. \n EPAD Exposed Pad. The exposed pa d must be connected to GND. \n \nTruth Tables \nTable 10. ADG726 Truth Table  \nA31 A21 A11 A01 EN1 CSA  CSB  WR1 On Switch \nX X X X X 1 1 L → H Latches control input data \nX X X X X 1 1 X No change  in switch condition \nX X X X 1 X X X None \n0 0 0 0 0 0 0 0 S1A to DA, S1B to DB \n0 0 0 1 0 0 0 0 S2A to DA, S2B to DB \n0 0 1 0 0 0 0 0 S3A to DA, S3B to DB \n0 0 1 1 0 0 0 0 S4A to DA, S4B to DB \n0 1 0 0 0 0 0 0 S5A to DA, S5B to DB \n0 1 0 1 0 0 0 0 S6A to DA, S6B to DB \n0 1 1 0 0 0 0 0 S7A to DA, S7B to DB \n0 1 1 1 0 0 0 0 S8A to DA, S8B to DB \n1 0 0 0 0 0 0 0 S9A to DA, S9B to DB \n1 0 0 1 0 0 0 0 S10A to DA, S10B to DB \n1 0 1 0 0 0 0 0 S11A to DA, S11B to DB \n1 0 1 1 0 0 0 0 S12A to DA, S12B to DB \nADG726/ADG732 Data Sheet\n \nRev. C | Page 14 of 21 A31 A21 A11 A01 EN1 CSA  CSB  WR1 On Switch \n1 1 0 0 0 0 0 0 S13A to DA, S13B to DB \n1 1 0 1 0 0 0 0 S14A to DA, S14B to DB \n1 1 1 0 0 0 0 0 S15A to DA, S15B to DB \n1 1 1 1 0 0 0 0 S16A to DA, S16B to DB \n \n1 X is don’t care, L is low, and H is high. \n \nTable 11. ADG732 Truth Table  \nA41 A31 A21 A11 A01 EN1 CS WR1 Switch Condition \nX X X X X X 1 L → H Latches control input data \nX X X X X X 1 X No change  in switch condition \nX X X X X 1 X X None \n0 0 0 0 0 0 0 0 1 \n0 0 0 0 1 0 0 0 2 \n0 0 0 1 0 0 0 0 3 \n0 0 0 1 1 0 0 0 4 \n0 0 1 0 0 0 0 0 5 \n0 0 1 0 1 0 0 0 6 \n0 0 1 1 0 0 0 0 7 \n0 0 1 1 1 0 0 0 8 \n0 1 0 0 0 0 0 0 9 \n0 1 0 0 1 0 0 0 10 \n0 1 0 1 0 0 0 0 11 \n0 1 0 1 1 0 0 0 12 \n0 1 1 0 0 0 0 0 13 \n0 1 1 0 1 0 0 0 14 \n0 1 1 1 0 0 0 0 15 \n0 1 1 1 1 0 0 0 16 \n1 0 0 0 0 0 0 0 17 \n1 0 0 0 1 0 0 0 18 \n1 0 0 1 0 0 0 0 19 \n1 0 0 1 1 0 0 0 20 \n1 0 1 0 0 0 0 0 21 \n1 0 1 0 1 0 0 0 22 \n1 0 1 1 0 0 0 0 23 \n1 0 1 1 1 0 0 0 24 \n1 1 0 0 0 0 0 0 25 \n1 1 0 0 1 0 0 0 26 \n1 1 0 1 0 0 0 0 27 \n1 1 0 1 1 0 0 0 28 \n1 1 1 0 0 0 0 0 29 \n1 1 1 0 1 0 0 0 30 \n1 1 1 1 0 0 0 0 31 \n1 1 1 1 1 0 0 0 32 \n \n1 X is don’t care, L is low, and H is high. \n \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 15 of 21 TYPICAL PERFORMANCE CHARACTERISTICS \n8\n0 5.50\n5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.51234567VDD = 2.7V\nVDD = 3.0V\nVDD = 3.3VON RESISTANCE (Ω)\nVD, VS (V)TA = 25°C\nVSS = 0V\nVDD = 4.5V\nVDD = 5V VDD = 5.5V\n02765-006\nFigure 8. On Resistance vs. V D (V S), Single Supply \n \n8\n01234567RESISTANCE (Ω)\n–1.75 –0.75 0.25 2.25 1.25VDD= +2.25V\nVSS=– 2 . 2 5 V\nVDD=+ 2 . 7 5 V\nVSS=– 2 . 7 5 VTA=2 5 ° C\nVDD=+ 2 . 7 5 V\nVSS= –2.75V\nVD,VS(V)\n02765-007\nFigure 9. On Resistance vs. V D (V S), Dual Supply \n \n012345678\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0ON RESISTANCE (Ω)VDD = +5V\n+125°C\n+85°C\n+25°C\n–40°C\nVS, VD (V)\n02765-008\nFigure 10. On Resistance vs. V D (V S) for Different Temperatures, Single Supply \n 012345678\n0 0.5 1.0 1.5 2.0 2.5 3.0ON RESISTANCE (Ω)\nVD, VS (V)VDD = +3V\n02765-009+125°C\n+85°C\n+25°C\n–40°C\nFigure 11. On Resistance vs. V D (V S), Single Supply  \n \n012345678\n–2.5 –2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5 2.0 2.5ON RESISTANCE (Ω)\nVD, VS (V)VDD = +2.5V\nVSS = –2.5V\n02765-010+125°C\n+85°C\n+25°C–40°C\nFigure 12. On Resistance vs. V D (V S), Dual Supply \n \n–5000500100015002000\n0 2 04 06 08 0 1 0 0 1 2 0LEAKAGE CURRENT (pA)\nTEMPERATURE (°C)VDD = +5V\n02765-011ON (+, +)\nON (–, –)\nOFF (+, –)\nOFF (–, +)\nFigure 13. Leakage Currents vs. Temperature \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 16 of 21 25\n–15\n5 –2 –3 – 1 0123420\n5\n0\n–5\n–101510\nVD, VS (V)QINJ (pC)TA = +25°C\n02765-012\nFigure 14. ADG732  Charge Injection (Q INJ) vs. V D (V S) \n \n05101520253035404550\n–40 –20 0 20 40 60 80 100 120TIME (ns)\nTEMPERATURE (°C)tON, VDD = 3V\ntON, VDD = 5V\ntOFF, VDD = 3V\ntOFF, VDD = 5V\n02765-013\nFigure 15. t ON/tOFF (EN) Time vs. Temperature  \n \n6 12345 0LOGIC THRESHOLD VOLTAGE (V)1.8\n1.6\n00.8\n0.60.40.21.4\n1.01.2\nFALLINGRISINGTA = +25°C\nVDD (V)\n02765-014\nFigure 16. Logic Threshold Voltage vs. Supply Voltage (V DD) \n FREQUENCY (MHz)0\n–100–70–60–50–40–30–20–10\n0.03 0.1 1 10 100–80\n–90VDD = 5V\nTA = 25°COFF ISOL ATION (dB)\n02765-015\nFigure 17. Off Isol ation vs. Frequency \n \n0.03 0.1 1 10 100CROSSTALK (dB)\nFREQUENCY (MHz)0\n–10\n–100–20–30–40–50\n–60\n–70–80–90VDD = 3V, 5V\nTA = 25°C\n02765-016\nFigure 18. Crosstalk vs. Frequency \n \n0.03 0.1 1 10 100\nFREQUENCY (MHz)0\n–14–12–10–8–6–4–2ADG732ADG726INSERTION LOSS (dB)\nVDD = 5V\nTA = 25°C\n02765-017\nFigure 19. Insertion Loss vs. Frequency \n \n \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 17 of 21 TEST CIRCUITS \nIDS\nV1\nSD\nVS\nRON = V 1/IDS\n02765-018 \nFigure 20. On Resistance \n \nS1\nD\nVS GNDA\nVSS2\nS32\nENLOGIC 1VDD VSS\nVDD VSSIS (OFF)\nVD\n02765-019 \nFigure 21. I S (Off) \n \nA4\nA0\nADG732*D\nGNDENVOUT\nRL\n50ΩVSNETWORK\nANAL YZERVDD VSS0.1µF 0.1µF\n50Ω50Ω\nS\nOFF ISOLATION = 20 LOGVOUT\nVSVDD VSS\nLOGIC 1\n*SIMILAR CONNECTION FOR ADG726.\n02765-027 \nFigure 22. Off Isolation \n \nVSSVSS\nVDDVDD\nA4\nA0\nADG732*\nD\nEN GND\n*SIMILAR CONNECTION FOR ADG726.\n  CHANNEL-TO-CHANNEL CROSSTALK = 20LOG 10 (VOUT/VS)WRS2\nS32\nVOUT\nRLVSNETWORK\nANAL YZER\nCSS150Ω\n50Ω50Ω\n02765-028\nFigure 23. Channel-to-Channel Crosstalk \n S1\nD\nVS GNDA\nVDS2\nS32\nEN\nLOGIC 1VDD VSSVDD VSS\nID(OFF)\n02765-020 \nFigure 24. I D (Off) \n \nD\nVS GNDA\nVDS1\nS32\nENVDD VSSVDD VSS\nID (ON)\nLOGIC 0\n02765-021 \nFigure 25. I D (On) \n \nA4\nA0\nADG732*D\nGND\n*SIMILAR CONNECTION FOR ADG726.EN50Ω\nVOUT\nRL\n50ΩVSNETWORK\nANAL YZERVDD VSS0.1µF 0.1µF\nSVDD VSS\nINSERTION LOSS = 20 LOGVOUT WITH SWITCH\nVOUT WITHOUT SWITCH\n02765-029\nFigure 26. Bandwidth \n \n \n \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 18 of 21 ADDRESS\nDRIVE (V IN)\n0V\nVOUTVS1\nVS32\ntTRANSITION tTRANSITION50%\n90%50%\n90%VSSVSS\nVDDVDD\n50Ω VINVIN\nA4\nA0\nADG732*S2 THRU S31S1\nS32\nD\nENVS1\nVOUTRL\n300ΩCL\n35pF CS GND WR\n*SIMILAR CONNECTION FO RADG726.VS32\n02765-022 \nFigure 27. Switching Time of Multiplexer, t TRANSITION \n \nVIN\nADDRESS\nDRIVE (V IN)\n0V\nVS\nVOUT\ntOPEN80% 80%VSSVSS\nVDDVDD\n50ΩVINA4\nA0\nADG732*S2 THRU S31S1\nS32\nD\nENVS\nVOUTRL\n300ΩCL\n35pF CS GND WR\n*SIMILAR CONNECTION FOR ADG726.\n02765-023 \nFigure 28. Break-Before-Make Delay, t OPEN  \n \ntON(WR)\ntOFF(WR)20%\n20%50%\n0V\nSWITCH\nOUTPUTVOUTVIN\n0VVSVSSVSS\nVDDVDD\nVCSA4\nA0\nADG732*S2 THRU S32S1\nD\nENVOUTRL\n300ΩCL\n35pF GND\n*SIMILAR CONNECTION FOR ADG726.CS\nWR\nVWR\n02765-024VWR\n \nFigure 29. Write Turn-On and Turn-Off Time, t ON, tOFF (WR) \n \nVIN\n0V\nSWITCH\nOUTPUTVOUT\n0V50% 50%\n10% 90%tON(EN) tOFF(EN)VSVSSVSS\nVDDVDD\nVENA4\nA0\nADG732*S2 THRU S32S1\nD\nCSVOUTRL\n300ΩCL\n35pF GND\n*SIMILAR CONNECTION FOR ADG726.EN\nWR\n02765-025VEN\n \nFigure 30. Enable Delay, t ON (EN), t OFF (EN)  \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 19 of 21 0VVIN\nVOUTQINJ=CL×ΔVOUTΔVOUTLOGIC\nINPUT (V IN)VSSVSS\nVDDVDD\nVINA4\nA0\nADG732*\nD\nCSVOUTCL\n1nF\nGND\n*SIMILAR CONNECTION FOR ADG726.EN\nWRRS\nVSS\n02765-026 \nFigure 31. Charge Injection  \n \nADG726/ADG732 Data Sheet\n \nRev. C | Page 20 of 21 TERMINOLOGY \nIDD  \nIDD represents the positive supply current.  \nISS  \nISS represents the negative supply current.  \nIN \nIN represents the logic control input. \nVD (V S) \nVD and V S represent the analog voltag e on the Dx pins and the \nSx pins, respectively.  R\nON  \nRON represents the ohmic resistance between the Dx pins and \nthe Sx pins.  \nΔR ON \nΔR ON represents the difference between the R ON of any two \nchannels. \nRFLAT(ON)   \nRFLAT(ON)  is the flatness that is defined as the difference between \nthe maximum and minimum value of on resistance measured \nover the specified analog signal range. \nIS (Off) \nIS (Off) represents the source lea kage current with the switch off. \nID (Off) \nID (Off) represents the drain leakage current with the switch off. \nID (On), I S (On)  \nID (On) and I S (On) represent the chan nel leakage currents with \nthe switch on.  \nVINL  \nVINL is the maximum input voltage for Logic 0.  \nVINH  \nVINH is the minimum input voltage for Logic 1.  \nIINL, IINH \nIINL and I INH represent the low and high input currents of the \ndigital inputs.  \nCS (Off) \nCS (Off) represents the off switch  source capacitance. It is \nmeasured with a reference to ground. CD (Off) \nCD (Off) represents the off switch drain capacitance. It is \nmeasured with reference to ground. C\nD (On), C S (On)  \nCD (On) and C S (On) represent the on switch capacitances, \nwhich are measured with reference to ground.  C\nIN  \nCIN is the digital input capacitance. \ntTRANSITION  \ntTRANSITION  is the delay time measured between the 50% and 90% \npoints of the digital inputs and the switch on condition when \nswitching from one address state to another. \ntON (EN) \ntON (EN) is the delay time between the 50% and 90% points of \nthe EN digital input and the switch on condition. \ntOFF (EN) \ntOFF (EN) is the delay time between the 50% and 90% points of \nthe EN digital input and the switch off condition. \ntOPEN \ntOPEN is the off time measured between the 80% points of both \nswitches when switching from one address state to another \nCharge Injection \nCharge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching. \nOff Isolation \nOff isolation is a measure of the unwanted signal coupling \nthrough an off switch. \nChannel-to-Channel Crosstalk  \nCrosstalk is a measure of unwanted signal that is coupled \nthrough from one channel to anot her as a result of parasitic \ncapacitance.  \nInsertion Loss  \nInsertion loss is the loss due to th e on resistance of the switch.  \n \n \n \nData Sheet ADG726/ADG732\n \nRev. C | Page 21 of 21 OUTLINE DIMENSIONS \n0.45\n0.400.350.20 MIN\nCOMPLIANT TO JEDEC STANDARDS MO-220-WKKD-41\n120.50\nBSC\nBOTTOM VIEW TOP VIEW48\n13 243637\n0.800.750.70\n0.05 MAX0.02 NOM\n0.203 REFCOPLANARITY\n0.080.30\n0.230.18\n10-10-2018-C7.107.00 SQ6.90\n5.50 REF\nEND VIEWEXPOSED\nPADPKG-0045095.20\n5.10 SQ5.00PIN 1\nINDICATORAREAOPTIONS\n(SEEDETAILA)DETAIL A\n(JEDEC 95)\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.PIN 1\nINDICATOR\nAREA\nSEATING\nPLANE\n \nFigure 32. 48-Lead Frame Chip Scale Package [LFCSP] \n7 mm × 7 mm Body and 0.75 mm Package Height \n(CP-48-4) \nDimensions shown in millimeters \nCOMPLIANT TO JEDEC STANDARDS MS-026ABC0.50\nBSC\nLEAD PITCH0.27\n0.220.179.00\nBSC SQ\n7.00\nBSC SQ1.20\nMAX\nTOP VIEW\n(PINS DOWN)1\n12\n1325\n243637 480.750.60\n0.45\nPIN 1\nVIEW A1.05\n1.00\n0.950.20\n0.09\n0.08 MAX\nCOPLANARITYSEATING\nPLANE0° MIN\n7°\n3.5°\n0° 0.15\n0.05\nVIEW  A\nROTATED 90° CCW\n \nFigure 33. 48-Lead Thin Plastic Quad Flat Package [TQFP] \n(SU-48) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1 Temperature Range Package Description Package Option \nADG726BCPZ –40°C to +85°C 48-Lead Frame  Chip Scale Package [LFCSP] CP-48-4 \nADG726BCPZ-REEL –40°C to +85°C 48-Lead Fra me Chip Scale Package [LFCSP] CP-48-4 \nADG726BSUZ –40°C to +85°C 48-Lead Thin Pl astic Quad Flat Package [TQFP] SU-48 \nADG726BSUZ-REEL –40°C to +85°C 48-Lead Thin  Plastic Quad Flat Package [TQFP] SU-48 \nADG732BCPZ –40°C to +125°C 48-Lead Frame  Chip Scale Package [LFCSP] CP-48-4 \nADG732BCPZ-REEL –40°C to +125°C 48-Lead Fra me Chip Scale Package [LFCSP] CP-48-4 \nADG732BSUZ –40°C to +125°C 48-Lead Thin Pl astic Quad Flat Package [TQFP] SU-48  \nADG732BSUZ-REEL –40°C to +125°C 48-Lead Thin Plastic Quad Flat Package [TQFP] SU-48  \n \n1 Z = RoHS-Compliant Part \n \n \n©2002–2021 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D02765-2/21(C)  \n'}]
!==============================================================================!
### Component Summary: ADG726BSUZ-REEL

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Single Supply: +1.8 V to +5.5 V
  - Dual Supply: ±2.5 V

- **Current Ratings:**
  - Continuous Current: 30 mA (S or D)
  - Peak Current (Pulsed at 1 ms, 10% Duty Cycle): 60 mA

- **Power Consumption:**
  - Positive Supply Current (I_DD): 10 μA (typical) at V_DD = 5.5 V
  - Negative Supply Current (I_SS): 10 μA (typical) at V_SS = -2.5 V

- **Operating Temperature Range:**
  - ADG726: -40°C to +85°C
  - ADG732: -40°C to +125°C

- **Package Type:**
  - 48-lead TQFP (Thin Quad Flat Package)
  - 48-lead LFCSP (Lead Frame Chip Scale Package)

- **Special Features:**
  - On-resistance: 4 Ω at 25°C for +5 V single supply/±2.5 V dual supply
  - 0.5 Ω on-resistance flatness at 25°C
  - Rail-to-rail operation
  - Break-before-make switching action
  - TTL-/CMOS-compatible inputs
  - On-chip latches for microprocessor interfacing

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

**Description:**
The ADG726 is a monolithic, complementary metal oxide semiconductor (CMOS) analog multiplexer designed to switch one of 16 inputs to a common output. It operates with a single supply voltage ranging from +1.8 V to +5.5 V or a dual supply of ±2.5 V. The device features low on-resistance (4 Ω) and is suitable for applications requiring high-speed switching and low power dissipation.

**Typical Applications:**
- **Optical Applications:** Used in optical signal routing and switching.
- **Data Acquisition Systems:** Facilitates the selection of multiple input signals for processing.
- **Communication Systems:** Enables signal routing in communication devices.
- **Relay Replacement:** Acts as a solid-state alternative to mechanical relays.
- **Audio and Video Switching:** Used in audio/video equipment for channel selection.
- **Battery-Powered Systems:** Ideal for low-power applications due to its low supply current.
- **Medical Instrumentation:** Utilized in medical devices for signal routing.
- **Automatic Test Equipment (ATE):** Employed in testing setups for multiplexing signals.

This summary provides a comprehensive overview of the ADG726BSUZ-REEL, highlighting its key specifications, functionality, and applications in various electronic systems.