* [Chapter 1 About this specification](smmu-1.1.md)
  * [1.2 Terms and abbreviations](smmu-1.2.md)
  * [1.3 Specification Scope](smmu-1.3.md)
  * [1.4 Feedback](smmu-1.4.md)
* [Chapter 2 Introduction](smmu-2.md)
  * [2.1 History](smmu-2.1.md)
  * [2.2 SMMUv3.0 features](smmu-2.2.md)
  * [2.3 SMMUv3.1 features](smmu-2.3.md)
  * [2.4 SMMUv3.2 features](smmu-2.4.md)
  * [2.5 SMMUv3.3 features](smmu-2.5.md)
  * [2.6 SMMU for RME features](smmu-2.6.md)
  * [2.7 SMMU for RME DA features](smmu-2.7.md)
  * [2.8 SMMUv3.4 features](smmu-2.8.md)
  * [2.9. Permitted implementation of subsets of SMMUv3.x and SMMUv3.(x+1) architectural features](smmu-2.9.md)
  * [2.10 System placement](smmu-2.10.md)
* [Chapter 3 Operation](smmu-3.1.md)
  * [3.2 Stream numbering](smmu-3.2.md)
  * [3.3 Data structures and translation procedure](smmu-3.3.md)
  * [3.4 Address sizes](smmu-3.4.md)
  * [3.5 Command and Event queues](smmu-3.5.md)
  * [3.6 Structure and queue ownership](smmu-3.6.md)
  * [3.7 Programming registers](smmu-3.7.md)
  * [3.8 Virtualization](smmu-3.8.md)
  * [3.9 Support for PCI Express, PASIDs, PRI, and ATS](smmu-3.9.md)
  * [3.10 Security states support](smmu-3.10.md)
  * [3.11 Reset, Enable and initialization](smmu-3.11.md)
  * [3.12 Fault models, recording and reporting](smmu-3.12.md)
  * [3.13 Translation tables and Access flag/Dirty state](smmu-3.13.md)
  * [3.14 Speculative accesses](smmu-3.14.md)
  * [3.15 Coherency considerations and memory access types](smmu-3.15.md)
  * [3.16 Embedded Implementations](smmu-3.16.md)
  * [3.17 TLB tagging, VMIDs, ASIDs and participation in broadcast TLB maintenance](smmu-3.17.md)
  * [3.18 Interrupts and notifications](smmu-3.18.md)
  * [3.19 Power control](smmu-3.19.md)
  * [3.20 TLB and configuration cache conflict](smmu-3.20.md)
  * [3.21 Structure access rules and update procedures](smmu-3.21.md)
  * [3.22 Destructive reads and directed cache prefetch transactions](smmu-3.22.md)
  * [3.23 Memory Tagging Extension](smmu-3.23.md)
  * [3.24 Device Permission Table](smmu-3.24.md)
  * [3.25 Granule Protection Checks](smmu-3.25.md)
  * [3.26 Permission Indirections](smmu-3.26.md)
  * [3.27 Translation Hardening](smmu-3.27.md)
* [Chapter 4](smmu-4.md)
  * [4.1 Commands overview](smmu-4.1.md)
  * [4.2 Prefetch](smmu-4.2.md)
  * [4.3 Configuration structure invalidation](smmu-4.3.md)
  * [4.4 TLB invalidation](smmu-4.4.md)
  * [4.5 ATS and PRI](smmu-4.5.md)
  * [4.6 DPT maintenance](smmu-4.6.md)
  * [4.7 Fault response and synchronization commands](smmu-4.7.md)
  * [4.8 Command Consumption summary](smmu-4.8.md)
* [Chapter 5](smmu-5.md)
  * [5.1 L1STD, Level 1 Stream Table Descriptor](smmu-5.1.md)
  * [5.2 STE, Stream Table Entry](smmu-5.2.md)
  * [5.3 L1CD, Level 1 Context Descriptor](smmu-5.3.md)
  * [5.4 CD, Context Descriptor](smmu-5.4.md)
  * [5.5 Fault configuration (A, R, S bits)](smmu-5.5.md)
  * [5.6 VMS, Virtual Machine Structure](smmu-5.6.md)
* [Chapter 6 Memory map and registers](smmu-6.md)
* [Chapter 7 Faults, errors and Event queue](smmu-7.md)
  * [7.1 Command queue errors](smmu-7.1.md)
  * [7.2 Event queue recorded faults and events](smmu-7.2.md)
  * [7.3 Event records](smmu-7.3.md)
  * [7.4 Event queue overflow](smmu-7.4.md)
  * [7.5 Global error recording](smmu-7.5.md)
* [Chapter 8 Page request queue](smmu-8.md)
  * [8.1 PRI queue overflow](smmu-8.1.md)
  * [8.2 Miscellaneous](smmu-8.2.md)
  * [8.3 PRG Response Message codes](smmu-8.3.md)
* [Chapter 9](smmu-9.md)
  * [9.1 Register usage](smmu-9.1.md)
* [Chapter 10 Performance Monitors Extension](smmu-10.1.md)
  * [10.2 Overview of counters and groups](smmu-10.2.md)
  * [10.3 Monitor events](smmu-10.3.md)
  * [10.4 StreamIDs and filtering](smmu-10.4.md)
  * [10.5 Registers](smmu-10.5.md)
  * [10.6 Support for Secure state](smmu-10.6.md)
  * [10.7 Support for Realm state](smmu-10.7.md)
* [Chapter 11 Debug/Trace](smmu-11.md)
* [Chapter 12 Reliability, Availability and Serviceability (RAS)](smmu-12.md)
  * [12.1 Error propagation, consumption and containment in the SMMU](smmu-12.1.md)
  * [12.2 Error consumption visible through the SMMU programming interface](smmu-12.2.md)
  * [12.3 Service Failure Mode (SFM)](smmu-12.3.md)
  * [12.4 RAS fault handling/reporting](smmu-12.4.md)
  * [12.5 Confidential information in RAS Error Records](smmu-12.5.md)
  * [12.6 Recommendations for reporting of SMMU events in RAS registers](smmu-12.6.md)
* [Chapter 13](smmu-13.md)
  * [13.1 SMMU handling of attributes](smmu-13.1.md)
  * [13.2 SMMU disabled global bypass attributes](smmu-13.2.md)
  * [13.3 Translation flow, STE bypasses stage 1 and stage 2](smmu-13.3.md)
  * [13.4 Normal translation flow](smmu-13.4.md)
  * [13.5 Summary of attribute/permission configuration fields](smmu-13.5.md)
  * [13.6 PCIe and ATS attribute/permissions handling](smmu-13.6.md)
  * [13.7 PCIe permission attribute interpretation](smmu-13.7.md)
  * [13.8 Attributes for SMMU-originated accesses](smmu-13.8.md)
* [Chapter 14 External interfaces](smmu-14.1.md)
  * [14.2 ATS Interface, packets, protocol](smmu-14.2.md)
  * [14.3 SMMU-originated transactions](smmu-14.3.md)
* [Chapter 15 Translation procedure](smmu-15.md)
* [Chapter 16](smmu-16.1.md)
  * [16.2 Caching](smmu-16.2.md)
  * [16.3 Programming implications of bus address sizing](smmu-16.3.md)
  * [16.4 System integration](smmu-16.4.md)
  * [16.5 System software](smmu-16.5.md)
  * [16.6 IMPLEMENTATION DEFINED features](smmu-16.6.md)
  * [16.7 Interconnect-specific features](smmu-16.7.md)
  * [16.8 Summary of SMMU transactions and their PCIe and AMBA equivalents](smmu-16.8.md)
* [Chapter 17](smmu-17.md)
  * [17.1 Discovery and global configuration](smmu-17.1.md)
  * [17.2 Assignment of PARTID and PMG for client transactions](smmu-17.2.md)
  * [17.3 PCIe ATS transactions](smmu-17.3.md)
  * [17.4 Assignment of PARTID and PMG for SMMU-originated transactions](smmu-17.4.md)
  * [17.5 Assignment of PARTID and PMG for PMCG-originated MSIs](smmu-17.5.md)
  * [17.6 SMMU support for partitioning and monitoring of internal resources](smmu-17.6.md)
  * [17.7 Determination of PARTID space values](smmu-17.7.md)
* [Chapter 18](smmu-18.md)
