verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/pipeline_11.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/edge_detector_2.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/comparator_22.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/button_conditioner_5.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bool_20.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bitshift_23.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/addsub_21.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/storevalues_18.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/seven_seg_15.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/decoder_16.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/counter_14.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/alu_17.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/multi_seven_se_8.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v"
verilog work "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/mojo_top_0.v"
