strict digraph "compose( ,  )" {
	node [label="\N"];
	"67:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986706ed0>",
		fillcolor=firebrick,
		label="67:NS
value <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986706ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_65:AL"	 [def_var="['value']",
		label="Leaf_65:AL"];
	"67:NS" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"66:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa986706050>",
		fillcolor=springgreen,
		label="66:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"66:IF" -> "67:NS"	 [cond="['reset']",
		label=reset,
		lineno=66];
	"68:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa986706cd0>",
		fillcolor=turquoise,
		label="68:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"66:IF" -> "68:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=66];
	"72:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986a4ec50>",
		fillcolor=firebrick,
		label="72:NS
value <= value + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986a4ec50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"72:NS" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"71:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa986701dd0>",
		fillcolor=springgreen,
		label="71:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"71:IF" -> "72:NS"	 [cond="['en']",
		label=en,
		lineno=71];
	"69:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa986701410>",
		fillcolor=springgreen,
		label="69:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"68:BL" -> "69:IF"	 [cond="[]",
		lineno=None];
	"70:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986701510>",
		fillcolor=firebrick,
		label="70:NS
value <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa986701510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"70:NS" -> "Leaf_65:AL"	 [cond="[]",
		lineno=None];
	"69:IF" -> "71:IF"	 [cond="['load']",
		label="!(load)",
		lineno=69];
	"69:IF" -> "70:NS"	 [cond="['load']",
		label=load,
		lineno=69];
	"65:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa9866fdf10>",
		clk_sens=True,
		fillcolor=gold,
		label="65:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'load', 'en', 'value']"];
	"65:AL" -> "66:IF"	 [cond="[]",
		lineno=None];
	"Leaf_65:AL" -> "65:AL";
}
