git clone --depth 1 --no-tags https://github.com/adarsh-a11/phase_detector.git f:/verilog_sva_gh_scraper/data/full_repos/682404615
git clone --depth 1 --no-tags https://github.com/BhAvYa010/Single-cycle-datapath-riscv-minimips.git f:/verilog_sva_gh_scraper/data/full_repos/678009840
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/SPI-Slave-connected-to-RAM-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/684558109
git clone --depth 1 --no-tags https://github.com/Cyberyzy/Verilog-16bit-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/683692983
git clone --depth 1 --no-tags https://github.com/yikoulian2001/pcie_adapter.git f:/verilog_sva_gh_scraper/data/full_repos/680527849
git clone --depth 1 --no-tags https://github.com/Herculoxz/DSP-ON-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/679830787
git clone --depth 1 --no-tags https://github.com/suraijmuhammed/intel-unnati.git f:/verilog_sva_gh_scraper/data/full_repos/679840025
git clone --depth 1 --no-tags https://github.com/Sourav365/CORDIC_V2.git f:/verilog_sva_gh_scraper/data/full_repos/680189983
git clone --depth 1 --no-tags https://github.com/Icarus131/iverilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/679623971
git clone --depth 1 --no-tags https://github.com/zyadahmed24/SPI_Slave_TX-RX.git f:/verilog_sva_gh_scraper/data/full_repos/684359085
git clone --depth 1 --no-tags https://github.com/mishraharsu/washing-machine-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682670826
git clone --depth 1 --no-tags https://github.com/Kashyap682/Memory-Module-Layered-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/678231452
git clone --depth 1 --no-tags https://github.com/efabless/EF_GPIO8.git f:/verilog_sva_gh_scraper/data/full_repos/684017510
git clone --depth 1 --no-tags https://github.com/nezhajun/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/677905239
git clone --depth 1 --no-tags https://github.com/Sai-Sahith/matrixmultiplication_using_DA.git f:/verilog_sva_gh_scraper/data/full_repos/683466585
git clone --depth 1 --no-tags https://github.com/themperek/ORConf23.git f:/verilog_sva_gh_scraper/data/full_repos/682459522
git clone --depth 1 --no-tags https://github.com/bun137/iVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/682667678
git clone --depth 1 --no-tags https://github.com/cangtianhuang/BIT-pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/682025315
git clone --depth 1 --no-tags https://github.com/m7md5303/Digital-Signal-Processing-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/682818383
git clone --depth 1 --no-tags https://github.com/Madhuu-XD/SynthoSphere-PIC16C5x-FPGA_Processor_Core.git f:/verilog_sva_gh_scraper/data/full_repos/683126130
git clone --depth 1 --no-tags https://github.com/shalan/MS_CLK_RST.git f:/verilog_sva_gh_scraper/data/full_repos/683808746
git clone --depth 1 --no-tags https://github.com/GVTK7/Synthesis-Of-Add_sft_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/680049569
git clone --depth 1 --no-tags https://github.com/DakshKalley/ece385-street-fighter.git f:/verilog_sva_gh_scraper/data/full_repos/683909466
git clone --depth 1 --no-tags https://github.com/AniruddhaN2203/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/679740768
git clone --depth 1 --no-tags https://github.com/saumyatshah/microprocessor-design.git f:/verilog_sva_gh_scraper/data/full_repos/681380119
git clone --depth 1 --no-tags https://github.com/AmirhosseinR/VeeRwolf.git f:/verilog_sva_gh_scraper/data/full_repos/683733389
git clone --depth 1 --no-tags https://github.com/kuhgeork/RISC_V_single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/682485237
git clone --depth 1 --no-tags https://github.com/elkw/Computer-aided-VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/680893354
git clone --depth 1 --no-tags https://github.com/pawan0011/verilog_practice_code.git f:/verilog_sva_gh_scraper/data/full_repos/678816747
git clone --depth 1 --no-tags https://github.com/Shahiraosama/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/679906227
git clone --depth 1 --no-tags https://github.com/VardhanSuroshi/VLSI-ASIC-Design-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/680075053
git clone --depth 1 --no-tags https://github.com/jeffreymonjacastro/2023-II.git f:/verilog_sva_gh_scraper/data/full_repos/678540606
git clone --depth 1 --no-tags https://github.com/isomoye/EEGR471.git f:/verilog_sva_gh_scraper/data/full_repos/678829934
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/TPU.git f:/verilog_sva_gh_scraper/data/full_repos/680237798
git clone --depth 1 --no-tags https://github.com/ISmillex/Simon-Game-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/682990592
git clone --depth 1 --no-tags https://github.com/vamsi-2312/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/678469153
git clone --depth 1 --no-tags https://github.com/mcjtag/hamming_code.git f:/verilog_sva_gh_scraper/data/full_repos/678480390
git clone --depth 1 --no-tags https://github.com/VenuPabbuleti/100-Days-RTL-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/684443684
git clone --depth 1 --no-tags https://github.com/abartella02/asip-stepper-motor-controller-full.git f:/verilog_sva_gh_scraper/data/full_repos/679849371
git clone --depth 1 --no-tags https://github.com/MukeshIITB/SYNC_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/680089906
git clone --depth 1 --no-tags https://github.com/Bodagattu/AES.git f:/verilog_sva_gh_scraper/data/full_repos/681721814
git clone --depth 1 --no-tags https://github.com/zyadahmed24/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/681231494
git clone --depth 1 --no-tags https://github.com/abdul-muyeed/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/679137247
git clone --depth 1 --no-tags https://github.com/dabinl1258/dabin_ICE40UP5K_Example.git f:/verilog_sva_gh_scraper/data/full_repos/680657620
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/RTL_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/681771781
git clone --depth 1 --no-tags https://github.com/SeyyedAhmadRokni/Risc_v_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/678727118
git clone --depth 1 --no-tags https://github.com/AmirHamzahR/IRTransmitter.git f:/verilog_sva_gh_scraper/data/full_repos/679127792
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/679751431
git clone --depth 1 --no-tags https://github.com/qinhant/SE_verification_CCS.git f:/verilog_sva_gh_scraper/data/full_repos/683061191
git clone --depth 1 --no-tags https://github.com/m0jks/verilog-pcie.git f:/verilog_sva_gh_scraper/data/full_repos/681224174
git clone --depth 1 --no-tags https://github.com/mathdufo/UART.git f:/verilog_sva_gh_scraper/data/full_repos/678171446
git clone --depth 1 --no-tags https://github.com/gautamV19/CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/678374916
git clone --depth 1 --no-tags https://github.com/Ajaymalolan/Hamming_code_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/680201265
git clone --depth 1 --no-tags https://github.com/myyerrol/learning-digital-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/678261092
git clone --depth 1 --no-tags https://github.com/tart-telescope/signal_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/682837316
git clone --depth 1 --no-tags https://github.com/zyadahmed24/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/681229477
git clone --depth 1 --no-tags https://github.com/SakethGajawada/RISCV_GNU.git f:/verilog_sva_gh_scraper/data/full_repos/681297667
git clone --depth 1 --no-tags https://github.com/socks2309/neural-network-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/684610701
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/AMD-Spartan6-dsp48a1-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/684583113
git clone --depth 1 --no-tags https://github.com/shuaikangzhang/demo.git f:/verilog_sva_gh_scraper/data/full_repos/684637649
git clone --depth 1 --no-tags https://github.com/RlingM/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/682461448
git clone --depth 1 --no-tags https://github.com/ajaygoswami2612/DCT.git f:/verilog_sva_gh_scraper/data/full_repos/682585295
git clone --depth 1 --no-tags https://github.com/QEDady/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/684315216
git clone --depth 1 --no-tags https://github.com/priyankahembram/Vending-machine--verilog.git f:/verilog_sva_gh_scraper/data/full_repos/683075553
git clone --depth 1 --no-tags https://github.com/VamseeKVK/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/682858247
git clone --depth 1 --no-tags https://github.com/swrjima/Automatic-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/682885380
git clone --depth 1 --no-tags https://github.com/JiaaaweiL/HDL_bits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/682881971
git clone --depth 1 --no-tags https://github.com/AnubhavSinghPawar/Asynchronous-FIFO-Memory-Module.git f:/verilog_sva_gh_scraper/data/full_repos/683049356
git clone --depth 1 --no-tags https://github.com/radio-chet/16-Bit-CPU-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682786857
git clone --depth 1 --no-tags https://github.com/Phxix911/Vector-database-controller.git f:/verilog_sva_gh_scraper/data/full_repos/681897530
git clone --depth 1 --no-tags https://github.com/neild-coder/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/684192262
git clone --depth 1 --no-tags https://github.com/oshov/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/684219408
git clone --depth 1 --no-tags https://github.com/JamesHoi/cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/684382026
git clone --depth 1 --no-tags https://github.com/projectDV/Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/683939688
git clone --depth 1 --no-tags https://github.com/chenwei0129/Bit-blade-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/684575495
git clone --depth 1 --no-tags https://github.com/NOP-Processor/NOP-Misc.git f:/verilog_sva_gh_scraper/data/full_repos/684606740
git clone --depth 1 --no-tags https://github.com/marc0620/NTU_ICD_2022.git f:/verilog_sva_gh_scraper/data/full_repos/680050322
git clone --depth 1 --no-tags https://github.com/AkshatGupta468/RISC-V_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/680113908
git clone --depth 1 --no-tags https://github.com/JheelMak/PWM-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/680408636
git clone --depth 1 --no-tags https://github.com/m0jks/1000base-X.git f:/verilog_sva_gh_scraper/data/full_repos/681342336
git clone --depth 1 --no-tags https://github.com/coollabtju/crosslinki2chardcore.git f:/verilog_sva_gh_scraper/data/full_repos/678657196
git clone --depth 1 --no-tags https://github.com/Souvik996/Harvard-architecture-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/678710739
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/679885640
git clone --depth 1 --no-tags https://github.com/neeraj-patidar/705_Tasks.git f:/verilog_sva_gh_scraper/data/full_repos/679890111
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/32-bit-RISC-V-Processor-Harvard-Architecture-with-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/679924396
git clone --depth 1 --no-tags https://github.com/aks7865/Design-of-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/679990288
git clone --depth 1 --no-tags https://github.com/yikoulian2001/Nvme-endpoint.git f:/verilog_sva_gh_scraper/data/full_repos/680545433
git clone --depth 1 --no-tags https://github.com/rtalwart/Verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/679445436
git clone --depth 1 --no-tags https://github.com/Inventor-X/alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/681472030
git clone --depth 1 --no-tags https://github.com/VISHNU-VARDHAN-GURRALA/Pulse-Width-Modulation-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/681589199
git clone --depth 1 --no-tags https://github.com/Pinigelbard/ALU_4bit.git f:/verilog_sva_gh_scraper/data/full_repos/681655211
git clone --depth 1 --no-tags https://github.com/meetbhatt2113/USR-Universal-Shift-Register-.git f:/verilog_sva_gh_scraper/data/full_repos/681564094
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-co502-RV32IM-and-PipelineProcessor-and-Extention-Group_3.git f:/verilog_sva_gh_scraper/data/full_repos/681532896
git clone --depth 1 --no-tags https://github.com/ajaygoswami2612/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/681798565
git clone --depth 1 --no-tags https://github.com/Ali-Bakhtiarian/QRNG.git f:/verilog_sva_gh_scraper/data/full_repos/681509304
git clone --depth 1 --no-tags https://github.com/ajaygoswami2612/Lammings-Game.git f:/verilog_sva_gh_scraper/data/full_repos/681736448
git clone --depth 1 --no-tags https://github.com/bhavaniprasad2001/verilog_basic-programs.git f:/verilog_sva_gh_scraper/data/full_repos/681764623
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/Automatic_Garage_Door_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/681757887
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/clk_div.git f:/verilog_sva_gh_scraper/data/full_repos/681759584
git clone --depth 1 --no-tags https://github.com/monish-nath/quick_sort_hw.git f:/verilog_sva_gh_scraper/data/full_repos/682188956
