# Configuração MIPS R10k.

# redirecionamento sim.
# -redir:sim /home/rogerio/mestrado/pesquisa/simulacoes/resultados/powerSMT/tstMaxLarguraRecursos/simout_1_16_2.txt

# redirecionamento prog.
# -redir:prog /home/rogerio/mestrado/pesquisa/simulacoes/resultados/powerSMT/tstMaxLarguraRecursos/progout_1_16_2.txt

# forward instructions.
-fastfwd 50000000

# max instructions.
-max:inst 300000000

# Fetch Stage. Para cada processo.
-fetch:width 4
-fetch:ifqsize 32 

# Decode. Largura Unificada.
-decode:width 4 

# Issue. Largura Unificada.
-issue:inorder FALSE 
-issue:width 4 

# Commit. Largura Unificada.
-commit:width 4

# RUU and LSQ
-ruulsq:type distributed
-ruu:size 32 
-lsq:size 16

# Branch Predictor.
#    GAg: 1 4096 12 0
# Gshare: 1 4096 12 1
# 512 x 2 (512 entradas de 2 bits de historico, o padrao é 2 bits já).
# 1 entrada no 1st level ( 1 reg. de 9 bits para endereçar os 512 entradas do 2nd level)
-bpred:type 2lev 
-bpred:2lev 1 512 9 0

# BTB.
# -bpred:btb       <int list...>    # 512 4 # BTB config (<num_sets> <associativity>)
-bpred:btb 32 1

# -bpred:ras       <int>            # 8 # return address stack size (0 for no return stack)
-bpred:ras 0


# Functional Units.
# heterogeneous
 -fu:type hetero
  -res:ialu 3 
  -res:imult 1 
  -res:fpalu 3
  -res:fpmult 1 
  -res:memport 2
 
# System Cache Modules 
-imodules:num 1

# Instruction Caches.
# <name>:<nbanks>:<csize>:<bzsize>:<assoc>:<rpl>
-cache:il1 il1:1:32:16:2:l 
-cache:il2 dl2

# Data Caches. 
-cache:dl1 dl1:1:32:8:2:l
-cache:dl2 ul2:1:512:32:2:l 

# TLBS. 1024KB = 1MB
#  Example:   -dtlb dtlb:16:2048:2:r
-tlb:itlb itlb:16:64:1:l 
-tlb:dtlb dtlb:16:64:1:l 

# Memory.
-mem:width 64

# process technology.
-technology TECH_350

# -cache:il1_output_width
-cache:il1_output_width 32
#-cache:dl1_output_width
-cache:dl1_output_width 64
# -cache:dl2_output_width
-cache:dl2_output_width 256

