# ğŸ“˜ Demultiplexer â€“ A Comprehensive Guide

## âœ¨ Introduction
A **Demultiplexer (DEMUX)** is a combinational logic circuit that takes a single input signal and distributes it to one of many output lines based on the values of selection lines. It is essentially the reverse operation of a **Multiplexer (MUX)**.

The number of output lines of a demultiplexer is determined by the number of **selection lines (n)** using the formula:

- The number of outputs \( N = 2^n \), where \( n \) is the number of selection lines.

### Common Demultiplexer Types:
- **1:2 DEMUX** â†’ 1 input, 1 selection line, 2 outputs
- **1:4 DEMUX** â†’ 1 input, 2 selection lines, 4 outputs
- **1:8 DEMUX** â†’ 1 input, 3 selection lines, 8 outputs
- **1:16 DEMUX** â†’ 1 input, 4 selection lines, 16 outputs

Demultiplexers are commonly used in **data routing, signal demodulation, memory addressing, and digital communication systems**.

---

## ğŸ“Œ 1:2 Demultiplexer

ğŸ”¹ **How It Works:**
- A **single selection line (S)** determines which of the **two outputs (Yâ‚€, Yâ‚)** receives the input signal (I).
- If **S = 0**, the input is routed to **Yâ‚€**.
- If **S = 1**, the input is routed to **Yâ‚**.

ğŸ“· **Truth Table:**

| S  | Yâ‚€ | Yâ‚ |
|----|----|----|
| 0  | I  | 0  |
| 1  | 0  | I  |

ğŸ“· **Schematic Diagram:**

---

## ğŸ“Œ 1:4 Demultiplexer

ğŸ”¹ **How It Works:**
- Uses **two selection lines (Sâ‚€, Sâ‚)** to determine which of the **four outputs (Yâ‚€ - Yâ‚ƒ)** receives the input signal (I).

ğŸ“· **Truth Table:**

| Sâ‚ | Sâ‚€ | Yâ‚€ | Yâ‚ | Yâ‚‚ | Yâ‚ƒ |
|----|----|----|----|----|----|
| 0  | 0  | I  | 0  | 0  | 0  |
| 0  | 1  | 0  | I  | 0  | 0  |
| 1  | 0  | 0  | 0  | I  | 0  |
| 1  | 1  | 0  | 0  | 0  | I  |

ğŸ“· **Schematic Diagram:**

---

## ğŸ“Œ 1:8 Demultiplexer

ğŸ”¹ **How It Works:**
- Uses **three selection lines (Sâ‚€, Sâ‚, Sâ‚‚)** to determine which of the **eight outputs (Yâ‚€ - Yâ‚‡)** receives the input signal (I).

ğŸ“· **Truth Table:**

| Sâ‚‚ | Sâ‚ | Sâ‚€ | Yâ‚€ | Yâ‚ | Yâ‚‚ | Yâ‚ƒ | Yâ‚„ | Yâ‚… | Yâ‚† | Yâ‚‡ |
|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 0  | I  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0  | 0  | 1  | 0  | I  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0  | 1  | 0  | 0  | 0  | I  | 0  | 0  | 0  | 0  | 0  |
| 0  | 1  | 1  | 0  | 0  | 0  | I  | 0  | 0  | 0  | 0  |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | I  | 0  | 0  | 0  |
| 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | I  | 0  | 0  |
| 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | I  | 0  |
| 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | I  |

ğŸ“· **Schematic Diagram:**

## ğŸ“Œ 1:16 Demultiplexer

ğŸ”¹ **How It Works:**
- Uses **four selection lines (Sâ‚€, Sâ‚, Sâ‚‚, Sâ‚ƒ)** to determine which of the **16 outputs (Yâ‚€ - Yâ‚â‚…)** receives the input signal (I).
- The truth table follows the same pattern as the 1:8 DEMUX but with 16 rows.

ğŸ“· **Schematic Diagram:**

---

## ğŸ“Œ Applications of Demultiplexers
âœ… **Data Distribution** â€“ Distributes a single data signal to multiple destinations.  
âœ… **Communication Systems** â€“ Used in de-multiplexing received signals in digital communication.  
âœ… **Memory Addressing** â€“ Helps in decoding addresses to access memory locations.  
âœ… **Digital Circuits** â€“ Used in control logic for selecting various components in a circuit.  

---

## ğŸ“Œ Summary Table

| Demultiplexer Type | Number of Outputs | Selection Lines |
|-------------------|------------------|-----------------|
| **1:2 DEMUX**    | 2                | 1               |
| **1:4 DEMUX**    | 4                | 2               |
| **1:8 DEMUX**    | 8                | 3               |
| **1:16 DEMUX**   | 16               | 4               |

---

## ğŸ’¡ Conclusion
Demultiplexers play a crucial role in **digital logic design** by efficiently routing a single input to multiple outputs. As the number of selection lines increases, the number of output choices grows exponentially, making demultiplexers highly scalable for various applications.
