<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Repo</spirit:vendor>
  <spirit:library>stdcores</spirit:library>
  <spirit:name>SPIS_AXIM</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIM</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXIM"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_SPI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>miso_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>spck_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>spcs_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mosi_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mclk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mclk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MCLK_I.ASSOCIATED_RESET">rst_i</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MCLK_I.ASSOCIATED_BUSIF">M_AXIM</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IRQ_I</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ_I.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IRQ_O</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ_O.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXIM</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_BYTE_NUM&apos;))) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;))) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>spis_axim_xilinx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c24cb11</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>spis_axim_xilinx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c24cb11</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ca874c7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2f01d879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mclk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mosi_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>miso_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spck_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spcs_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RSTIO_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DID_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;)) * 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UID_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;)) * 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>serial_num_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;)) * 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_BYTE_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_BYTE_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BYTE_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="std_logic_vector(0 to 0)">
        <spirit:name>CPOL</spirit:name>
        <spirit:displayName>Cpol</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CPOL" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(0 to 0)">
        <spirit:name>CPHA</spirit:name>
        <spirit:displayName>Cpha</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CPHA" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_WIDTH</spirit:name>
        <spirit:displayName>Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_VALUE</spirit:name>
        <spirit:displayName>Id Value</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_VALUE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_BYTE_NUM</spirit:name>
        <spirit:displayName>Addr Byte Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_BYTE_NUM">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_BYTE_NUM</spirit:name>
        <spirit:displayName>Data Byte Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_BYTE_NUM">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>serial_num_rw</spirit:name>
        <spirit:displayName>Serial Num Rw</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.serial_num_rw">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>native_clock_mode</spirit:name>
        <spirit:displayName>Native Clock Mode</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.native_clock_mode">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_b71134be</spirit:name>
      <spirit:enumeration>&quot;0&quot;</spirit:enumeration>
      <spirit:enumeration>&quot;1&quot;</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/sync_lib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/det_down.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/det_up.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdexpert/src/std_logic_expert.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>expert</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axi_master.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axim_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axi_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_control_mq.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_irq_ctrl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_slave.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdexpert/src/std_string.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>expert</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/sync_r.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spis_axim_xilinx.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_af2c3f1b</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/sync_lib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/det_down.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/det_up.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdexpert/src/std_logic_expert.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>expert</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axi_master.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axim_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_axi_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_control_mq.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_irq_ctrl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdcores/spi_axim/spi_slave.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdexpert/src/std_string.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>expert</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../dependencies/stdblocks/sync_lib/sync_r.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdblocks</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spis_axim_xilinx.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>stdcores</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/data/SPIS-AXIM.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/data/SPIS-AXIM.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/src/SPIS-AXIM.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/src/SPIS-AXIM.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SPIS-AXIM_v1_0/src/SPIS-AXIM_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SPIS_AXIM_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2f01d879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SPI Slave to AXI-Master</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SPIS-AXIM_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPOL</spirit:name>
      <spirit:displayName>Cpol</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CPOL" spirit:choiceRef="choice_list_b71134be" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CPHA</spirit:name>
      <spirit:displayName>Cpha</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CPHA" spirit:choiceRef="choice_list_b71134be" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_WIDTH</spirit:name>
      <spirit:displayName>Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_VALUE</spirit:name>
      <spirit:displayName>Id Value</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_VALUE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_BYTE_NUM</spirit:name>
      <spirit:displayName>AXI Address Bus size (bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_BYTE_NUM">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_BYTE_NUM</spirit:name>
      <spirit:displayName>AXI Data Bus size (bytes)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_BYTE_NUM">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>serial_num_rw</spirit:name>
      <spirit:displayName>Allow write to Serial Number</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.serial_num_rw">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>native_clock_mode</spirit:name>
      <spirit:displayName>Native Clock Mode</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.native_clock_mode">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SPIS-AXIM</xilinx:displayName>
      <xilinx:vendorDisplayName>Repo</xilinx:vendorDisplayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:SPIS-AXIM:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-09-17T21:50:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:SPIS-AXIM:1.0_ARCHIVE_LOCATION">c:/Projetos/scrap/ip_repo/SPIS-AXIM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="Repo:user:SPIS-AXIM:1.0_ARCHIVE_LOCATION">c:/Projetos/scrap/ip_repo/SPIS-AXIM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="Repo:stdcores:SPIS-AXIM:1.0_ARCHIVE_LOCATION">c:/Projetos/scrap/ip_repo/SPIS-AXIM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22010233_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65de161b_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bf3364_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3b0a52_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc4c4bf_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0dffe0_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189acca7_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e568ae0_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f44350_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae3178d_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fdb440_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ce8415_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321bb4a6_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b23f507_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b68e3e_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa466d3_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ade618_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dd034b_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0e7a37_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666b7f49_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5649ab13_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ecb73f_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df5835e_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17168a32_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9bdad8_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9d0a78_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546e29c9_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65907e89_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5642ee47_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f36c097_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbcd629_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c40847_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d378e11_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a0f154_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfe30a4_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298ca520_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c61972f_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6acf1b_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38890c68_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce3bfbf_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745935db_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67add55f_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1006fe3c_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb36de7_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a1e19_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2971fd_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a84a667_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd37b19_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52584e60_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6333161c_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dad5e0_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351d51b1_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6528e47d_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c1a0d6_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447bffde_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a4b30f_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daae75_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51799bd5_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e7926b_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36204353_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee83172_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80638c7_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27833c92_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1c942e_ARCHIVE_LOCATION">c:/Projetos/hdltools/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e42bd74_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115a9962_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193567f_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b5bd1a_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4220b5_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407341b0_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63270f50_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea5ecd9_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11faa56a_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613ee73b_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b20d3f5_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5712cb04_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371a0668_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2609131b_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4952312a_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eecd755_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3459bbef_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ceaed69_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a8f0de_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a73f37_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289a8c54_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c90c520_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26077788_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e7d851_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598cf95f_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a39a85_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6913192f_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a55cd6_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d233e17_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd5f0cd_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7a4f71_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfaa3b9_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a2c568_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8a5d03_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af1e1e5_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d18c44_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164afec_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efbd58_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476ec9e1_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef08b8b_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439b21ab_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5b793a_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fee99b5_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b871ad_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bbd294_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbb68_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43aed7cb_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d75f3b_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429f4814_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fc424e_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed5c559_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6101c00c_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137a8c22_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb8407_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a73b5b_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500b3589_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bee9286_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@949a859_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f198b9_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616ebc3e_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a423e0_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383f5352_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744eb28a_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522f9cd8_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14135b08_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59817078_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f375a8_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcb037f_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e76ae50_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108e42ca_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16961877_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be99c3f_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc55de7_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61091708_ARCHIVE_LOCATION">c:/Projetos/fpga_toolkit/Xilinx/spi_axim</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="db7db9e2"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="909a1bd5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="370bda66"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7eb0c723"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="911d9361"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="745093b5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
