
Advanced Scripting Techniques in Design and Synthesis using TCL
--------------------------------------------------------------------------------------------

Open Source Tools Used:-
Yosys
OpenTimer
TCL development suite
Libraries (associated with TCL)


------------------------------------------------------------------------
1: TCL and VSDSYNTH Toolbox Usage
------------------------------------------------------------------------

VSDSYNTH Toolbox usage scenarios, input CSV file, incorrect CSV and "-help" Implimentation


![000](https://github.com/vikeevikas/tcl_program/assets/3139438/c7cbc65d-c111-48c4-aa64-02684c713040)


![000](https://github.com/vikeevikas/tcl_program/assets/3139438/3ccb6588-0087-4b5f-a376-24ff3ea8a854)


![003](https://github.com/vikeevikas/tcl_program/assets/3139438/be40dea6-ada9-44b4-8792-49f10764dc72)


![004](https://github.com/vikeevikas/tcl_program/assets/3139438/ec6b3d57-64e7-41f2-a35e-80acc1d4630d)


![005](https://github.com/vikeevikas/tcl_program/assets/3139438/862beb03-81e5-4946-b0c8-baa3c6df9bb9)



------------------------------------------------------------------------
2: Variable Creation and Processing Constraints from CSV
------------------------------------------------------------------------

From constraints CSV to format to Auto-Create Variable, SDC File Creation


![006](https://github.com/vikeevikas/tcl_program/assets/3139438/97a503ea-acff-473c-a700-22e7cfca9a35)


![007](https://github.com/vikeevikas/tcl_program/assets/3139438/88b9a628-e672-4354-b071-b46ec9b144ba)


![008](https://github.com/vikeevikas/tcl_program/assets/3139438/57faa9c6-f873-4566-a294-31735b06c6a2)


![008](https://github.com/vikeevikas/tcl_program/assets/3139438/d81e82cf-0f0f-42e1-8ab3-f16a81422180)


![009](https://github.com/vikeevikas/tcl_program/assets/3139438/e2471387-5adc-436c-834c-9626bcf04113)


------------------------------------------------------------------------
3: Processing Clock and Input Constraints
------------------------------------------------------------------------

From SDC file - Processing clock(clock latency and clock slew) and input/output  ports constraints for bits and a bus

![010](https://github.com/vikeevikas/tcl_program/assets/3139438/b26ba2da-f2ea-4fd2-967c-277571d3efad)


![011](https://github.com/vikeevikas/tcl_program/assets/3139438/f89d48da-9a65-415f-a492-77ffdf299893)


![012](https://github.com/vikeevikas/tcl_program/assets/3139438/cdf6fe35-ccc7-43ba-974b-6f8c51107dc0)


------------------------------------------------------------------------
4: Yosys Synthesis tool usage 
------------------------------------------------------------------------

Yosys synthesis tool usage and Memory functionality module RTL description, Hierarchy check and error handling.


![Screenshot from 2023-07-09 16-53-10](https://github.com/vikeevikas/tcl_program/assets/3139438/ee7fc704-2e0b-4112-88e7-2f2ec4f36866)


![Screenshot from 2023-07-09 18-15-43](https://github.com/vikeevikas/tcl_program/assets/3139438/6d514cae-fdf5-4a1a-97bd-fa7900dca692)


![Screenshot from 2023-07-09 18-31-26](https://github.com/vikeevikas/tcl_program/assets/3139438/030cb189-0363-4629-8531-a689e6d9e500)


------------------------------------------------------------------------
5: Scripting Techniques and Quality of Results Generation
------------------------------------------------------------------------

Synthesis main file scripting and output file editing
  

![Screenshot from 2023-07-11 09-36-04](https://github.com/vikeevikas/tcl_program/assets/3139438/4bf87ea7-64de-49f7-965e-ce3f99f4ee0b)


![Screenshot from 2023-07-11 09-36-59](https://github.com/vikeevikas/tcl_program/assets/3139438/ad708145-d487-494e-bbc1-80c13374cf95)


![Screenshot from 2023-07-11 19-41-29](https://github.com/vikeevikas/tcl_program/assets/3139438/4982c68e-5afc-4582-91d8-6b19b86cc1c8)



-----------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------

