Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/testI2c_isim_beh.exe -prj C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/testI2c_beh.prj work.testI2c work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/testI2c.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/testI2c.v" Line 72: Constant value is truncated to fit in <7> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/i2c_master.vhd" into library work
WARNING:HDLCompiler:957 - "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/i2c_master.vhd" Line 84: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/i2c_master.vhd" Line 87: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/i2c_master.vhd" Line 90: Case choice must be a locally static expression
Starting static elaboration
Completed static elaboration
Compiling module testI2c
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture logic of entity i2c_master [i2c_master_default]
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/Johan/Documents/TEC/Taller/I2cVhdlSabado/testI2c_isim_beh.exe
Fuse Memory Usage: 36096 KB
Fuse CPU Usage: 1076 ms
