//
// Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
//
// On Tue Sep  9 02:14:12 EDT 2014
//
//
// Ports:
// Name                         I/O  size props
// RDY_pipes_inputPipes_0_enq     O     1
// pipes_inputPipes_0_notFull     O     1 reg
// RDY_pipes_inputPipes_0_notFull  O     1 const
// RDY_pipes_inputPipes_1_enq     O     1
// pipes_inputPipes_1_notFull     O     1 reg
// RDY_pipes_inputPipes_1_notFull  O     1 const
// RDY_pipes_inputPipes_2_enq     O     1
// pipes_inputPipes_2_notFull     O     1 reg
// RDY_pipes_inputPipes_2_notFull  O     1 const
// RDY_pipes_inputPipes_3_enq     O     1 reg
// pipes_inputPipes_3_notFull     O     1 reg
// RDY_pipes_inputPipes_3_notFull  O     1 const
// RDY_pipes_inputPipes_4_enq     O     1 reg
// pipes_inputPipes_4_notFull     O     1 reg
// RDY_pipes_inputPipes_4_notFull  O     1 const
// pipes_requestSizeBits          O   160 const
// RDY_pipes_requestSizeBits      O     1 const
// pipes_sglist_PipeOut_first     O   160 reg
// RDY_pipes_sglist_PipeOut_first  O     1 reg
// RDY_pipes_sglist_PipeOut_deq   O     1 reg
// pipes_sglist_PipeOut_notEmpty  O     1 reg
// RDY_pipes_sglist_PipeOut_notEmpty  O     1 const
// pipes_region_PipeOut_first     O   320 reg
// RDY_pipes_region_PipeOut_first  O     1 reg
// RDY_pipes_region_PipeOut_deq   O     1 reg
// pipes_region_PipeOut_notEmpty  O     1 reg
// RDY_pipes_region_PipeOut_notEmpty  O     1 const
// pipes_addrRequest_PipeOut_first  O    64 reg
// RDY_pipes_addrRequest_PipeOut_first  O     1 reg
// RDY_pipes_addrRequest_PipeOut_deq  O     1 reg
// pipes_addrRequest_PipeOut_notEmpty  O     1 reg
// RDY_pipes_addrRequest_PipeOut_notEmpty  O     1 const
// pipes_getStateDbg_PipeOut_first  O     1 reg
// RDY_pipes_getStateDbg_PipeOut_first  O     1 reg
// RDY_pipes_getStateDbg_PipeOut_deq  O     1 reg
// pipes_getStateDbg_PipeOut_notEmpty  O     1 reg
// RDY_pipes_getStateDbg_PipeOut_notEmpty  O     1 const
// pipes_getMemoryTraffic_PipeOut_first  O     1 reg
// RDY_pipes_getMemoryTraffic_PipeOut_first  O     1 reg
// RDY_pipes_getMemoryTraffic_PipeOut_deq  O     1 reg
// pipes_getMemoryTraffic_PipeOut_notEmpty  O     1 reg
// RDY_pipes_getMemoryTraffic_PipeOut_notEmpty  O     1 const
// portalIfc_ifcId                O    32
// RDY_portalIfc_ifcId            O     1 const
// portalIfc_ifcType              O    32 const
// RDY_portalIfc_ifcType          O     1 const
// RDY_portalIfc_slave_read_server_readReq_put  O     1
// portalIfc_slave_read_server_readData_get  O    39
// RDY_portalIfc_slave_read_server_readData_get  O     1
// RDY_portalIfc_slave_write_server_writeReq_put  O     1
// RDY_portalIfc_slave_write_server_writeData_put  O     1
// portalIfc_slave_write_server_writeDone_get  O     6 reg
// RDY_portalIfc_slave_write_server_writeDone_get  O     1 reg
// portalIfc_interrupt__read      O     1
// RDY_portalIfc_interrupt__read  O     1 const
// id                             I    32
// CLK                            I     1 clock
// RST_N                          I     1 reset
// pipes_inputPipes_0_enq_v       I    32
// pipes_inputPipes_1_enq_v       I    32
// pipes_inputPipes_2_enq_v       I    32
// pipes_inputPipes_3_enq_v       I    32
// pipes_inputPipes_4_enq_v       I    32
// portalIfc_slave_read_server_readReq_put  I    30 reg
// portalIfc_slave_write_server_writeReq_put  I    30 reg
// portalIfc_slave_write_server_writeData_put  I    39
// EN_pipes_inputPipes_0_enq      I     1
// EN_pipes_inputPipes_1_enq      I     1
// EN_pipes_inputPipes_2_enq      I     1
// EN_pipes_inputPipes_3_enq      I     1
// EN_pipes_inputPipes_4_enq      I     1
// EN_pipes_sglist_PipeOut_deq    I     1
// EN_pipes_region_PipeOut_deq    I     1
// EN_pipes_addrRequest_PipeOut_deq  I     1
// EN_pipes_getStateDbg_PipeOut_deq  I     1
// EN_pipes_getMemoryTraffic_PipeOut_deq  I     1
// EN_portalIfc_slave_read_server_readReq_put  I     1
// EN_portalIfc_slave_write_server_writeReq_put  I     1
// EN_portalIfc_slave_write_server_writeData_put  I     1
// EN_portalIfc_slave_read_server_readData_get  I     1
// EN_portalIfc_slave_write_server_writeDone_get  I     1
//
// Combinational paths from inputs to outputs:
//   id -> portalIfc_ifcId
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkDmaConfigWrapperMemPortalPipes(id,
					CLK,
					RST_N,

					pipes_inputPipes_0_enq_v,
					EN_pipes_inputPipes_0_enq,
					RDY_pipes_inputPipes_0_enq,

					pipes_inputPipes_0_notFull,
					RDY_pipes_inputPipes_0_notFull,

					pipes_inputPipes_1_enq_v,
					EN_pipes_inputPipes_1_enq,
					RDY_pipes_inputPipes_1_enq,

					pipes_inputPipes_1_notFull,
					RDY_pipes_inputPipes_1_notFull,

					pipes_inputPipes_2_enq_v,
					EN_pipes_inputPipes_2_enq,
					RDY_pipes_inputPipes_2_enq,

					pipes_inputPipes_2_notFull,
					RDY_pipes_inputPipes_2_notFull,

					pipes_inputPipes_3_enq_v,
					EN_pipes_inputPipes_3_enq,
					RDY_pipes_inputPipes_3_enq,

					pipes_inputPipes_3_notFull,
					RDY_pipes_inputPipes_3_notFull,

					pipes_inputPipes_4_enq_v,
					EN_pipes_inputPipes_4_enq,
					RDY_pipes_inputPipes_4_enq,

					pipes_inputPipes_4_notFull,
					RDY_pipes_inputPipes_4_notFull,

					pipes_requestSizeBits,
					RDY_pipes_requestSizeBits,

					pipes_sglist_PipeOut_first,
					RDY_pipes_sglist_PipeOut_first,

					EN_pipes_sglist_PipeOut_deq,
					RDY_pipes_sglist_PipeOut_deq,

					pipes_sglist_PipeOut_notEmpty,
					RDY_pipes_sglist_PipeOut_notEmpty,

					pipes_region_PipeOut_first,
					RDY_pipes_region_PipeOut_first,

					EN_pipes_region_PipeOut_deq,
					RDY_pipes_region_PipeOut_deq,

					pipes_region_PipeOut_notEmpty,
					RDY_pipes_region_PipeOut_notEmpty,

					pipes_addrRequest_PipeOut_first,
					RDY_pipes_addrRequest_PipeOut_first,

					EN_pipes_addrRequest_PipeOut_deq,
					RDY_pipes_addrRequest_PipeOut_deq,

					pipes_addrRequest_PipeOut_notEmpty,
					RDY_pipes_addrRequest_PipeOut_notEmpty,

					pipes_getStateDbg_PipeOut_first,
					RDY_pipes_getStateDbg_PipeOut_first,

					EN_pipes_getStateDbg_PipeOut_deq,
					RDY_pipes_getStateDbg_PipeOut_deq,

					pipes_getStateDbg_PipeOut_notEmpty,
					RDY_pipes_getStateDbg_PipeOut_notEmpty,

					pipes_getMemoryTraffic_PipeOut_first,
					RDY_pipes_getMemoryTraffic_PipeOut_first,

					EN_pipes_getMemoryTraffic_PipeOut_deq,
					RDY_pipes_getMemoryTraffic_PipeOut_deq,

					pipes_getMemoryTraffic_PipeOut_notEmpty,
					RDY_pipes_getMemoryTraffic_PipeOut_notEmpty,

					portalIfc_ifcId,
					RDY_portalIfc_ifcId,

					portalIfc_ifcType,
					RDY_portalIfc_ifcType,

					portalIfc_slave_read_server_readReq_put,
					EN_portalIfc_slave_read_server_readReq_put,
					RDY_portalIfc_slave_read_server_readReq_put,

					EN_portalIfc_slave_read_server_readData_get,
					portalIfc_slave_read_server_readData_get,
					RDY_portalIfc_slave_read_server_readData_get,

					portalIfc_slave_write_server_writeReq_put,
					EN_portalIfc_slave_write_server_writeReq_put,
					RDY_portalIfc_slave_write_server_writeReq_put,

					portalIfc_slave_write_server_writeData_put,
					EN_portalIfc_slave_write_server_writeData_put,
					RDY_portalIfc_slave_write_server_writeData_put,

					EN_portalIfc_slave_write_server_writeDone_get,
					portalIfc_slave_write_server_writeDone_get,
					RDY_portalIfc_slave_write_server_writeDone_get,

					portalIfc_interrupt__read,
					RDY_portalIfc_interrupt__read);
  input  [31 : 0] id;
  input  CLK;
  input  RST_N;

  // action method pipes_inputPipes_0_enq
  input  [31 : 0] pipes_inputPipes_0_enq_v;
  input  EN_pipes_inputPipes_0_enq;
  output RDY_pipes_inputPipes_0_enq;

  // value method pipes_inputPipes_0_notFull
  output pipes_inputPipes_0_notFull;
  output RDY_pipes_inputPipes_0_notFull;

  // action method pipes_inputPipes_1_enq
  input  [31 : 0] pipes_inputPipes_1_enq_v;
  input  EN_pipes_inputPipes_1_enq;
  output RDY_pipes_inputPipes_1_enq;

  // value method pipes_inputPipes_1_notFull
  output pipes_inputPipes_1_notFull;
  output RDY_pipes_inputPipes_1_notFull;

  // action method pipes_inputPipes_2_enq
  input  [31 : 0] pipes_inputPipes_2_enq_v;
  input  EN_pipes_inputPipes_2_enq;
  output RDY_pipes_inputPipes_2_enq;

  // value method pipes_inputPipes_2_notFull
  output pipes_inputPipes_2_notFull;
  output RDY_pipes_inputPipes_2_notFull;

  // action method pipes_inputPipes_3_enq
  input  [31 : 0] pipes_inputPipes_3_enq_v;
  input  EN_pipes_inputPipes_3_enq;
  output RDY_pipes_inputPipes_3_enq;

  // value method pipes_inputPipes_3_notFull
  output pipes_inputPipes_3_notFull;
  output RDY_pipes_inputPipes_3_notFull;

  // action method pipes_inputPipes_4_enq
  input  [31 : 0] pipes_inputPipes_4_enq_v;
  input  EN_pipes_inputPipes_4_enq;
  output RDY_pipes_inputPipes_4_enq;

  // value method pipes_inputPipes_4_notFull
  output pipes_inputPipes_4_notFull;
  output RDY_pipes_inputPipes_4_notFull;

  // value method pipes_requestSizeBits
  output [159 : 0] pipes_requestSizeBits;
  output RDY_pipes_requestSizeBits;

  // value method pipes_sglist_PipeOut_first
  output [159 : 0] pipes_sglist_PipeOut_first;
  output RDY_pipes_sglist_PipeOut_first;

  // action method pipes_sglist_PipeOut_deq
  input  EN_pipes_sglist_PipeOut_deq;
  output RDY_pipes_sglist_PipeOut_deq;

  // value method pipes_sglist_PipeOut_notEmpty
  output pipes_sglist_PipeOut_notEmpty;
  output RDY_pipes_sglist_PipeOut_notEmpty;

  // value method pipes_region_PipeOut_first
  output [319 : 0] pipes_region_PipeOut_first;
  output RDY_pipes_region_PipeOut_first;

  // action method pipes_region_PipeOut_deq
  input  EN_pipes_region_PipeOut_deq;
  output RDY_pipes_region_PipeOut_deq;

  // value method pipes_region_PipeOut_notEmpty
  output pipes_region_PipeOut_notEmpty;
  output RDY_pipes_region_PipeOut_notEmpty;

  // value method pipes_addrRequest_PipeOut_first
  output [63 : 0] pipes_addrRequest_PipeOut_first;
  output RDY_pipes_addrRequest_PipeOut_first;

  // action method pipes_addrRequest_PipeOut_deq
  input  EN_pipes_addrRequest_PipeOut_deq;
  output RDY_pipes_addrRequest_PipeOut_deq;

  // value method pipes_addrRequest_PipeOut_notEmpty
  output pipes_addrRequest_PipeOut_notEmpty;
  output RDY_pipes_addrRequest_PipeOut_notEmpty;

  // value method pipes_getStateDbg_PipeOut_first
  output pipes_getStateDbg_PipeOut_first;
  output RDY_pipes_getStateDbg_PipeOut_first;

  // action method pipes_getStateDbg_PipeOut_deq
  input  EN_pipes_getStateDbg_PipeOut_deq;
  output RDY_pipes_getStateDbg_PipeOut_deq;

  // value method pipes_getStateDbg_PipeOut_notEmpty
  output pipes_getStateDbg_PipeOut_notEmpty;
  output RDY_pipes_getStateDbg_PipeOut_notEmpty;

  // value method pipes_getMemoryTraffic_PipeOut_first
  output pipes_getMemoryTraffic_PipeOut_first;
  output RDY_pipes_getMemoryTraffic_PipeOut_first;

  // action method pipes_getMemoryTraffic_PipeOut_deq
  input  EN_pipes_getMemoryTraffic_PipeOut_deq;
  output RDY_pipes_getMemoryTraffic_PipeOut_deq;

  // value method pipes_getMemoryTraffic_PipeOut_notEmpty
  output pipes_getMemoryTraffic_PipeOut_notEmpty;
  output RDY_pipes_getMemoryTraffic_PipeOut_notEmpty;

  // value method portalIfc_ifcId
  output [31 : 0] portalIfc_ifcId;
  output RDY_portalIfc_ifcId;

  // value method portalIfc_ifcType
  output [31 : 0] portalIfc_ifcType;
  output RDY_portalIfc_ifcType;

  // action method portalIfc_slave_read_server_readReq_put
  input  [29 : 0] portalIfc_slave_read_server_readReq_put;
  input  EN_portalIfc_slave_read_server_readReq_put;
  output RDY_portalIfc_slave_read_server_readReq_put;

  // actionvalue method portalIfc_slave_read_server_readData_get
  input  EN_portalIfc_slave_read_server_readData_get;
  output [38 : 0] portalIfc_slave_read_server_readData_get;
  output RDY_portalIfc_slave_read_server_readData_get;

  // action method portalIfc_slave_write_server_writeReq_put
  input  [29 : 0] portalIfc_slave_write_server_writeReq_put;
  input  EN_portalIfc_slave_write_server_writeReq_put;
  output RDY_portalIfc_slave_write_server_writeReq_put;

  // action method portalIfc_slave_write_server_writeData_put
  input  [38 : 0] portalIfc_slave_write_server_writeData_put;
  input  EN_portalIfc_slave_write_server_writeData_put;
  output RDY_portalIfc_slave_write_server_writeData_put;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  input  EN_portalIfc_slave_write_server_writeDone_get;
  output [5 : 0] portalIfc_slave_write_server_writeDone_get;
  output RDY_portalIfc_slave_write_server_writeDone_get;

  // value method portalIfc_interrupt__read
  output portalIfc_interrupt__read;
  output RDY_portalIfc_interrupt__read;

  // signals for module outputs
  wire [319 : 0] pipes_region_PipeOut_first;
  wire [159 : 0] pipes_requestSizeBits, pipes_sglist_PipeOut_first;
  wire [63 : 0] pipes_addrRequest_PipeOut_first;
  wire [38 : 0] portalIfc_slave_read_server_readData_get;
  wire [31 : 0] portalIfc_ifcId, portalIfc_ifcType;
  wire [5 : 0] portalIfc_slave_write_server_writeDone_get;
  wire RDY_pipes_addrRequest_PipeOut_deq,
       RDY_pipes_addrRequest_PipeOut_first,
       RDY_pipes_addrRequest_PipeOut_notEmpty,
       RDY_pipes_getMemoryTraffic_PipeOut_deq,
       RDY_pipes_getMemoryTraffic_PipeOut_first,
       RDY_pipes_getMemoryTraffic_PipeOut_notEmpty,
       RDY_pipes_getStateDbg_PipeOut_deq,
       RDY_pipes_getStateDbg_PipeOut_first,
       RDY_pipes_getStateDbg_PipeOut_notEmpty,
       RDY_pipes_inputPipes_0_enq,
       RDY_pipes_inputPipes_0_notFull,
       RDY_pipes_inputPipes_1_enq,
       RDY_pipes_inputPipes_1_notFull,
       RDY_pipes_inputPipes_2_enq,
       RDY_pipes_inputPipes_2_notFull,
       RDY_pipes_inputPipes_3_enq,
       RDY_pipes_inputPipes_3_notFull,
       RDY_pipes_inputPipes_4_enq,
       RDY_pipes_inputPipes_4_notFull,
       RDY_pipes_region_PipeOut_deq,
       RDY_pipes_region_PipeOut_first,
       RDY_pipes_region_PipeOut_notEmpty,
       RDY_pipes_requestSizeBits,
       RDY_pipes_sglist_PipeOut_deq,
       RDY_pipes_sglist_PipeOut_first,
       RDY_pipes_sglist_PipeOut_notEmpty,
       RDY_portalIfc_ifcId,
       RDY_portalIfc_ifcType,
       RDY_portalIfc_interrupt__read,
       RDY_portalIfc_slave_read_server_readData_get,
       RDY_portalIfc_slave_read_server_readReq_put,
       RDY_portalIfc_slave_write_server_writeData_put,
       RDY_portalIfc_slave_write_server_writeDone_get,
       RDY_portalIfc_slave_write_server_writeReq_put,
       pipes_addrRequest_PipeOut_notEmpty,
       pipes_getMemoryTraffic_PipeOut_first,
       pipes_getMemoryTraffic_PipeOut_notEmpty,
       pipes_getStateDbg_PipeOut_first,
       pipes_getStateDbg_PipeOut_notEmpty,
       pipes_inputPipes_0_notFull,
       pipes_inputPipes_1_notFull,
       pipes_inputPipes_2_notFull,
       pipes_inputPipes_3_notFull,
       pipes_inputPipes_4_notFull,
       pipes_region_PipeOut_notEmpty,
       pipes_sglist_PipeOut_notEmpty,
       portalIfc_interrupt__read;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_interruptEnableReg
  reg memPortal_ctrlPort_interruptEnableReg;
  wire memPortal_ctrlPort_interruptEnableReg_D_IN,
       memPortal_ctrlPort_interruptEnableReg_EN;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  reg [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
  wire memPortal_ctrlPort_outOfRangeReadCountReg_EN;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  reg [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
  wire memPortal_ctrlPort_outOfRangeWriteCount_EN;

  // register memPortal_ctrlPort_underflowReadCountReg
  reg [31 : 0] memPortal_ctrlPort_underflowReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_underflowReadCountReg_D_IN;
  wire memPortal_ctrlPort_underflowReadCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg
  reg memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDataFifo
  wire [38 : 0] memPortal_ctrlPort_ctrlWriteDataFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDataFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDataFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDataFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  wire [5 : 0] memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN,
	       memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDoneFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_memslave_doneFifo
  reg [5 : 0] memPortal_memslave_doneFifo_D_IN;
  wire [5 : 0] memPortal_memslave_doneFifo_D_OUT;
  wire memPortal_memslave_doneFifo_CLR,
       memPortal_memslave_doneFifo_DEQ,
       memPortal_memslave_doneFifo_EMPTY_N,
       memPortal_memslave_doneFifo_ENQ,
       memPortal_memslave_doneFifo_FULL_N;

  // ports of submodule memPortal_memslave_req_ars
  wire [21 : 0] memPortal_memslave_req_ars_D_IN,
		memPortal_memslave_req_ars_D_OUT;
  wire memPortal_memslave_req_ars_CLR,
       memPortal_memslave_req_ars_DEQ,
       memPortal_memslave_req_ars_EMPTY_N,
       memPortal_memslave_req_ars_ENQ,
       memPortal_memslave_req_ars_FULL_N;

  // ports of submodule memPortal_memslave_req_aws
  wire [21 : 0] memPortal_memslave_req_aws_D_IN,
		memPortal_memslave_req_aws_D_OUT;
  wire memPortal_memslave_req_aws_CLR,
       memPortal_memslave_req_aws_DEQ,
       memPortal_memslave_req_aws_EMPTY_N,
       memPortal_memslave_req_aws_ENQ,
       memPortal_memslave_req_aws_FULL_N;

  // ports of submodule memPortal_memslave_rs
  wire [2 : 0] memPortal_memslave_rs_D_IN, memPortal_memslave_rs_D_OUT;
  wire memPortal_memslave_rs_CLR,
       memPortal_memslave_rs_DEQ,
       memPortal_memslave_rs_EMPTY_N,
       memPortal_memslave_rs_ENQ,
       memPortal_memslave_rs_FULL_N;

  // ports of submodule memPortal_memslave_ws
  wire [2 : 0] memPortal_memslave_ws_D_IN, memPortal_memslave_ws_D_OUT;
  wire memPortal_memslave_ws_CLR,
       memPortal_memslave_ws_DEQ,
       memPortal_memslave_ws_EMPTY_N,
       memPortal_memslave_ws_ENQ,
       memPortal_memslave_ws_FULL_N;

  // ports of submodule memPortal_putFailedIndicationFifo
  wire [31 : 0] memPortal_putFailedIndicationFifo_D_IN,
		memPortal_putFailedIndicationFifo_D_OUT;
  wire memPortal_putFailedIndicationFifo_CLR,
       memPortal_putFailedIndicationFifo_DEQ,
       memPortal_putFailedIndicationFifo_EMPTY_N,
       memPortal_putFailedIndicationFifo_ENQ;

  // ports of submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_0_fifoWriteDoneFifo
  wire [5 : 0] memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_IN,
	       memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_OUT;
  wire memPortal_requestMemSlaves_0_fifoWriteDoneFifo_CLR,
       memPortal_requestMemSlaves_0_fifoWriteDoneFifo_DEQ,
       memPortal_requestMemSlaves_0_fifoWriteDoneFifo_EMPTY_N,
       memPortal_requestMemSlaves_0_fifoWriteDoneFifo_ENQ,
       memPortal_requestMemSlaves_0_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_0_putFailedFifo
  wire memPortal_requestMemSlaves_0_putFailedFifo_CLR,
       memPortal_requestMemSlaves_0_putFailedFifo_DEQ,
       memPortal_requestMemSlaves_0_putFailedFifo_D_IN,
       memPortal_requestMemSlaves_0_putFailedFifo_ENQ;

  // ports of submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_1_fifoWriteDoneFifo
  wire [5 : 0] memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_IN,
	       memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_OUT;
  wire memPortal_requestMemSlaves_1_fifoWriteDoneFifo_CLR,
       memPortal_requestMemSlaves_1_fifoWriteDoneFifo_DEQ,
       memPortal_requestMemSlaves_1_fifoWriteDoneFifo_EMPTY_N,
       memPortal_requestMemSlaves_1_fifoWriteDoneFifo_ENQ,
       memPortal_requestMemSlaves_1_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_1_putFailedFifo
  wire memPortal_requestMemSlaves_1_putFailedFifo_CLR,
       memPortal_requestMemSlaves_1_putFailedFifo_DEQ,
       memPortal_requestMemSlaves_1_putFailedFifo_D_IN,
       memPortal_requestMemSlaves_1_putFailedFifo_ENQ;

  // ports of submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_2_fifoWriteDoneFifo
  wire [5 : 0] memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_IN,
	       memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_OUT;
  wire memPortal_requestMemSlaves_2_fifoWriteDoneFifo_CLR,
       memPortal_requestMemSlaves_2_fifoWriteDoneFifo_DEQ,
       memPortal_requestMemSlaves_2_fifoWriteDoneFifo_EMPTY_N,
       memPortal_requestMemSlaves_2_fifoWriteDoneFifo_ENQ,
       memPortal_requestMemSlaves_2_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_2_putFailedFifo
  wire memPortal_requestMemSlaves_2_putFailedFifo_CLR,
       memPortal_requestMemSlaves_2_putFailedFifo_DEQ,
       memPortal_requestMemSlaves_2_putFailedFifo_D_IN,
       memPortal_requestMemSlaves_2_putFailedFifo_ENQ;

  // ports of submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_3_fifoWriteDoneFifo
  wire [5 : 0] memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_IN,
	       memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_OUT;
  wire memPortal_requestMemSlaves_3_fifoWriteDoneFifo_CLR,
       memPortal_requestMemSlaves_3_fifoWriteDoneFifo_DEQ,
       memPortal_requestMemSlaves_3_fifoWriteDoneFifo_EMPTY_N,
       memPortal_requestMemSlaves_3_fifoWriteDoneFifo_ENQ,
       memPortal_requestMemSlaves_3_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_3_putFailedFifo
  wire memPortal_requestMemSlaves_3_putFailedFifo_CLR,
       memPortal_requestMemSlaves_3_putFailedFifo_DEQ,
       memPortal_requestMemSlaves_3_putFailedFifo_D_IN,
       memPortal_requestMemSlaves_3_putFailedFifo_ENQ;

  // ports of submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_4_fifoWriteDoneFifo
  wire [5 : 0] memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_IN,
	       memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_OUT;
  wire memPortal_requestMemSlaves_4_fifoWriteDoneFifo_CLR,
       memPortal_requestMemSlaves_4_fifoWriteDoneFifo_DEQ,
       memPortal_requestMemSlaves_4_fifoWriteDoneFifo_EMPTY_N,
       memPortal_requestMemSlaves_4_fifoWriteDoneFifo_ENQ,
       memPortal_requestMemSlaves_4_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_requestMemSlaves_4_putFailedFifo
  wire memPortal_requestMemSlaves_4_putFailedFifo_CLR,
       memPortal_requestMemSlaves_4_putFailedFifo_DEQ,
       memPortal_requestMemSlaves_4_putFailedFifo_D_IN,
       memPortal_requestMemSlaves_4_putFailedFifo_ENQ;

  // ports of submodule p
  wire [319 : 0] p_region_PipeOut_first;
  wire [159 : 0] p_requestSizeBits, p_sglist_PipeOut_first;
  wire [63 : 0] p_addrRequest_PipeOut_first;
  wire [31 : 0] p_inputPipes_0_enq_v,
		p_inputPipes_1_enq_v,
		p_inputPipes_2_enq_v,
		p_inputPipes_3_enq_v,
		p_inputPipes_4_enq_v;
  wire p_EN_addrRequest_PipeOut_deq,
       p_EN_getMemoryTraffic_PipeOut_deq,
       p_EN_getStateDbg_PipeOut_deq,
       p_EN_inputPipes_0_enq,
       p_EN_inputPipes_1_enq,
       p_EN_inputPipes_2_enq,
       p_EN_inputPipes_3_enq,
       p_EN_inputPipes_4_enq,
       p_EN_region_PipeOut_deq,
       p_EN_sglist_PipeOut_deq,
       p_RDY_addrRequest_PipeOut_deq,
       p_RDY_addrRequest_PipeOut_first,
       p_RDY_getMemoryTraffic_PipeOut_deq,
       p_RDY_getMemoryTraffic_PipeOut_first,
       p_RDY_getStateDbg_PipeOut_deq,
       p_RDY_getStateDbg_PipeOut_first,
       p_RDY_inputPipes_0_enq,
       p_RDY_inputPipes_1_enq,
       p_RDY_inputPipes_2_enq,
       p_RDY_inputPipes_3_enq,
       p_RDY_inputPipes_4_enq,
       p_RDY_region_PipeOut_deq,
       p_RDY_region_PipeOut_first,
       p_RDY_sglist_PipeOut_deq,
       p_RDY_sglist_PipeOut_first,
       p_addrRequest_PipeOut_notEmpty,
       p_getMemoryTraffic_PipeOut_first,
       p_getMemoryTraffic_PipeOut_notEmpty,
       p_getStateDbg_PipeOut_first,
       p_getStateDbg_PipeOut_notEmpty,
       p_inputPipes_0_notFull,
       p_inputPipes_1_notFull,
       p_inputPipes_2_notFull,
       p_inputPipes_3_notFull,
       p_inputPipes_4_notFull,
       p_region_PipeOut_notEmpty,
       p_sglist_PipeOut_notEmpty;

  // rule scheduling signals
  wire WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule,
       WILL_FIRE_RL_memPortal_memslave_req_ar,
       WILL_FIRE_RL_memPortal_memslave_req_aw,
       WILL_FIRE_RL_memPortal_memslave_write_done;

  // inputs to muxes for submodule ports
  wire MUX_p_inputPipes_0_enq_1__SEL_1,
       MUX_p_inputPipes_1_enq_1__SEL_1,
       MUX_p_inputPipes_2_enq_1__SEL_1,
       MUX_p_inputPipes_3_enq_1__SEL_1,
       MUX_p_inputPipes_4_enq_1__SEL_1;

  // remaining internal signals
  reg [31 : 0] SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475,
	       v___1__h9770,
	       y_avValue_data__h16187;
  reg [5 : 0] SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484;
  reg CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392,
      CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501,
      CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351,
      CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378,
      CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585,
      SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493;
  wire [31 : 0] _theResult___snd__h16268,
		v___1__h16353,
		y_avValue_data__h16194,
		y_avValue_data__h16201,
		y_avValue_data__h16208,
		y_avValue_data__h16215,
		y_avValue_data__h16222;
  wire [7 : 0] addr__h10381,
	       addr__h11024,
	       addr__h1123,
	       addr__h1766,
	       addr__h2596,
	       addr__h3239,
	       addr__h4069,
	       addr__h4712,
	       addr__h5542,
	       addr__h6185,
	       addr__h7015,
	       addr__h7658,
	       addr__h8634,
	       addr__h9277,
	       burstCount___1__h10419,
	       burstCount___1__h11062,
	       burstCount___1__h1161,
	       burstCount___1__h1804,
	       burstCount___1__h2634,
	       burstCount___1__h3277,
	       burstCount___1__h4107,
	       burstCount___1__h4750,
	       burstCount___1__h5580,
	       burstCount___1__h6223,
	       burstCount___1__h7053,
	       burstCount___1__h7696,
	       burstCount___1__h8672,
	       burstCount___1__h9315,
	       burstCount__h10384,
	       burstCount__h11027,
	       burstCount__h1126,
	       burstCount__h1769,
	       burstCount__h2599,
	       burstCount__h3242,
	       burstCount__h4072,
	       burstCount__h4715,
	       burstCount__h5545,
	       burstCount__h6188,
	       burstCount__h7018,
	       burstCount__h7661,
	       burstCount__h8637,
	       burstCount__h9280;
  wire IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301,
       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323,
       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239,
       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261,
       IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19,
       IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41,
       IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63,
       IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85,
       IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107,
       IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129,
       IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151,
       IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173,
       IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195,
       IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217,
       memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d547,
       memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d555,
       memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d563,
       memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d571,
       memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d579;

  // action method pipes_inputPipes_0_enq
  assign RDY_pipes_inputPipes_0_enq = p_RDY_inputPipes_0_enq ;

  // value method pipes_inputPipes_0_notFull
  assign pipes_inputPipes_0_notFull = p_inputPipes_0_notFull ;
  assign RDY_pipes_inputPipes_0_notFull = 1'd1 ;

  // action method pipes_inputPipes_1_enq
  assign RDY_pipes_inputPipes_1_enq = p_RDY_inputPipes_1_enq ;

  // value method pipes_inputPipes_1_notFull
  assign pipes_inputPipes_1_notFull = p_inputPipes_1_notFull ;
  assign RDY_pipes_inputPipes_1_notFull = 1'd1 ;

  // action method pipes_inputPipes_2_enq
  assign RDY_pipes_inputPipes_2_enq = p_RDY_inputPipes_2_enq ;

  // value method pipes_inputPipes_2_notFull
  assign pipes_inputPipes_2_notFull = p_inputPipes_2_notFull ;
  assign RDY_pipes_inputPipes_2_notFull = 1'd1 ;

  // action method pipes_inputPipes_3_enq
  assign RDY_pipes_inputPipes_3_enq = p_RDY_inputPipes_3_enq ;

  // value method pipes_inputPipes_3_notFull
  assign pipes_inputPipes_3_notFull = p_inputPipes_3_notFull ;
  assign RDY_pipes_inputPipes_3_notFull = 1'd1 ;

  // action method pipes_inputPipes_4_enq
  assign RDY_pipes_inputPipes_4_enq = p_RDY_inputPipes_4_enq ;

  // value method pipes_inputPipes_4_notFull
  assign pipes_inputPipes_4_notFull = p_inputPipes_4_notFull ;
  assign RDY_pipes_inputPipes_4_notFull = 1'd1 ;

  // value method pipes_requestSizeBits
  assign pipes_requestSizeBits = p_requestSizeBits ;
  assign RDY_pipes_requestSizeBits = 1'd1 ;

  // value method pipes_sglist_PipeOut_first
  assign pipes_sglist_PipeOut_first = p_sglist_PipeOut_first ;
  assign RDY_pipes_sglist_PipeOut_first = p_RDY_sglist_PipeOut_first ;

  // action method pipes_sglist_PipeOut_deq
  assign RDY_pipes_sglist_PipeOut_deq = p_RDY_sglist_PipeOut_deq ;

  // value method pipes_sglist_PipeOut_notEmpty
  assign pipes_sglist_PipeOut_notEmpty = p_sglist_PipeOut_notEmpty ;
  assign RDY_pipes_sglist_PipeOut_notEmpty = 1'd1 ;

  // value method pipes_region_PipeOut_first
  assign pipes_region_PipeOut_first = p_region_PipeOut_first ;
  assign RDY_pipes_region_PipeOut_first = p_RDY_region_PipeOut_first ;

  // action method pipes_region_PipeOut_deq
  assign RDY_pipes_region_PipeOut_deq = p_RDY_region_PipeOut_deq ;

  // value method pipes_region_PipeOut_notEmpty
  assign pipes_region_PipeOut_notEmpty = p_region_PipeOut_notEmpty ;
  assign RDY_pipes_region_PipeOut_notEmpty = 1'd1 ;

  // value method pipes_addrRequest_PipeOut_first
  assign pipes_addrRequest_PipeOut_first = p_addrRequest_PipeOut_first ;
  assign RDY_pipes_addrRequest_PipeOut_first =
	     p_RDY_addrRequest_PipeOut_first ;

  // action method pipes_addrRequest_PipeOut_deq
  assign RDY_pipes_addrRequest_PipeOut_deq = p_RDY_addrRequest_PipeOut_deq ;

  // value method pipes_addrRequest_PipeOut_notEmpty
  assign pipes_addrRequest_PipeOut_notEmpty = p_addrRequest_PipeOut_notEmpty ;
  assign RDY_pipes_addrRequest_PipeOut_notEmpty = 1'd1 ;

  // value method pipes_getStateDbg_PipeOut_first
  assign pipes_getStateDbg_PipeOut_first = p_getStateDbg_PipeOut_first ;
  assign RDY_pipes_getStateDbg_PipeOut_first =
	     p_RDY_getStateDbg_PipeOut_first ;

  // action method pipes_getStateDbg_PipeOut_deq
  assign RDY_pipes_getStateDbg_PipeOut_deq = p_RDY_getStateDbg_PipeOut_deq ;

  // value method pipes_getStateDbg_PipeOut_notEmpty
  assign pipes_getStateDbg_PipeOut_notEmpty = p_getStateDbg_PipeOut_notEmpty ;
  assign RDY_pipes_getStateDbg_PipeOut_notEmpty = 1'd1 ;

  // value method pipes_getMemoryTraffic_PipeOut_first
  assign pipes_getMemoryTraffic_PipeOut_first =
	     p_getMemoryTraffic_PipeOut_first ;
  assign RDY_pipes_getMemoryTraffic_PipeOut_first =
	     p_RDY_getMemoryTraffic_PipeOut_first ;

  // action method pipes_getMemoryTraffic_PipeOut_deq
  assign RDY_pipes_getMemoryTraffic_PipeOut_deq =
	     p_RDY_getMemoryTraffic_PipeOut_deq ;

  // value method pipes_getMemoryTraffic_PipeOut_notEmpty
  assign pipes_getMemoryTraffic_PipeOut_notEmpty =
	     p_getMemoryTraffic_PipeOut_notEmpty ;
  assign RDY_pipes_getMemoryTraffic_PipeOut_notEmpty = 1'd1 ;

  // value method portalIfc_ifcId
  assign portalIfc_ifcId = id ;
  assign RDY_portalIfc_ifcId = 1'd1 ;

  // value method portalIfc_ifcType
  assign portalIfc_ifcType = 32'hA7A97415 ;
  assign RDY_portalIfc_ifcType = 1'd1 ;

  // action method portalIfc_slave_read_server_readReq_put
  assign RDY_portalIfc_slave_read_server_readReq_put =
	     memPortal_memslave_req_ars_FULL_N &&
	     memPortal_memslave_rs_FULL_N ;

  // actionvalue method portalIfc_slave_read_server_readData_get
  assign portalIfc_slave_read_server_readData_get =
	     { SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 } ;
  assign RDY_portalIfc_slave_read_server_readData_get =
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 ;

  // action method portalIfc_slave_write_server_writeReq_put
  assign RDY_portalIfc_slave_write_server_writeReq_put =
	     memPortal_memslave_req_aws_FULL_N &&
	     memPortal_memslave_ws_FULL_N ;

  // action method portalIfc_slave_write_server_writeData_put
  assign RDY_portalIfc_slave_write_server_writeData_put =
	     memPortal_memslave_ws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 ;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  assign portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_D_OUT ;
  assign RDY_portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_EMPTY_N ;

  // value method portalIfc_interrupt__read
  assign portalIfc_interrupt__read =
	     memPortal_putFailedIndicationFifo_EMPTY_N &&
	     memPortal_ctrlPort_interruptEnableReg ;
  assign RDY_portalIfc_interrupt__read = 1'd1 ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(.RST(RST_N),
										.CLK(CLK),
										.D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN),
										.ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ),
										.DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ),
										.CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR),
										.D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT),
										.FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N),
										.EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN),
										  .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ),
										  .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ),
										  .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR),
										  .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT),
										  .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N),
										  .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDataFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDataFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDataFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDataFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDoneFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDoneFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_memslave_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_memslave_doneFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(memPortal_memslave_doneFifo_D_IN),
						       .ENQ(memPortal_memslave_doneFifo_ENQ),
						       .DEQ(memPortal_memslave_doneFifo_DEQ),
						       .CLR(memPortal_memslave_doneFifo_CLR),
						       .D_OUT(memPortal_memslave_doneFifo_D_OUT),
						       .FULL_N(memPortal_memslave_doneFifo_FULL_N),
						       .EMPTY_N(memPortal_memslave_doneFifo_EMPTY_N));

  // submodule memPortal_memslave_req_ars
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_ars(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_ars_D_IN),
						      .ENQ(memPortal_memslave_req_ars_ENQ),
						      .DEQ(memPortal_memslave_req_ars_DEQ),
						      .CLR(memPortal_memslave_req_ars_CLR),
						      .D_OUT(memPortal_memslave_req_ars_D_OUT),
						      .FULL_N(memPortal_memslave_req_ars_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_ars_EMPTY_N));

  // submodule memPortal_memslave_req_aws
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_aws(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_aws_D_IN),
						      .ENQ(memPortal_memslave_req_aws_ENQ),
						      .DEQ(memPortal_memslave_req_aws_DEQ),
						      .CLR(memPortal_memslave_req_aws_CLR),
						      .D_OUT(memPortal_memslave_req_aws_D_OUT),
						      .FULL_N(memPortal_memslave_req_aws_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_aws_EMPTY_N));

  // submodule memPortal_memslave_rs
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_rs(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_rs_D_IN),
								.ENQ(memPortal_memslave_rs_ENQ),
								.DEQ(memPortal_memslave_rs_DEQ),
								.CLR(memPortal_memslave_rs_CLR),
								.D_OUT(memPortal_memslave_rs_D_OUT),
								.FULL_N(memPortal_memslave_rs_FULL_N),
								.EMPTY_N(memPortal_memslave_rs_EMPTY_N));

  // submodule memPortal_memslave_ws
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_ws(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_ws_D_IN),
								.ENQ(memPortal_memslave_ws_ENQ),
								.DEQ(memPortal_memslave_ws_DEQ),
								.CLR(memPortal_memslave_ws_CLR),
								.D_OUT(memPortal_memslave_ws_D_OUT),
								.FULL_N(memPortal_memslave_ws_FULL_N),
								.EMPTY_N(memPortal_memslave_ws_EMPTY_N));

  // submodule memPortal_putFailedIndicationFifo
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) memPortal_putFailedIndicationFifo(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(memPortal_putFailedIndicationFifo_D_IN),
							     .ENQ(memPortal_putFailedIndicationFifo_ENQ),
							     .DEQ(memPortal_putFailedIndicationFifo_DEQ),
							     .CLR(memPortal_putFailedIndicationFifo_CLR),
							     .D_OUT(memPortal_putFailedIndicationFifo_D_OUT),
							     .FULL_N(),
							     .EMPTY_N(memPortal_putFailedIndicationFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											  .CLK(CLK),
											  .D_IN(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN),
											  .ENQ(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ),
											  .DEQ(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ),
											  .CLR(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR),
											  .D_OUT(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT),
											  .FULL_N(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N),
											  .EMPTY_N(memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											    .CLK(CLK),
											    .D_IN(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											    .ENQ(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											    .DEQ(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											    .CLR(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											    .D_OUT(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											    .FULL_N(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											    .EMPTY_N(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_fifoWriteDoneFifo(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_IN),
									  .ENQ(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_ENQ),
									  .DEQ(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_DEQ),
									  .CLR(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_CLR),
									  .D_OUT(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_OUT),
									  .FULL_N(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_FULL_N),
									  .EMPTY_N(memPortal_requestMemSlaves_0_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_0_putFailedFifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) memPortal_requestMemSlaves_0_putFailedFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(memPortal_requestMemSlaves_0_putFailedFifo_D_IN),
								      .ENQ(memPortal_requestMemSlaves_0_putFailedFifo_ENQ),
								      .DEQ(memPortal_requestMemSlaves_0_putFailedFifo_DEQ),
								      .CLR(memPortal_requestMemSlaves_0_putFailedFifo_CLR),
								      .D_OUT(),
								      .FULL_N(),
								      .EMPTY_N());

  // submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											  .CLK(CLK),
											  .D_IN(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN),
											  .ENQ(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ),
											  .DEQ(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ),
											  .CLR(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR),
											  .D_OUT(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT),
											  .FULL_N(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N),
											  .EMPTY_N(memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											    .CLK(CLK),
											    .D_IN(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											    .ENQ(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											    .DEQ(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											    .CLR(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											    .D_OUT(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											    .FULL_N(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											    .EMPTY_N(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_1_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_fifoWriteDoneFifo(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_IN),
									  .ENQ(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_ENQ),
									  .DEQ(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_DEQ),
									  .CLR(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_CLR),
									  .D_OUT(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_OUT),
									  .FULL_N(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_FULL_N),
									  .EMPTY_N(memPortal_requestMemSlaves_1_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_1_putFailedFifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) memPortal_requestMemSlaves_1_putFailedFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(memPortal_requestMemSlaves_1_putFailedFifo_D_IN),
								      .ENQ(memPortal_requestMemSlaves_1_putFailedFifo_ENQ),
								      .DEQ(memPortal_requestMemSlaves_1_putFailedFifo_DEQ),
								      .CLR(memPortal_requestMemSlaves_1_putFailedFifo_CLR),
								      .D_OUT(),
								      .FULL_N(),
								      .EMPTY_N());

  // submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											  .CLK(CLK),
											  .D_IN(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN),
											  .ENQ(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ),
											  .DEQ(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ),
											  .CLR(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR),
											  .D_OUT(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT),
											  .FULL_N(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N),
											  .EMPTY_N(memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											    .CLK(CLK),
											    .D_IN(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											    .ENQ(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											    .DEQ(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											    .CLR(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											    .D_OUT(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											    .FULL_N(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											    .EMPTY_N(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_2_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_fifoWriteDoneFifo(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_IN),
									  .ENQ(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_ENQ),
									  .DEQ(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_DEQ),
									  .CLR(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_CLR),
									  .D_OUT(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_OUT),
									  .FULL_N(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_FULL_N),
									  .EMPTY_N(memPortal_requestMemSlaves_2_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_2_putFailedFifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) memPortal_requestMemSlaves_2_putFailedFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(memPortal_requestMemSlaves_2_putFailedFifo_D_IN),
								      .ENQ(memPortal_requestMemSlaves_2_putFailedFifo_ENQ),
								      .DEQ(memPortal_requestMemSlaves_2_putFailedFifo_DEQ),
								      .CLR(memPortal_requestMemSlaves_2_putFailedFifo_CLR),
								      .D_OUT(),
								      .FULL_N(),
								      .EMPTY_N());

  // submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											  .CLK(CLK),
											  .D_IN(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN),
											  .ENQ(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ),
											  .DEQ(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ),
											  .CLR(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR),
											  .D_OUT(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT),
											  .FULL_N(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N),
											  .EMPTY_N(memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											    .CLK(CLK),
											    .D_IN(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											    .ENQ(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											    .DEQ(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											    .CLR(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											    .D_OUT(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											    .FULL_N(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											    .EMPTY_N(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_3_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_fifoWriteDoneFifo(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_IN),
									  .ENQ(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_ENQ),
									  .DEQ(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_DEQ),
									  .CLR(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_CLR),
									  .D_OUT(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_OUT),
									  .FULL_N(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_FULL_N),
									  .EMPTY_N(memPortal_requestMemSlaves_3_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_3_putFailedFifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) memPortal_requestMemSlaves_3_putFailedFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(memPortal_requestMemSlaves_3_putFailedFifo_D_IN),
								      .ENQ(memPortal_requestMemSlaves_3_putFailedFifo_ENQ),
								      .DEQ(memPortal_requestMemSlaves_3_putFailedFifo_DEQ),
								      .CLR(memPortal_requestMemSlaves_3_putFailedFifo_CLR),
								      .D_OUT(),
								      .FULL_N(),
								      .EMPTY_N());

  // submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											  .CLK(CLK),
											  .D_IN(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN),
											  .ENQ(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ),
											  .DEQ(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ),
											  .CLR(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR),
											  .D_OUT(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT),
											  .FULL_N(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N),
											  .EMPTY_N(memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											    .CLK(CLK),
											    .D_IN(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											    .ENQ(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											    .DEQ(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											    .CLR(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											    .D_OUT(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											    .FULL_N(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											    .EMPTY_N(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											   .CLK(CLK),
											   .D_IN(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN),
											   .ENQ(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ),
											   .DEQ(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ),
											   .CLR(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR),
											   .D_OUT(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT),
											   .FULL_N(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N),
											   .EMPTY_N(memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_4_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_fifoWriteDoneFifo(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_IN),
									  .ENQ(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_ENQ),
									  .DEQ(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_DEQ),
									  .CLR(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_CLR),
									  .D_OUT(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_OUT),
									  .FULL_N(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_FULL_N),
									  .EMPTY_N(memPortal_requestMemSlaves_4_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_requestMemSlaves_4_putFailedFifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) memPortal_requestMemSlaves_4_putFailedFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(memPortal_requestMemSlaves_4_putFailedFifo_D_IN),
								      .ENQ(memPortal_requestMemSlaves_4_putFailedFifo_ENQ),
								      .DEQ(memPortal_requestMemSlaves_4_putFailedFifo_DEQ),
								      .CLR(memPortal_requestMemSlaves_4_putFailedFifo_CLR),
								      .D_OUT(),
								      .FULL_N(),
								      .EMPTY_N());

  // submodule p
  mkDmaConfigWrapperPipes p(.id(id),
			    .CLK(CLK),
			    .RST_N(RST_N),
			    .inputPipes_0_enq_v(p_inputPipes_0_enq_v),
			    .inputPipes_1_enq_v(p_inputPipes_1_enq_v),
			    .inputPipes_2_enq_v(p_inputPipes_2_enq_v),
			    .inputPipes_3_enq_v(p_inputPipes_3_enq_v),
			    .inputPipes_4_enq_v(p_inputPipes_4_enq_v),
			    .EN_inputPipes_0_enq(p_EN_inputPipes_0_enq),
			    .EN_inputPipes_1_enq(p_EN_inputPipes_1_enq),
			    .EN_inputPipes_2_enq(p_EN_inputPipes_2_enq),
			    .EN_inputPipes_3_enq(p_EN_inputPipes_3_enq),
			    .EN_inputPipes_4_enq(p_EN_inputPipes_4_enq),
			    .EN_sglist_PipeOut_deq(p_EN_sglist_PipeOut_deq),
			    .EN_region_PipeOut_deq(p_EN_region_PipeOut_deq),
			    .EN_addrRequest_PipeOut_deq(p_EN_addrRequest_PipeOut_deq),
			    .EN_getStateDbg_PipeOut_deq(p_EN_getStateDbg_PipeOut_deq),
			    .EN_getMemoryTraffic_PipeOut_deq(p_EN_getMemoryTraffic_PipeOut_deq),
			    .RDY_inputPipes_0_enq(p_RDY_inputPipes_0_enq),
			    .inputPipes_0_notFull(p_inputPipes_0_notFull),
			    .RDY_inputPipes_0_notFull(),
			    .RDY_inputPipes_1_enq(p_RDY_inputPipes_1_enq),
			    .inputPipes_1_notFull(p_inputPipes_1_notFull),
			    .RDY_inputPipes_1_notFull(),
			    .RDY_inputPipes_2_enq(p_RDY_inputPipes_2_enq),
			    .inputPipes_2_notFull(p_inputPipes_2_notFull),
			    .RDY_inputPipes_2_notFull(),
			    .RDY_inputPipes_3_enq(p_RDY_inputPipes_3_enq),
			    .inputPipes_3_notFull(p_inputPipes_3_notFull),
			    .RDY_inputPipes_3_notFull(),
			    .RDY_inputPipes_4_enq(p_RDY_inputPipes_4_enq),
			    .inputPipes_4_notFull(p_inputPipes_4_notFull),
			    .RDY_inputPipes_4_notFull(),
			    .requestSizeBits(p_requestSizeBits),
			    .RDY_requestSizeBits(),
			    .sglist_PipeOut_first(p_sglist_PipeOut_first),
			    .RDY_sglist_PipeOut_first(p_RDY_sglist_PipeOut_first),
			    .RDY_sglist_PipeOut_deq(p_RDY_sglist_PipeOut_deq),
			    .sglist_PipeOut_notEmpty(p_sglist_PipeOut_notEmpty),
			    .RDY_sglist_PipeOut_notEmpty(),
			    .region_PipeOut_first(p_region_PipeOut_first),
			    .RDY_region_PipeOut_first(p_RDY_region_PipeOut_first),
			    .RDY_region_PipeOut_deq(p_RDY_region_PipeOut_deq),
			    .region_PipeOut_notEmpty(p_region_PipeOut_notEmpty),
			    .RDY_region_PipeOut_notEmpty(),
			    .addrRequest_PipeOut_first(p_addrRequest_PipeOut_first),
			    .RDY_addrRequest_PipeOut_first(p_RDY_addrRequest_PipeOut_first),
			    .RDY_addrRequest_PipeOut_deq(p_RDY_addrRequest_PipeOut_deq),
			    .addrRequest_PipeOut_notEmpty(p_addrRequest_PipeOut_notEmpty),
			    .RDY_addrRequest_PipeOut_notEmpty(),
			    .getStateDbg_PipeOut_first(p_getStateDbg_PipeOut_first),
			    .RDY_getStateDbg_PipeOut_first(p_RDY_getStateDbg_PipeOut_first),
			    .RDY_getStateDbg_PipeOut_deq(p_RDY_getStateDbg_PipeOut_deq),
			    .getStateDbg_PipeOut_notEmpty(p_getStateDbg_PipeOut_notEmpty),
			    .RDY_getStateDbg_PipeOut_notEmpty(),
			    .getMemoryTraffic_PipeOut_first(p_getMemoryTraffic_PipeOut_first),
			    .RDY_getMemoryTraffic_PipeOut_first(p_RDY_getMemoryTraffic_PipeOut_first),
			    .RDY_getMemoryTraffic_PipeOut_deq(p_RDY_getMemoryTraffic_PipeOut_deq),
			    .getMemoryTraffic_PipeOut_notEmpty(p_getMemoryTraffic_PipeOut_notEmpty),
			    .RDY_getMemoryTraffic_PipeOut_notEmpty());

  // rule RL_memPortal_memslave_req_aw
  assign WILL_FIRE_RL_memPortal_memslave_req_aw =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_req_aws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 ;

  // rule RL_memPortal_memslave_req_ar
  assign WILL_FIRE_RL_memPortal_memslave_req_ar =
	     memPortal_memslave_req_ars_EMPTY_N &&
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 ;

  // rule RL_memPortal_memslave_write_done
  assign WILL_FIRE_RL_memPortal_memslave_write_done =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_doneFifo_FULL_N &&
	     CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 ;

  // rule RL_memPortal_ctrlPort_writeDataRule
  assign WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule =
	     memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N) ;

  // inputs to muxes for submodule ports
  assign MUX_p_inputPipes_0_enq_1__SEL_1 =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_0_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign MUX_p_inputPipes_1_enq_1__SEL_1 =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_1_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign MUX_p_inputPipes_2_enq_1__SEL_1 =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_2_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign MUX_p_inputPipes_3_enq_1__SEL_1 =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_3_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign MUX_p_inputPipes_4_enq_1__SEL_1 =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_4_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN =
	     addr__h10381 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h10384 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h10384 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN =
	     addr__h11024 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h11027 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h11027 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_interruptEnableReg
  assign memPortal_ctrlPort_interruptEnableReg_D_IN =
	     memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT[7] ;
  assign memPortal_ctrlPort_interruptEnableReg_EN =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'h04 ;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  assign memPortal_ctrlPort_outOfRangeReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeReadCountReg_EN = 1'b0 ;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  assign memPortal_ctrlPort_outOfRangeWriteCount_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeWriteCount_EN = 1'b0 ;

  // register memPortal_ctrlPort_underflowReadCountReg
  assign memPortal_ctrlPort_underflowReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_underflowReadCountReg_EN = 1'b0 ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h8634 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h8637 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h8637 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h9277 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h9280 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h9280 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h1123 + 8'd1 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1126 - 8'd1 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h1126 == 8'd2 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h1766 + 8'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1769 - 8'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h1769 == 8'd2 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h2596 + 8'd1 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h2599 - 8'd1 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h2599 == 8'd2 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h3239 + 8'd1 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h3242 - 8'd1 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h3242 == 8'd2 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h4069 + 8'd1 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h4072 - 8'd1 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h4072 == 8'd2 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h4712 + 8'd1 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h4715 - 8'd1 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h4715 == 8'd2 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h5542 + 8'd1 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h5545 - 8'd1 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h5545 == 8'd2 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h6185 + 8'd1 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h6188 - 8'd1 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h6188 == 8'd2 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h7015 + 8'd1 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h7018 - 8'd1 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h7018 == 8'd2 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h7658 + 8'd1 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h7661 - 8'd1 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h7661 == 8'd2 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h10381,
	       burstCount__h10384,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301 } ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h11024,
	       burstCount__h11027,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323 } ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  assign memPortal_ctrlPort_ctrlWriteDataFifo_D_IN =
	     portalIfc_slave_write_server_writeData_put ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h8634,
	       burstCount__h8637,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239 } ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      memPortal_putFailedIndicationFifo_EMPTY_N) ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN =
	     { v___1__h9770,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      memPortal_putFailedIndicationFifo_EMPTY_N) ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h9277,
	       burstCount__h9280,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261 } ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd6 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_doneFifo
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT or
	  memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_OUT or
	  memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_OUT or
	  memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_OUT or
	  memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_OUT or
	  memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
      3'd1:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_OUT;
      3'd2:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_OUT;
      3'd3:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_OUT;
      3'd4:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_OUT;
      3'd5:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_OUT;
      3'd6:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
      3'd7:
	  memPortal_memslave_doneFifo_D_IN =
	      6'b101010 /* unspecified value */ ;
    endcase
  end
  assign memPortal_memslave_doneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_doneFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeDone_get ;
  assign memPortal_memslave_doneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_ars
  assign memPortal_memslave_req_ars_D_IN =
	     portalIfc_slave_read_server_readReq_put[21:0] ;
  assign memPortal_memslave_req_ars_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_req_ars_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar ;
  assign memPortal_memslave_req_ars_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_aws
  assign memPortal_memslave_req_aws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[21:0] ;
  assign memPortal_memslave_req_aws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_req_aws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw ;
  assign memPortal_memslave_req_aws_CLR = 1'b0 ;

  // submodule memPortal_memslave_rs
  assign memPortal_memslave_rs_D_IN =
	     portalIfc_slave_read_server_readReq_put[24:22] ;
  assign memPortal_memslave_rs_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_rs_DEQ =
	     EN_portalIfc_slave_read_server_readData_get ;
  assign memPortal_memslave_rs_CLR = 1'b0 ;

  // submodule memPortal_memslave_ws
  assign memPortal_memslave_ws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[24:22] ;
  assign memPortal_memslave_ws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_ws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_ws_CLR = 1'b0 ;

  // submodule memPortal_putFailedIndicationFifo
  assign memPortal_putFailedIndicationFifo_D_IN = 32'h0 ;
  assign memPortal_putFailedIndicationFifo_ENQ = 1'b0 ;
  assign memPortal_putFailedIndicationFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      memPortal_putFailedIndicationFifo_EMPTY_N) &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign memPortal_putFailedIndicationFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1123,
	       burstCount__h1126,
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 } ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 ;
  assign memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1766,
	       burstCount__h1769,
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 } ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_0_fifoWriteDoneFifo
  assign memPortal_requestMemSlaves_0_fifoWriteDoneFifo_D_IN =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_requestMemSlaves_0_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_requestMemSlaves_0_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_0_putFailedFifo
  assign memPortal_requestMemSlaves_0_putFailedFifo_D_IN = 1'b0 ;
  assign memPortal_requestMemSlaves_0_putFailedFifo_ENQ = 1'b0 ;
  assign memPortal_requestMemSlaves_0_putFailedFifo_DEQ = 1'b0 ;
  assign memPortal_requestMemSlaves_0_putFailedFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h2596,
	       burstCount__h2599,
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 } ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 ;
  assign memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h3239,
	       burstCount__h3242,
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 } ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_1_fifoWriteDoneFifo
  assign memPortal_requestMemSlaves_1_fifoWriteDoneFifo_D_IN =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_requestMemSlaves_1_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_requestMemSlaves_1_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_1_putFailedFifo
  assign memPortal_requestMemSlaves_1_putFailedFifo_D_IN = 1'b0 ;
  assign memPortal_requestMemSlaves_1_putFailedFifo_ENQ = 1'b0 ;
  assign memPortal_requestMemSlaves_1_putFailedFifo_DEQ = 1'b0 ;
  assign memPortal_requestMemSlaves_1_putFailedFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h4069,
	       burstCount__h4072,
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 } ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 ;
  assign memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h4712,
	       burstCount__h4715,
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 } ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_2_fifoWriteDoneFifo
  assign memPortal_requestMemSlaves_2_fifoWriteDoneFifo_D_IN =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_requestMemSlaves_2_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_requestMemSlaves_2_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_2_putFailedFifo
  assign memPortal_requestMemSlaves_2_putFailedFifo_D_IN = 1'b0 ;
  assign memPortal_requestMemSlaves_2_putFailedFifo_ENQ = 1'b0 ;
  assign memPortal_requestMemSlaves_2_putFailedFifo_DEQ = 1'b0 ;
  assign memPortal_requestMemSlaves_2_putFailedFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h5542,
	       burstCount__h5545,
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 } ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 ;
  assign memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h6185,
	       burstCount__h6188,
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 } ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_3_fifoWriteDoneFifo
  assign memPortal_requestMemSlaves_3_fifoWriteDoneFifo_D_IN =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_requestMemSlaves_3_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_requestMemSlaves_3_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_3_putFailedFifo
  assign memPortal_requestMemSlaves_3_putFailedFifo_D_IN = 1'b0 ;
  assign memPortal_requestMemSlaves_3_putFailedFifo_ENQ = 1'b0 ;
  assign memPortal_requestMemSlaves_3_putFailedFifo_DEQ = 1'b0 ;
  assign memPortal_requestMemSlaves_3_putFailedFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h7015,
	       burstCount__h7018,
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 } ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 ;
  assign memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h7658,
	       burstCount__h7661,
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 } ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_requestMemSlaves_4_fifoWriteDoneFifo
  assign memPortal_requestMemSlaves_4_fifoWriteDoneFifo_D_IN =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_requestMemSlaves_4_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_requestMemSlaves_4_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_requestMemSlaves_4_putFailedFifo
  assign memPortal_requestMemSlaves_4_putFailedFifo_D_IN = 1'b0 ;
  assign memPortal_requestMemSlaves_4_putFailedFifo_ENQ = 1'b0 ;
  assign memPortal_requestMemSlaves_4_putFailedFifo_DEQ = 1'b0 ;
  assign memPortal_requestMemSlaves_4_putFailedFifo_CLR = 1'b0 ;

  // submodule p
  assign p_inputPipes_0_enq_v =
	     MUX_p_inputPipes_0_enq_1__SEL_1 ?
	       portalIfc_slave_write_server_writeData_put[38:7] :
	       pipes_inputPipes_0_enq_v ;
  assign p_inputPipes_1_enq_v =
	     MUX_p_inputPipes_1_enq_1__SEL_1 ?
	       portalIfc_slave_write_server_writeData_put[38:7] :
	       pipes_inputPipes_1_enq_v ;
  assign p_inputPipes_2_enq_v =
	     MUX_p_inputPipes_2_enq_1__SEL_1 ?
	       portalIfc_slave_write_server_writeData_put[38:7] :
	       pipes_inputPipes_2_enq_v ;
  assign p_inputPipes_3_enq_v =
	     MUX_p_inputPipes_3_enq_1__SEL_1 ?
	       portalIfc_slave_write_server_writeData_put[38:7] :
	       pipes_inputPipes_3_enq_v ;
  assign p_inputPipes_4_enq_v =
	     MUX_p_inputPipes_4_enq_1__SEL_1 ?
	       portalIfc_slave_write_server_writeData_put[38:7] :
	       pipes_inputPipes_4_enq_v ;
  assign p_EN_inputPipes_0_enq =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_0_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ||
	     EN_pipes_inputPipes_0_enq ;
  assign p_EN_inputPipes_1_enq =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_1_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ||
	     EN_pipes_inputPipes_1_enq ;
  assign p_EN_inputPipes_2_enq =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_2_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ||
	     EN_pipes_inputPipes_2_enq ;
  assign p_EN_inputPipes_3_enq =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_3_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ||
	     EN_pipes_inputPipes_3_enq ;
  assign p_EN_inputPipes_4_enq =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     p_inputPipes_4_notFull &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ||
	     EN_pipes_inputPipes_4_enq ;
  assign p_EN_sglist_PipeOut_deq = EN_pipes_sglist_PipeOut_deq ;
  assign p_EN_region_PipeOut_deq = EN_pipes_region_PipeOut_deq ;
  assign p_EN_addrRequest_PipeOut_deq = EN_pipes_addrRequest_PipeOut_deq ;
  assign p_EN_getStateDbg_PipeOut_deq = EN_pipes_getStateDbg_PipeOut_deq ;
  assign p_EN_getMemoryTraffic_PipeOut_deq =
	     EN_pipes_getMemoryTraffic_PipeOut_deq ;

  // remaining internal signals
  assign IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg ;
  assign IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg ;
  assign _theResult___snd__h16268 =
	     memPortal_putFailedIndicationFifo_EMPTY_N ?
	       32'd0 :
	       32'hFFFFFFFF ;
  assign addr__h10381 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg ;
  assign addr__h11024 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg ;
  assign addr__h1123 =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg ;
  assign addr__h1766 =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg ;
  assign addr__h2596 =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg ;
  assign addr__h3239 =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg ;
  assign addr__h4069 =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg ;
  assign addr__h4712 =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg ;
  assign addr__h5542 =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg ;
  assign addr__h6185 =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg ;
  assign addr__h7015 =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg ;
  assign addr__h7658 =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg ;
  assign addr__h8634 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg ;
  assign addr__h9277 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg ;
  assign burstCount___1__h10419 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h11062 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h1161 =
	     { 2'd0,
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h1804 =
	     { 2'd0,
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h2634 =
	     { 2'd0,
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h3277 =
	     { 2'd0,
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h4107 =
	     { 2'd0,
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h4750 =
	     { 2'd0,
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h5580 =
	     { 2'd0,
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h6223 =
	     { 2'd0,
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h7053 =
	     { 2'd0,
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h7696 =
	     { 2'd0,
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h8672 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h9315 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount__h10384 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       burstCount___1__h10419 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg ;
  assign burstCount__h11027 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h11062 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg ;
  assign burstCount__h1126 =
	     memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h1161 :
	       memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h1769 =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h1804 :
	       memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h2599 =
	     memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h2634 :
	       memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h3242 =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h3277 :
	       memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h4072 =
	     memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h4107 :
	       memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h4715 =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h4750 :
	       memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h5545 =
	     memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h5580 :
	       memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h6188 =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h6223 :
	       memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h7018 =
	     memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h7053 :
	       memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h7661 =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h7696 :
	       memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h8637 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h8672 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h9280 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h9315 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg ;
  assign memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d547 =
	     memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!p_inputPipes_0_notFull || p_RDY_inputPipes_0_enq) &&
	     (!memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_requestMemSlaves_0_fifoWriteDoneFifo_FULL_N) ;
  assign memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d555 =
	     memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!p_inputPipes_1_notFull || p_RDY_inputPipes_1_enq) &&
	     (!memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_requestMemSlaves_1_fifoWriteDoneFifo_FULL_N) ;
  assign memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d563 =
	     memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!p_inputPipes_2_notFull || p_RDY_inputPipes_2_enq) &&
	     (!memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_requestMemSlaves_2_fifoWriteDoneFifo_FULL_N) ;
  assign memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d571 =
	     memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!p_inputPipes_3_notFull || p_RDY_inputPipes_3_enq) &&
	     (!memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_requestMemSlaves_3_fifoWriteDoneFifo_FULL_N) ;
  assign memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d579 =
	     memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!p_inputPipes_4_notFull || p_RDY_inputPipes_4_enq) &&
	     (!memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_requestMemSlaves_4_fifoWriteDoneFifo_FULL_N) ;
  assign v___1__h16353 = _theResult___snd__h16268 + 32'd1 ;
  assign y_avValue_data__h16194 =
	     (memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	      8'd4) ?
	       { 31'd0, p_inputPipes_0_notFull } :
	       32'd0 ;
  assign y_avValue_data__h16201 =
	     (memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	      8'd4) ?
	       { 31'd0, p_inputPipes_1_notFull } :
	       32'd0 ;
  assign y_avValue_data__h16208 =
	     (memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	      8'd4) ?
	       { 31'd0, p_inputPipes_2_notFull } :
	       32'd0 ;
  assign y_avValue_data__h16215 =
	     (memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	      8'd4) ?
	       { 31'd0, p_inputPipes_3_notFull } :
	       32'd0 ;
  assign y_avValue_data__h16222 =
	     (memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	      8'd4) ?
	       { 31'd0, p_inputPipes_4_notFull } :
	       32'd0 ;
  always@(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_putFailedIndicationFifo_D_OUT or
	  memPortal_putFailedIndicationFifo_EMPTY_N)
  begin
    case (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h9770 = memPortal_putFailedIndicationFifo_D_OUT;
      8'd4:
	  v___1__h9770 = { 31'd0, memPortal_putFailedIndicationFifo_EMPTY_N };
      default: v___1__h9770 = 32'd0;
    endcase
  end
  always@(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_putFailedIndicationFifo_EMPTY_N or
	  memPortal_ctrlPort_interruptEnableReg or
	  memPortal_ctrlPort_underflowReadCountReg or
	  memPortal_ctrlPort_outOfRangeReadCountReg or
	  memPortal_ctrlPort_outOfRangeWriteCount or v___1__h16353)
  begin
    case (memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'h0:
	  y_avValue_data__h16187 =
	      memPortal_putFailedIndicationFifo_EMPTY_N ? 32'd1 : 32'd0;
      8'h04:
	  y_avValue_data__h16187 =
	      memPortal_ctrlPort_interruptEnableReg ? 32'd1 : 32'd0;
      8'h08: y_avValue_data__h16187 = 32'd7;
      8'h0C:
	  y_avValue_data__h16187 = memPortal_ctrlPort_underflowReadCountReg;
      8'h10:
	  y_avValue_data__h16187 = memPortal_ctrlPort_outOfRangeReadCountReg;
      8'h14: y_avValue_data__h16187 = memPortal_ctrlPort_outOfRangeWriteCount;
      8'h18:
	  y_avValue_data__h16187 =
	      memPortal_putFailedIndicationFifo_EMPTY_N ?
		v___1__h16353 :
		32'd0;
      default: y_avValue_data__h16187 = 32'h005A05A0;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd5:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd6:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd7: CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d378 = 1'd1;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N or
	  memPortal_requestMemSlaves_0_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_requestMemSlaves_1_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_requestMemSlaves_2_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_requestMemSlaves_3_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_requestMemSlaves_4_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_requestMemSlaves_0_fifoWriteDoneFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_requestMemSlaves_1_fifoWriteDoneFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_requestMemSlaves_2_fifoWriteDoneFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_requestMemSlaves_3_fifoWriteDoneFifo_EMPTY_N;
      3'd5:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_requestMemSlaves_4_fifoWriteDoneFifo_EMPTY_N;
      3'd6:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N;
      3'd7: CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d351 = 1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd5:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd6:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 =
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd7: CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d392 = 1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  y_avValue_data__h16187 or
	  y_avValue_data__h16194 or
	  y_avValue_data__h16201 or
	  y_avValue_data__h16208 or
	  y_avValue_data__h16215 or
	  y_avValue_data__h16222 or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16187;
      3'd1:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16194;
      3'd2:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16201;
      3'd3:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16208;
      3'd4:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16215;
      3'd5:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      y_avValue_data__h16222;
      3'd6:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[38:7];
      3'd7:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 =
	      32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd5:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd6:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[6:1];
      3'd7:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 =
	      6'b101010 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd5:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd6:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[0];
      3'd7:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 =
	      1'b0 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N or
	  memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d547 or
	  memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d555 or
	  memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d563 or
	  memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d571 or
	  memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d579 or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d547;
      3'd2:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d555;
      3'd3:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d563;
      3'd4:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d571;
      3'd5:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d579;
      3'd6:
	  CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N);
      3'd7: CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = 1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd5:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd6:
	  CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N;
      3'd7: CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = 1'd1;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
      end
    else
      begin
        if (memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_interruptEnableReg_EN)
	  memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_interruptEnableReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeReadCountReg_EN)
	  memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeWriteCount_EN)
	  memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
	if (memPortal_ctrlPort_underflowReadCountReg_EN)
	  memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_underflowReadCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_interruptEnableReg = 1'h0;
    memPortal_ctrlPort_outOfRangeReadCountReg = 32'hAAAAAAAA;
    memPortal_ctrlPort_outOfRangeWriteCount = 32'hAAAAAAAA;
    memPortal_ctrlPort_underflowReadCountReg = 32'hAAAAAAAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_read_server_readReq_put &&
	  portalIfc_slave_read_server_readReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****",
		 portalIfc_slave_read_server_readReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_write_server_writeReq_put &&
	  portalIfc_slave_write_server_writeReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****",
		 portalIfc_slave_write_server_writeReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !memPortal_putFailedIndicationFifo_EMPTY_N &&
	  memPortal_memslave_rs_D_OUT == 3'd6)
	$display("***\n\n underflow! \n\n****");
  end
  // synopsys translate_on
endmodule  // mkDmaConfigWrapperMemPortalPipes

