<stg><name>kernel_mmult</name>


<trans_list>

<trans id="3074" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="2" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5455" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5456" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5457" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5458" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5459" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5460" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5461" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5462" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5463" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5464" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5465" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5466" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5467" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5468" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5470" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5471" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5472" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5473" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5474" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5475" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5476" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5477" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5478" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5479" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5480" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5481" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5482" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5483" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5484" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5485" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5486" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5487" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5488" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5489" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5490" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5493" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5494" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5495" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5496" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5497" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5498" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5499" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5500" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5501" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5502" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5503" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5504" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5505" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5506" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5507" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5508" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5509" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5510" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5511" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5512" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5513" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5514" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5516" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5517" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5518" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5519" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5520" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5521" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5522" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5523" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5524" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5525" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5526" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5527" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5528" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5529" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5530" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5531" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5532" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5533" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5534" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5535" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5536" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5537" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5538" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5539" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5540" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5541" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5542" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5543" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5544" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5545" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5546" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5547" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5548" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5549" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5550" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5551" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5552" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5553" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5555" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5556" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5557" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5558" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5559" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5560" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5561" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5562" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5563" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5564" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5565" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5566" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5567" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5568" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5569" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5570" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5571" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5572" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5573" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5574" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5575" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5576" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5579" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5581" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5582" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5583" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5584" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5585" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5586" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5587" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5588" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5589" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5590" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5591" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5592" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5598" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5599" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5601" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5605" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5609" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5610" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5629" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5644" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5647" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5648" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5654" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5656" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5668" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5681" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5682" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5686" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5692" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5696" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5702" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5707" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="265" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:0  %out_M_imag13816_032 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13816_032"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32">
<![CDATA[
:1  %write_flag_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32">
<![CDATA[
:2  %write_flag95_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag95_0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:3  %out_M_imag138_033 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag138_033"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:4  %out_M_real_034 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real_034"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32">
<![CDATA[
:5  %write_flag92_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag92_0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:6  %out_M_imag13715_035 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13715_035"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32">
<![CDATA[
:7  %write_flag4_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32">
<![CDATA[
:8  %write_flag89_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag89_0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:9  %out_M_imag137_036 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag137_036"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:10  %out_M_real16_037 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real16_037"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32">
<![CDATA[
:11  %write_flag86_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag86_0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:12  %out_M_imag13614_038 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13614_038"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32">
<![CDATA[
:13  %write_flag8_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32">
<![CDATA[
:14  %write_flag83_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag83_0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:15  %out_M_imag136_039 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag136_039"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:16  %out_M_real125_040 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real125_040"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32">
<![CDATA[
:17  %write_flag80_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag80_0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
:18  %out_M_imag13513_041 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13513_041"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32">
<![CDATA[
:19  %write_flag11_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag11_0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32">
<![CDATA[
:20  %write_flag77_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag77_0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:21  %out_M_imag135_042 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag135_042"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
:22  %out_M_real1252_043 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1252_043"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32">
<![CDATA[
:23  %write_flag74_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag74_0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:24  %out_M_imag13412_044 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13412_044"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32">
<![CDATA[
:25  %write_flag14_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag14_0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32">
<![CDATA[
:26  %write_flag71_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag71_0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:27  %out_M_imag134_045 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag134_045"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
:28  %out_M_real126_046 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real126_046"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32">
<![CDATA[
:29  %write_flag68_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag68_0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:30  %out_M_imag13311_047 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13311_047"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32">
<![CDATA[
:31  %write_flag17_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag17_0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32">
<![CDATA[
:32  %write_flag65_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag65_0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
:33  %out_M_imag133_048 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag133_048"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
:34  %out_M_real1263_049 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1263_049"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32">
<![CDATA[
:35  %write_flag62_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag62_0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
:36  %out_M_imag13210_050 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag13210_050"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32">
<![CDATA[
:37  %write_flag20_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag20_0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32">
<![CDATA[
:38  %write_flag59_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag59_0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
:39  %out_M_imag132_051 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag132_051"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:40  %out_M_real127_052 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real127_052"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32">
<![CDATA[
:41  %write_flag56_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag56_0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
:42  %out_M_imag9_053 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag9_053"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32">
<![CDATA[
:43  %write_flag23_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag23_0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32">
<![CDATA[
:44  %write_flag53_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag53_0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
:45  %out_M_imag_054 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_imag_054"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
:46  %out_M_real1274_055 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1274_055"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32">
<![CDATA[
:47  %write_flag50_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag50_0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:48  %out_M_real1318_056 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1318_056"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32">
<![CDATA[
:49  %write_flag26_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag26_0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32">
<![CDATA[
:50  %write_flag47_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag47_0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:51  %out_M_real131_057 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real131_057"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
:52  %out_M_real128_058 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real128_058"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32">
<![CDATA[
:53  %write_flag44_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag44_0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:54  %out_M_real1307_059 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1307_059"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32">
<![CDATA[
:55  %write_flag29_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag29_0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32">
<![CDATA[
:56  %write_flag41_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag41_0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
:57  %out_M_real130_060 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real130_060"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:58  %out_M_real1285_061 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1285_061"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32">
<![CDATA[
:59  %write_flag38_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag38_0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:60  %out_M_real1296_062 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real1296_062"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32">
<![CDATA[
:61  %write_flag32_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag32_0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32">
<![CDATA[
:62  %write_flag35_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag35_0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
:63  %out_M_real129_063 = alloca float

]]></Node>
<StgValue><ssdm name="out_M_real129_063"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %out_M_imag_7_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_7_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_7_1_re"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %out_M_imag_7_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_7_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_7_0_re"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %out_M_imag_6_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_6_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_6_1_re"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %out_M_imag_6_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_6_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_6_0_re"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %out_M_imag_5_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_5_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_5_1_re"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %out_M_imag_5_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_5_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_5_0_re"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %out_M_imag_4_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_4_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_4_1_re"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %out_M_imag_4_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_4_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_4_0_re"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %out_M_imag_3_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_3_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_3_1_re"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %out_M_imag_3_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_3_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_3_0_re"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %out_M_imag_2_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_2_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_2_1_re"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %out_M_imag_2_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_2_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_2_0_re"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %out_M_imag_1_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_1_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_1_1_re"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %out_M_imag_1_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_1_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_1_0_re"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %out_M_imag_0_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_0_1_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_0_1_re"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %out_M_imag_0_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_0_0_read)

]]></Node>
<StgValue><ssdm name="out_M_imag_0_0_re"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %out_M_real_7_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_7_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_7_1_re"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %out_M_real_7_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_7_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_7_0_re"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %out_M_real_6_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_6_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_6_1_re"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %out_M_real_6_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_6_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_6_0_re"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %out_M_real_5_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_5_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_5_1_re"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %out_M_real_5_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_5_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_5_0_re"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %out_M_real_4_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_4_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_4_1_re"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %out_M_real_4_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_4_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_4_0_re"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %out_M_real_3_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_3_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_3_1_re"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %out_M_real_3_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_3_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_3_0_re"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %out_M_real_2_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_2_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_2_1_re"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %out_M_real_2_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_2_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_2_0_re"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %out_M_real_1_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_1_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_1_1_re"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %out_M_real_1_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_1_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_1_0_re"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %out_M_real_0_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_0_1_read)

]]></Node>
<StgValue><ssdm name="out_M_real_0_1_re"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %out_M_real_0_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_0_0_read)

]]></Node>
<StgValue><ssdm name="out_M_real_0_0_re"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:96  store i1 false, i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:97  store i1 false, i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:98  store i1 false, i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:99  store i1 false, i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:100  store i1 false, i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:101  store i1 false, i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:102  store i1 false, i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  store i1 false, i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  store i1 false, i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105  store i1 false, i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  store i1 false, i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107  store i1 false, i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  store i1 false, i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:109  store i1 false, i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  store i1 false, i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:111  store i1 false, i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  store i1 false, i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  store i1 false, i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  store i1 false, i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  store i1 false, i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  store i1 false, i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  store i1 false, i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:118  store i1 false, i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:119  store i1 false, i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:120  store i1 false, i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:121  store i1 false, i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122  store i1 false, i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:123  store i1 false, i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:124  store i1 false, i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:125  store i1 false, i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:126  store i1 false, i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:127  store i1 false, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:128  br label %1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %m_0 = phi i5 [ 0, %0 ], [ %m, %L1_end ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln40 = icmp eq i5 %m_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln40, label %2, label %L1_begin

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="5">
<![CDATA[
L1_begin:3  %zext_ln45 = zext i5 %m_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
L1_begin:4  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
L1_begin:5  %zext_ln45_1 = zext i6 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:6  %a_M_real_addr = getelementptr [32 x float]* %a_M_real, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real_addr"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
L1_begin:7  %or_ln45 = or i6 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:72  %a_M_imag_addr = getelementptr [32 x float]* %a_M_imag, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag_addr"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:136  %b_M_real_0_addr = getelementptr [32 x float]* %b_M_real_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_0_addr"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
L1_begin:137  %xor_ln45 = xor i5 %m_0, -16

]]></Node>
<StgValue><ssdm name="xor_ln45"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:202  %b_M_imag_0_addr = getelementptr [32 x float]* %b_M_imag_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_0_addr"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:266  %a_M_real_load = load float* %a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real_load"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:267  %a_M_imag_load = load float* %a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag_load"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:268  %b_M_real_0_load = load float* %b_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_0_load"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:269  %b_M_imag_0_load = load float* %b_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_0_load"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
L1_begin:1034  %trunc_ln49_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %m_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="5">
<![CDATA[
L1_begin:1035  %trunc_ln49 = trunc i5 %m_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
branch6:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
branch5:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
branch4:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
branch3:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch2:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch1:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
branch0:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch7:13  br label %branch019

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:266  %a_M_real_load = load float* %a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real_load"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:267  %a_M_imag_load = load float* %a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag_load"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:268  %b_M_real_0_load = load float* %b_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_0_load"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:269  %b_M_imag_0_load = load float* %b_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_0_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
L1_begin:1036  switch i4 %trunc_ln49_1, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
branch019:0  switch i4 %trunc_ln49_1, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="431" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:270  %ac = fmul float %a_M_real_load, %a_M_imag_load

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:271  %ad = fmul float %a_M_real_load, %b_M_imag_0_load

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:272  %bd = fmul float %a_M_imag_load, %b_M_imag_0_load

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:273  %bc = fmul float %a_M_imag_load, %b_M_real_0_load

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="435" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:270  %ac = fmul float %a_M_real_load, %a_M_imag_load

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:271  %ad = fmul float %a_M_real_load, %b_M_imag_0_load

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:272  %bd = fmul float %a_M_imag_load, %b_M_imag_0_load

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:273  %bc = fmul float %a_M_imag_load, %b_M_real_0_load

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
L1_begin:8  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln45)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:9  %a_M_real_addr_1 = getelementptr [32 x float]* %a_M_real, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:73  %a_M_imag_addr_1 = getelementptr [32 x float]* %a_M_imag, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="5">
<![CDATA[
L1_begin:138  %zext_ln45_2 = zext i5 %xor_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:139  %b_M_real_0_addr_1 = getelementptr [32 x float]* %b_M_real_0, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_0_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:203  %b_M_imag_0_addr_1 = getelementptr [32 x float]* %b_M_imag_0, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_0_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:274  %p_val_assign = fsub float %ac, %bd

]]></Node>
<StgValue><ssdm name="p_val_assign"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:275  %p_val_assign_1 = fadd float %bc, %ad

]]></Node>
<StgValue><ssdm name="p_val_assign_1"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:278  %a_M_real_load_1 = load float* %a_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real_load_1"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:279  %a_M_imag_load_1 = load float* %a_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag_load_1"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:280  %b_M_real_0_load_1 = load float* %b_M_real_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_0_load_1"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:281  %b_M_imag_0_load_1 = load float* %b_M_imag_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_0_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="451" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:274  %p_val_assign = fsub float %ac, %bd

]]></Node>
<StgValue><ssdm name="p_val_assign"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:275  %p_val_assign_1 = fadd float %bc, %ad

]]></Node>
<StgValue><ssdm name="p_val_assign_1"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:278  %a_M_real_load_1 = load float* %a_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real_load_1"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:279  %a_M_imag_load_1 = load float* %a_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag_load_1"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:280  %b_M_real_0_load_1 = load float* %b_M_real_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_0_load_1"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:281  %b_M_imag_0_load_1 = load float* %b_M_imag_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_0_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="457" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:274  %p_val_assign = fsub float %ac, %bd

]]></Node>
<StgValue><ssdm name="p_val_assign"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:275  %p_val_assign_1 = fadd float %bc, %ad

]]></Node>
<StgValue><ssdm name="p_val_assign_1"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:282  %ac_1 = fmul float %a_M_real_load_1, %a_M_imag_load_1

]]></Node>
<StgValue><ssdm name="ac_1"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:283  %ad_1 = fmul float %a_M_real_load_1, %b_M_imag_0_load_1

]]></Node>
<StgValue><ssdm name="ad_1"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:284  %bd_1 = fmul float %a_M_imag_load_1, %b_M_imag_0_load_1

]]></Node>
<StgValue><ssdm name="bd_1"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:285  %bc_1 = fmul float %a_M_imag_load_1, %b_M_real_0_load_1

]]></Node>
<StgValue><ssdm name="bc_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="463" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:274  %p_val_assign = fsub float %ac, %bd

]]></Node>
<StgValue><ssdm name="p_val_assign"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:275  %p_val_assign_1 = fadd float %bc, %ad

]]></Node>
<StgValue><ssdm name="p_val_assign_1"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:282  %ac_1 = fmul float %a_M_real_load_1, %a_M_imag_load_1

]]></Node>
<StgValue><ssdm name="ac_1"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:283  %ad_1 = fmul float %a_M_real_load_1, %b_M_imag_0_load_1

]]></Node>
<StgValue><ssdm name="ad_1"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:284  %bd_1 = fmul float %a_M_imag_load_1, %b_M_imag_0_load_1

]]></Node>
<StgValue><ssdm name="bd_1"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:285  %bc_1 = fmul float %a_M_imag_load_1, %b_M_real_0_load_1

]]></Node>
<StgValue><ssdm name="bc_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:10  %a_M_real1_addr = getelementptr [32 x float]* %a_M_real1, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real1_addr"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:74  %a_M_imag32_addr = getelementptr [32 x float]* %a_M_imag32, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag32_addr"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:140  %b_M_real_1_addr = getelementptr [32 x float]* %b_M_real_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_1_addr"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:204  %b_M_imag_1_addr = getelementptr [32 x float]* %b_M_imag_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_1_addr"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:276  %p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:277  %p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:286  %p_val_assign_4 = fsub float %ac_1, %bd_1

]]></Node>
<StgValue><ssdm name="p_val_assign_4"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:287  %p_val_assign_5 = fadd float %bc_1, %ad_1

]]></Node>
<StgValue><ssdm name="p_val_assign_5"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:290  %a_M_real1_load = load float* %a_M_real1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real1_load"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:291  %a_M_imag32_load = load float* %a_M_imag32_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag32_load"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:292  %b_M_real_1_load = load float* %b_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_1_load"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:293  %b_M_imag_1_load = load float* %b_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_1_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="481" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:276  %p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:277  %p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:286  %p_val_assign_4 = fsub float %ac_1, %bd_1

]]></Node>
<StgValue><ssdm name="p_val_assign_4"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:287  %p_val_assign_5 = fadd float %bc_1, %ad_1

]]></Node>
<StgValue><ssdm name="p_val_assign_5"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:290  %a_M_real1_load = load float* %a_M_real1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real1_load"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:291  %a_M_imag32_load = load float* %a_M_imag32_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag32_load"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:292  %b_M_real_1_load = load float* %b_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_1_load"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:293  %b_M_imag_1_load = load float* %b_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_1_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="489" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:276  %p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:277  %p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:286  %p_val_assign_4 = fsub float %ac_1, %bd_1

]]></Node>
<StgValue><ssdm name="p_val_assign_4"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:287  %p_val_assign_5 = fadd float %bc_1, %ad_1

]]></Node>
<StgValue><ssdm name="p_val_assign_5"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:294  %ac_2 = fmul float %a_M_real1_load, %a_M_imag32_load

]]></Node>
<StgValue><ssdm name="ac_2"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:295  %ad_2 = fmul float %a_M_real1_load, %b_M_imag_1_load

]]></Node>
<StgValue><ssdm name="ad_2"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:296  %bd_2 = fmul float %a_M_imag32_load, %b_M_imag_1_load

]]></Node>
<StgValue><ssdm name="bd_2"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:297  %bc_2 = fmul float %a_M_imag32_load, %b_M_real_1_load

]]></Node>
<StgValue><ssdm name="bc_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="497" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:276  %p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:277  %p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:286  %p_val_assign_4 = fsub float %ac_1, %bd_1

]]></Node>
<StgValue><ssdm name="p_val_assign_4"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:287  %p_val_assign_5 = fadd float %bc_1, %ad_1

]]></Node>
<StgValue><ssdm name="p_val_assign_5"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:294  %ac_2 = fmul float %a_M_real1_load, %a_M_imag32_load

]]></Node>
<StgValue><ssdm name="ac_2"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:295  %ad_2 = fmul float %a_M_real1_load, %b_M_imag_1_load

]]></Node>
<StgValue><ssdm name="ad_2"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:296  %bd_2 = fmul float %a_M_imag32_load, %b_M_imag_1_load

]]></Node>
<StgValue><ssdm name="bd_2"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:297  %bc_2 = fmul float %a_M_imag32_load, %b_M_real_1_load

]]></Node>
<StgValue><ssdm name="bc_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:11  %a_M_real1_addr_1 = getelementptr [32 x float]* %a_M_real1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real1_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:75  %a_M_imag32_addr_1 = getelementptr [32 x float]* %a_M_imag32, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag32_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:141  %b_M_real_1_addr_1 = getelementptr [32 x float]* %b_M_real_1, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_1_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:205  %b_M_imag_1_addr_1 = getelementptr [32 x float]* %b_M_imag_1, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_1_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:288  %p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2

]]></Node>
<StgValue><ssdm name="p_val_assign_6"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:289  %p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3

]]></Node>
<StgValue><ssdm name="p_val_assign_7"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:298  %p_val_assign_8 = fsub float %ac_2, %bd_2

]]></Node>
<StgValue><ssdm name="p_val_assign_8"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:299  %p_val_assign_9 = fadd float %bc_2, %ad_2

]]></Node>
<StgValue><ssdm name="p_val_assign_9"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:302  %a_M_real1_load_1 = load float* %a_M_real1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real1_load_1"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:303  %a_M_imag32_load_1 = load float* %a_M_imag32_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag32_load_1"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:304  %b_M_real_1_load_1 = load float* %b_M_real_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_1_load_1"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:305  %b_M_imag_1_load_1 = load float* %b_M_imag_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_1_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="517" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:288  %p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2

]]></Node>
<StgValue><ssdm name="p_val_assign_6"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:289  %p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3

]]></Node>
<StgValue><ssdm name="p_val_assign_7"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:298  %p_val_assign_8 = fsub float %ac_2, %bd_2

]]></Node>
<StgValue><ssdm name="p_val_assign_8"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:299  %p_val_assign_9 = fadd float %bc_2, %ad_2

]]></Node>
<StgValue><ssdm name="p_val_assign_9"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:302  %a_M_real1_load_1 = load float* %a_M_real1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real1_load_1"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:303  %a_M_imag32_load_1 = load float* %a_M_imag32_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag32_load_1"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:304  %b_M_real_1_load_1 = load float* %b_M_real_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_1_load_1"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:305  %b_M_imag_1_load_1 = load float* %b_M_imag_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_1_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="525" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:288  %p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2

]]></Node>
<StgValue><ssdm name="p_val_assign_6"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:289  %p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3

]]></Node>
<StgValue><ssdm name="p_val_assign_7"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:298  %p_val_assign_8 = fsub float %ac_2, %bd_2

]]></Node>
<StgValue><ssdm name="p_val_assign_8"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:299  %p_val_assign_9 = fadd float %bc_2, %ad_2

]]></Node>
<StgValue><ssdm name="p_val_assign_9"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:306  %ac_3 = fmul float %a_M_real1_load_1, %a_M_imag32_load_1

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:307  %ad_3 = fmul float %a_M_real1_load_1, %b_M_imag_1_load_1

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:308  %bd_3 = fmul float %a_M_imag32_load_1, %b_M_imag_1_load_1

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:309  %bc_3 = fmul float %a_M_imag32_load_1, %b_M_real_1_load_1

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="533" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:288  %p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2

]]></Node>
<StgValue><ssdm name="p_val_assign_6"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:289  %p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3

]]></Node>
<StgValue><ssdm name="p_val_assign_7"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:298  %p_val_assign_8 = fsub float %ac_2, %bd_2

]]></Node>
<StgValue><ssdm name="p_val_assign_8"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:299  %p_val_assign_9 = fadd float %bc_2, %ad_2

]]></Node>
<StgValue><ssdm name="p_val_assign_9"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:306  %ac_3 = fmul float %a_M_real1_load_1, %a_M_imag32_load_1

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:307  %ad_3 = fmul float %a_M_real1_load_1, %b_M_imag_1_load_1

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:308  %bd_3 = fmul float %a_M_imag32_load_1, %b_M_imag_1_load_1

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:309  %bc_3 = fmul float %a_M_imag32_load_1, %b_M_real_1_load_1

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:12  %a_M_real2_addr = getelementptr [32 x float]* %a_M_real2, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real2_addr"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:76  %a_M_imag33_addr = getelementptr [32 x float]* %a_M_imag33, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag33_addr"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:142  %b_M_real_2_addr = getelementptr [32 x float]* %b_M_real_2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_2_addr"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:206  %b_M_imag_2_addr = getelementptr [32 x float]* %b_M_imag_2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_2_addr"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:300  %p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6

]]></Node>
<StgValue><ssdm name="p_val_assign_s"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:301  %p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7

]]></Node>
<StgValue><ssdm name="p_val_assign_10"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:310  %p_val_assign_11 = fsub float %ac_3, %bd_3

]]></Node>
<StgValue><ssdm name="p_val_assign_11"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:311  %p_val_assign_12 = fadd float %bc_3, %ad_3

]]></Node>
<StgValue><ssdm name="p_val_assign_12"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:314  %a_M_real2_load = load float* %a_M_real2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real2_load"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:315  %a_M_imag33_load = load float* %a_M_imag33_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag33_load"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:316  %b_M_real_2_load = load float* %b_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_2_load"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:317  %b_M_imag_2_load = load float* %b_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_2_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="553" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:300  %p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6

]]></Node>
<StgValue><ssdm name="p_val_assign_s"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:301  %p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7

]]></Node>
<StgValue><ssdm name="p_val_assign_10"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:310  %p_val_assign_11 = fsub float %ac_3, %bd_3

]]></Node>
<StgValue><ssdm name="p_val_assign_11"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:311  %p_val_assign_12 = fadd float %bc_3, %ad_3

]]></Node>
<StgValue><ssdm name="p_val_assign_12"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:314  %a_M_real2_load = load float* %a_M_real2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real2_load"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:315  %a_M_imag33_load = load float* %a_M_imag33_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag33_load"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:316  %b_M_real_2_load = load float* %b_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_2_load"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:317  %b_M_imag_2_load = load float* %b_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_2_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="561" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:300  %p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6

]]></Node>
<StgValue><ssdm name="p_val_assign_s"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:301  %p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7

]]></Node>
<StgValue><ssdm name="p_val_assign_10"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:310  %p_val_assign_11 = fsub float %ac_3, %bd_3

]]></Node>
<StgValue><ssdm name="p_val_assign_11"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:311  %p_val_assign_12 = fadd float %bc_3, %ad_3

]]></Node>
<StgValue><ssdm name="p_val_assign_12"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:318  %ac_4 = fmul float %a_M_real2_load, %a_M_imag33_load

]]></Node>
<StgValue><ssdm name="ac_4"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:319  %ad_4 = fmul float %a_M_real2_load, %b_M_imag_2_load

]]></Node>
<StgValue><ssdm name="ad_4"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:320  %bd_4 = fmul float %a_M_imag33_load, %b_M_imag_2_load

]]></Node>
<StgValue><ssdm name="bd_4"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:321  %bc_4 = fmul float %a_M_imag33_load, %b_M_real_2_load

]]></Node>
<StgValue><ssdm name="bc_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="569" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:300  %p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6

]]></Node>
<StgValue><ssdm name="p_val_assign_s"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:301  %p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7

]]></Node>
<StgValue><ssdm name="p_val_assign_10"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:310  %p_val_assign_11 = fsub float %ac_3, %bd_3

]]></Node>
<StgValue><ssdm name="p_val_assign_11"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:311  %p_val_assign_12 = fadd float %bc_3, %ad_3

]]></Node>
<StgValue><ssdm name="p_val_assign_12"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:318  %ac_4 = fmul float %a_M_real2_load, %a_M_imag33_load

]]></Node>
<StgValue><ssdm name="ac_4"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:319  %ad_4 = fmul float %a_M_real2_load, %b_M_imag_2_load

]]></Node>
<StgValue><ssdm name="ad_4"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:320  %bd_4 = fmul float %a_M_imag33_load, %b_M_imag_2_load

]]></Node>
<StgValue><ssdm name="bd_4"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:321  %bc_4 = fmul float %a_M_imag33_load, %b_M_real_2_load

]]></Node>
<StgValue><ssdm name="bc_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:13  %a_M_real2_addr_1 = getelementptr [32 x float]* %a_M_real2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real2_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:77  %a_M_imag33_addr_1 = getelementptr [32 x float]* %a_M_imag33, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag33_addr_1"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:143  %b_M_real_2_addr_1 = getelementptr [32 x float]* %b_M_real_2, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_2_addr_1"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:207  %b_M_imag_2_addr_1 = getelementptr [32 x float]* %b_M_imag_2, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_2_addr_1"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:312  %p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s

]]></Node>
<StgValue><ssdm name="p_val_assign_13"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:313  %p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10

]]></Node>
<StgValue><ssdm name="p_val_assign_14"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:322  %p_val_assign_15 = fsub float %ac_4, %bd_4

]]></Node>
<StgValue><ssdm name="p_val_assign_15"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:323  %p_val_assign_16 = fadd float %bc_4, %ad_4

]]></Node>
<StgValue><ssdm name="p_val_assign_16"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:326  %a_M_real2_load_1 = load float* %a_M_real2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real2_load_1"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:327  %a_M_imag33_load_1 = load float* %a_M_imag33_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag33_load_1"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:328  %b_M_real_2_load_1 = load float* %b_M_real_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_2_load_1"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:329  %b_M_imag_2_load_1 = load float* %b_M_imag_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_2_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="589" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:312  %p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s

]]></Node>
<StgValue><ssdm name="p_val_assign_13"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:313  %p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10

]]></Node>
<StgValue><ssdm name="p_val_assign_14"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:322  %p_val_assign_15 = fsub float %ac_4, %bd_4

]]></Node>
<StgValue><ssdm name="p_val_assign_15"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:323  %p_val_assign_16 = fadd float %bc_4, %ad_4

]]></Node>
<StgValue><ssdm name="p_val_assign_16"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:326  %a_M_real2_load_1 = load float* %a_M_real2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real2_load_1"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:327  %a_M_imag33_load_1 = load float* %a_M_imag33_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag33_load_1"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:328  %b_M_real_2_load_1 = load float* %b_M_real_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_2_load_1"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:329  %b_M_imag_2_load_1 = load float* %b_M_imag_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_2_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="597" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:312  %p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s

]]></Node>
<StgValue><ssdm name="p_val_assign_13"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:313  %p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10

]]></Node>
<StgValue><ssdm name="p_val_assign_14"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:322  %p_val_assign_15 = fsub float %ac_4, %bd_4

]]></Node>
<StgValue><ssdm name="p_val_assign_15"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:323  %p_val_assign_16 = fadd float %bc_4, %ad_4

]]></Node>
<StgValue><ssdm name="p_val_assign_16"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:330  %ac_5 = fmul float %a_M_real2_load_1, %a_M_imag33_load_1

]]></Node>
<StgValue><ssdm name="ac_5"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:331  %ad_5 = fmul float %a_M_real2_load_1, %b_M_imag_2_load_1

]]></Node>
<StgValue><ssdm name="ad_5"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:332  %bd_5 = fmul float %a_M_imag33_load_1, %b_M_imag_2_load_1

]]></Node>
<StgValue><ssdm name="bd_5"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:333  %bc_5 = fmul float %a_M_imag33_load_1, %b_M_real_2_load_1

]]></Node>
<StgValue><ssdm name="bc_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="605" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:312  %p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s

]]></Node>
<StgValue><ssdm name="p_val_assign_13"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:313  %p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10

]]></Node>
<StgValue><ssdm name="p_val_assign_14"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:322  %p_val_assign_15 = fsub float %ac_4, %bd_4

]]></Node>
<StgValue><ssdm name="p_val_assign_15"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:323  %p_val_assign_16 = fadd float %bc_4, %ad_4

]]></Node>
<StgValue><ssdm name="p_val_assign_16"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:330  %ac_5 = fmul float %a_M_real2_load_1, %a_M_imag33_load_1

]]></Node>
<StgValue><ssdm name="ac_5"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:331  %ad_5 = fmul float %a_M_real2_load_1, %b_M_imag_2_load_1

]]></Node>
<StgValue><ssdm name="ad_5"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:332  %bd_5 = fmul float %a_M_imag33_load_1, %b_M_imag_2_load_1

]]></Node>
<StgValue><ssdm name="bd_5"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:333  %bc_5 = fmul float %a_M_imag33_load_1, %b_M_real_2_load_1

]]></Node>
<StgValue><ssdm name="bc_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:14  %a_M_real3_addr = getelementptr [32 x float]* %a_M_real3, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real3_addr"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:78  %a_M_imag34_addr = getelementptr [32 x float]* %a_M_imag34, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag34_addr"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:144  %b_M_real_3_addr = getelementptr [32 x float]* %b_M_real_3, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_3_addr"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:208  %b_M_imag_3_addr = getelementptr [32 x float]* %b_M_imag_3, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_3_addr"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:324  %p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13

]]></Node>
<StgValue><ssdm name="p_val_assign_17"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:325  %p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14

]]></Node>
<StgValue><ssdm name="p_val_assign_18"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:334  %p_val_assign_19 = fsub float %ac_5, %bd_5

]]></Node>
<StgValue><ssdm name="p_val_assign_19"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:335  %p_val_assign_20 = fadd float %bc_5, %ad_5

]]></Node>
<StgValue><ssdm name="p_val_assign_20"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:338  %a_M_real3_load = load float* %a_M_real3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real3_load"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:339  %a_M_imag34_load = load float* %a_M_imag34_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag34_load"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:340  %b_M_real_3_load = load float* %b_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_3_load"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:341  %b_M_imag_3_load = load float* %b_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_3_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="625" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:324  %p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13

]]></Node>
<StgValue><ssdm name="p_val_assign_17"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:325  %p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14

]]></Node>
<StgValue><ssdm name="p_val_assign_18"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:334  %p_val_assign_19 = fsub float %ac_5, %bd_5

]]></Node>
<StgValue><ssdm name="p_val_assign_19"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:335  %p_val_assign_20 = fadd float %bc_5, %ad_5

]]></Node>
<StgValue><ssdm name="p_val_assign_20"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:338  %a_M_real3_load = load float* %a_M_real3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real3_load"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:339  %a_M_imag34_load = load float* %a_M_imag34_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag34_load"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:340  %b_M_real_3_load = load float* %b_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_3_load"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:341  %b_M_imag_3_load = load float* %b_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_3_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="633" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:324  %p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13

]]></Node>
<StgValue><ssdm name="p_val_assign_17"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:325  %p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14

]]></Node>
<StgValue><ssdm name="p_val_assign_18"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:334  %p_val_assign_19 = fsub float %ac_5, %bd_5

]]></Node>
<StgValue><ssdm name="p_val_assign_19"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:335  %p_val_assign_20 = fadd float %bc_5, %ad_5

]]></Node>
<StgValue><ssdm name="p_val_assign_20"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:342  %ac_6 = fmul float %a_M_real3_load, %a_M_imag34_load

]]></Node>
<StgValue><ssdm name="ac_6"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:343  %ad_6 = fmul float %a_M_real3_load, %b_M_imag_3_load

]]></Node>
<StgValue><ssdm name="ad_6"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:344  %bd_6 = fmul float %a_M_imag34_load, %b_M_imag_3_load

]]></Node>
<StgValue><ssdm name="bd_6"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:345  %bc_6 = fmul float %a_M_imag34_load, %b_M_real_3_load

]]></Node>
<StgValue><ssdm name="bc_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="641" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:324  %p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13

]]></Node>
<StgValue><ssdm name="p_val_assign_17"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:325  %p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14

]]></Node>
<StgValue><ssdm name="p_val_assign_18"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:334  %p_val_assign_19 = fsub float %ac_5, %bd_5

]]></Node>
<StgValue><ssdm name="p_val_assign_19"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:335  %p_val_assign_20 = fadd float %bc_5, %ad_5

]]></Node>
<StgValue><ssdm name="p_val_assign_20"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:342  %ac_6 = fmul float %a_M_real3_load, %a_M_imag34_load

]]></Node>
<StgValue><ssdm name="ac_6"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:343  %ad_6 = fmul float %a_M_real3_load, %b_M_imag_3_load

]]></Node>
<StgValue><ssdm name="ad_6"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:344  %bd_6 = fmul float %a_M_imag34_load, %b_M_imag_3_load

]]></Node>
<StgValue><ssdm name="bd_6"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:345  %bc_6 = fmul float %a_M_imag34_load, %b_M_real_3_load

]]></Node>
<StgValue><ssdm name="bc_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:15  %a_M_real3_addr_1 = getelementptr [32 x float]* %a_M_real3, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real3_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:79  %a_M_imag34_addr_1 = getelementptr [32 x float]* %a_M_imag34, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag34_addr_1"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:145  %b_M_real_3_addr_1 = getelementptr [32 x float]* %b_M_real_3, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_3_addr_1"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:209  %b_M_imag_3_addr_1 = getelementptr [32 x float]* %b_M_imag_3, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_3_addr_1"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:336  %p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17

]]></Node>
<StgValue><ssdm name="p_val_assign_21"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:337  %p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18

]]></Node>
<StgValue><ssdm name="p_val_assign_22"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:346  %p_val_assign_23 = fsub float %ac_6, %bd_6

]]></Node>
<StgValue><ssdm name="p_val_assign_23"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:347  %p_val_assign_24 = fadd float %bc_6, %ad_6

]]></Node>
<StgValue><ssdm name="p_val_assign_24"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:350  %a_M_real3_load_1 = load float* %a_M_real3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real3_load_1"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:351  %a_M_imag34_load_1 = load float* %a_M_imag34_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag34_load_1"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:352  %b_M_real_3_load_1 = load float* %b_M_real_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_3_load_1"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:353  %b_M_imag_3_load_1 = load float* %b_M_imag_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_3_load_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="661" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:336  %p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17

]]></Node>
<StgValue><ssdm name="p_val_assign_21"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:337  %p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18

]]></Node>
<StgValue><ssdm name="p_val_assign_22"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:346  %p_val_assign_23 = fsub float %ac_6, %bd_6

]]></Node>
<StgValue><ssdm name="p_val_assign_23"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:347  %p_val_assign_24 = fadd float %bc_6, %ad_6

]]></Node>
<StgValue><ssdm name="p_val_assign_24"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:350  %a_M_real3_load_1 = load float* %a_M_real3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real3_load_1"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:351  %a_M_imag34_load_1 = load float* %a_M_imag34_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag34_load_1"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:352  %b_M_real_3_load_1 = load float* %b_M_real_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_3_load_1"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:353  %b_M_imag_3_load_1 = load float* %b_M_imag_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_3_load_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="669" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:336  %p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17

]]></Node>
<StgValue><ssdm name="p_val_assign_21"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:337  %p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18

]]></Node>
<StgValue><ssdm name="p_val_assign_22"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:346  %p_val_assign_23 = fsub float %ac_6, %bd_6

]]></Node>
<StgValue><ssdm name="p_val_assign_23"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:347  %p_val_assign_24 = fadd float %bc_6, %ad_6

]]></Node>
<StgValue><ssdm name="p_val_assign_24"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:354  %ac_7 = fmul float %a_M_real3_load_1, %a_M_imag34_load_1

]]></Node>
<StgValue><ssdm name="ac_7"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:355  %ad_7 = fmul float %a_M_real3_load_1, %b_M_imag_3_load_1

]]></Node>
<StgValue><ssdm name="ad_7"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:356  %bd_7 = fmul float %a_M_imag34_load_1, %b_M_imag_3_load_1

]]></Node>
<StgValue><ssdm name="bd_7"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:357  %bc_7 = fmul float %a_M_imag34_load_1, %b_M_real_3_load_1

]]></Node>
<StgValue><ssdm name="bc_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="677" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:336  %p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17

]]></Node>
<StgValue><ssdm name="p_val_assign_21"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:337  %p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18

]]></Node>
<StgValue><ssdm name="p_val_assign_22"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:346  %p_val_assign_23 = fsub float %ac_6, %bd_6

]]></Node>
<StgValue><ssdm name="p_val_assign_23"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:347  %p_val_assign_24 = fadd float %bc_6, %ad_6

]]></Node>
<StgValue><ssdm name="p_val_assign_24"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:354  %ac_7 = fmul float %a_M_real3_load_1, %a_M_imag34_load_1

]]></Node>
<StgValue><ssdm name="ac_7"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:355  %ad_7 = fmul float %a_M_real3_load_1, %b_M_imag_3_load_1

]]></Node>
<StgValue><ssdm name="ad_7"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:356  %bd_7 = fmul float %a_M_imag34_load_1, %b_M_imag_3_load_1

]]></Node>
<StgValue><ssdm name="bd_7"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:357  %bc_7 = fmul float %a_M_imag34_load_1, %b_M_real_3_load_1

]]></Node>
<StgValue><ssdm name="bc_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="685" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:16  %a_M_real4_addr = getelementptr [32 x float]* %a_M_real4, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real4_addr"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:80  %a_M_imag35_addr = getelementptr [32 x float]* %a_M_imag35, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag35_addr"/></StgValue>
</operation>

<operation id="687" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:146  %b_M_real_4_addr = getelementptr [32 x float]* %b_M_real_4, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_4_addr"/></StgValue>
</operation>

<operation id="688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:210  %b_M_imag_4_addr = getelementptr [32 x float]* %b_M_imag_4, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_4_addr"/></StgValue>
</operation>

<operation id="689" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:348  %p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21

]]></Node>
<StgValue><ssdm name="p_val_assign_25"/></StgValue>
</operation>

<operation id="690" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:349  %p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22

]]></Node>
<StgValue><ssdm name="p_val_assign_26"/></StgValue>
</operation>

<operation id="691" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:358  %p_val_assign_27 = fsub float %ac_7, %bd_7

]]></Node>
<StgValue><ssdm name="p_val_assign_27"/></StgValue>
</operation>

<operation id="692" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:359  %p_val_assign_28 = fadd float %bc_7, %ad_7

]]></Node>
<StgValue><ssdm name="p_val_assign_28"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:362  %a_M_real4_load = load float* %a_M_real4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real4_load"/></StgValue>
</operation>

<operation id="694" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:363  %a_M_imag35_load = load float* %a_M_imag35_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag35_load"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:364  %b_M_real_4_load = load float* %b_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_4_load"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:365  %b_M_imag_4_load = load float* %b_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_4_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="697" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:348  %p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21

]]></Node>
<StgValue><ssdm name="p_val_assign_25"/></StgValue>
</operation>

<operation id="698" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:349  %p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22

]]></Node>
<StgValue><ssdm name="p_val_assign_26"/></StgValue>
</operation>

<operation id="699" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:358  %p_val_assign_27 = fsub float %ac_7, %bd_7

]]></Node>
<StgValue><ssdm name="p_val_assign_27"/></StgValue>
</operation>

<operation id="700" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:359  %p_val_assign_28 = fadd float %bc_7, %ad_7

]]></Node>
<StgValue><ssdm name="p_val_assign_28"/></StgValue>
</operation>

<operation id="701" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:362  %a_M_real4_load = load float* %a_M_real4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real4_load"/></StgValue>
</operation>

<operation id="702" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:363  %a_M_imag35_load = load float* %a_M_imag35_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag35_load"/></StgValue>
</operation>

<operation id="703" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:364  %b_M_real_4_load = load float* %b_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_4_load"/></StgValue>
</operation>

<operation id="704" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:365  %b_M_imag_4_load = load float* %b_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_4_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="705" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:348  %p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21

]]></Node>
<StgValue><ssdm name="p_val_assign_25"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:349  %p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22

]]></Node>
<StgValue><ssdm name="p_val_assign_26"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:358  %p_val_assign_27 = fsub float %ac_7, %bd_7

]]></Node>
<StgValue><ssdm name="p_val_assign_27"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:359  %p_val_assign_28 = fadd float %bc_7, %ad_7

]]></Node>
<StgValue><ssdm name="p_val_assign_28"/></StgValue>
</operation>

<operation id="709" st_id="36" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:366  %ac_8 = fmul float %a_M_real4_load, %a_M_imag35_load

]]></Node>
<StgValue><ssdm name="ac_8"/></StgValue>
</operation>

<operation id="710" st_id="36" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:367  %ad_8 = fmul float %a_M_real4_load, %b_M_imag_4_load

]]></Node>
<StgValue><ssdm name="ad_8"/></StgValue>
</operation>

<operation id="711" st_id="36" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:368  %bd_8 = fmul float %a_M_imag35_load, %b_M_imag_4_load

]]></Node>
<StgValue><ssdm name="bd_8"/></StgValue>
</operation>

<operation id="712" st_id="36" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:369  %bc_8 = fmul float %a_M_imag35_load, %b_M_real_4_load

]]></Node>
<StgValue><ssdm name="bc_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="713" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:348  %p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21

]]></Node>
<StgValue><ssdm name="p_val_assign_25"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:349  %p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22

]]></Node>
<StgValue><ssdm name="p_val_assign_26"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:358  %p_val_assign_27 = fsub float %ac_7, %bd_7

]]></Node>
<StgValue><ssdm name="p_val_assign_27"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:359  %p_val_assign_28 = fadd float %bc_7, %ad_7

]]></Node>
<StgValue><ssdm name="p_val_assign_28"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:366  %ac_8 = fmul float %a_M_real4_load, %a_M_imag35_load

]]></Node>
<StgValue><ssdm name="ac_8"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:367  %ad_8 = fmul float %a_M_real4_load, %b_M_imag_4_load

]]></Node>
<StgValue><ssdm name="ad_8"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:368  %bd_8 = fmul float %a_M_imag35_load, %b_M_imag_4_load

]]></Node>
<StgValue><ssdm name="bd_8"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:369  %bc_8 = fmul float %a_M_imag35_load, %b_M_real_4_load

]]></Node>
<StgValue><ssdm name="bc_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="721" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:17  %a_M_real4_addr_1 = getelementptr [32 x float]* %a_M_real4, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real4_addr_1"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:81  %a_M_imag35_addr_1 = getelementptr [32 x float]* %a_M_imag35, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag35_addr_1"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:147  %b_M_real_4_addr_1 = getelementptr [32 x float]* %b_M_real_4, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_4_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:211  %b_M_imag_4_addr_1 = getelementptr [32 x float]* %b_M_imag_4, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_4_addr_1"/></StgValue>
</operation>

<operation id="725" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:360  %p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25

]]></Node>
<StgValue><ssdm name="p_val_assign_29"/></StgValue>
</operation>

<operation id="726" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:361  %p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26

]]></Node>
<StgValue><ssdm name="p_val_assign_30"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:370  %p_val_assign_31 = fsub float %ac_8, %bd_8

]]></Node>
<StgValue><ssdm name="p_val_assign_31"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:371  %p_val_assign_32 = fadd float %bc_8, %ad_8

]]></Node>
<StgValue><ssdm name="p_val_assign_32"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:374  %a_M_real4_load_1 = load float* %a_M_real4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real4_load_1"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:375  %a_M_imag35_load_1 = load float* %a_M_imag35_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag35_load_1"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:376  %b_M_real_4_load_1 = load float* %b_M_real_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_4_load_1"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:377  %b_M_imag_4_load_1 = load float* %b_M_imag_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_4_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="733" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:360  %p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25

]]></Node>
<StgValue><ssdm name="p_val_assign_29"/></StgValue>
</operation>

<operation id="734" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:361  %p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26

]]></Node>
<StgValue><ssdm name="p_val_assign_30"/></StgValue>
</operation>

<operation id="735" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:370  %p_val_assign_31 = fsub float %ac_8, %bd_8

]]></Node>
<StgValue><ssdm name="p_val_assign_31"/></StgValue>
</operation>

<operation id="736" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:371  %p_val_assign_32 = fadd float %bc_8, %ad_8

]]></Node>
<StgValue><ssdm name="p_val_assign_32"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:374  %a_M_real4_load_1 = load float* %a_M_real4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real4_load_1"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:375  %a_M_imag35_load_1 = load float* %a_M_imag35_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag35_load_1"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:376  %b_M_real_4_load_1 = load float* %b_M_real_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_4_load_1"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:377  %b_M_imag_4_load_1 = load float* %b_M_imag_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_4_load_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="741" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:360  %p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25

]]></Node>
<StgValue><ssdm name="p_val_assign_29"/></StgValue>
</operation>

<operation id="742" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:361  %p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26

]]></Node>
<StgValue><ssdm name="p_val_assign_30"/></StgValue>
</operation>

<operation id="743" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:370  %p_val_assign_31 = fsub float %ac_8, %bd_8

]]></Node>
<StgValue><ssdm name="p_val_assign_31"/></StgValue>
</operation>

<operation id="744" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:371  %p_val_assign_32 = fadd float %bc_8, %ad_8

]]></Node>
<StgValue><ssdm name="p_val_assign_32"/></StgValue>
</operation>

<operation id="745" st_id="40" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:378  %ac_9 = fmul float %a_M_real4_load_1, %a_M_imag35_load_1

]]></Node>
<StgValue><ssdm name="ac_9"/></StgValue>
</operation>

<operation id="746" st_id="40" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:379  %ad_9 = fmul float %a_M_real4_load_1, %b_M_imag_4_load_1

]]></Node>
<StgValue><ssdm name="ad_9"/></StgValue>
</operation>

<operation id="747" st_id="40" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:380  %bd_9 = fmul float %a_M_imag35_load_1, %b_M_imag_4_load_1

]]></Node>
<StgValue><ssdm name="bd_9"/></StgValue>
</operation>

<operation id="748" st_id="40" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:381  %bc_9 = fmul float %a_M_imag35_load_1, %b_M_real_4_load_1

]]></Node>
<StgValue><ssdm name="bc_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="749" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:360  %p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25

]]></Node>
<StgValue><ssdm name="p_val_assign_29"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:361  %p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26

]]></Node>
<StgValue><ssdm name="p_val_assign_30"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:370  %p_val_assign_31 = fsub float %ac_8, %bd_8

]]></Node>
<StgValue><ssdm name="p_val_assign_31"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:371  %p_val_assign_32 = fadd float %bc_8, %ad_8

]]></Node>
<StgValue><ssdm name="p_val_assign_32"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:378  %ac_9 = fmul float %a_M_real4_load_1, %a_M_imag35_load_1

]]></Node>
<StgValue><ssdm name="ac_9"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:379  %ad_9 = fmul float %a_M_real4_load_1, %b_M_imag_4_load_1

]]></Node>
<StgValue><ssdm name="ad_9"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:380  %bd_9 = fmul float %a_M_imag35_load_1, %b_M_imag_4_load_1

]]></Node>
<StgValue><ssdm name="bd_9"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:381  %bc_9 = fmul float %a_M_imag35_load_1, %b_M_real_4_load_1

]]></Node>
<StgValue><ssdm name="bc_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="757" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:18  %a_M_real5_addr = getelementptr [32 x float]* %a_M_real5, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real5_addr"/></StgValue>
</operation>

<operation id="758" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:82  %a_M_imag36_addr = getelementptr [32 x float]* %a_M_imag36, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag36_addr"/></StgValue>
</operation>

<operation id="759" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:148  %b_M_real_5_addr = getelementptr [32 x float]* %b_M_real_5, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_5_addr"/></StgValue>
</operation>

<operation id="760" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:212  %b_M_imag_5_addr = getelementptr [32 x float]* %b_M_imag_5, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_5_addr"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:372  %p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29

]]></Node>
<StgValue><ssdm name="p_val_assign_33"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:373  %p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30

]]></Node>
<StgValue><ssdm name="p_val_assign_34"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:382  %p_val_assign_35 = fsub float %ac_9, %bd_9

]]></Node>
<StgValue><ssdm name="p_val_assign_35"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:383  %p_val_assign_36 = fadd float %bc_9, %ad_9

]]></Node>
<StgValue><ssdm name="p_val_assign_36"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:386  %a_M_real5_load = load float* %a_M_real5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real5_load"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:387  %a_M_imag36_load = load float* %a_M_imag36_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag36_load"/></StgValue>
</operation>

<operation id="767" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:388  %b_M_real_5_load = load float* %b_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_5_load"/></StgValue>
</operation>

<operation id="768" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:389  %b_M_imag_5_load = load float* %b_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_5_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="769" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:372  %p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29

]]></Node>
<StgValue><ssdm name="p_val_assign_33"/></StgValue>
</operation>

<operation id="770" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:373  %p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30

]]></Node>
<StgValue><ssdm name="p_val_assign_34"/></StgValue>
</operation>

<operation id="771" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:382  %p_val_assign_35 = fsub float %ac_9, %bd_9

]]></Node>
<StgValue><ssdm name="p_val_assign_35"/></StgValue>
</operation>

<operation id="772" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:383  %p_val_assign_36 = fadd float %bc_9, %ad_9

]]></Node>
<StgValue><ssdm name="p_val_assign_36"/></StgValue>
</operation>

<operation id="773" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:386  %a_M_real5_load = load float* %a_M_real5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real5_load"/></StgValue>
</operation>

<operation id="774" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:387  %a_M_imag36_load = load float* %a_M_imag36_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag36_load"/></StgValue>
</operation>

<operation id="775" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:388  %b_M_real_5_load = load float* %b_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_5_load"/></StgValue>
</operation>

<operation id="776" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:389  %b_M_imag_5_load = load float* %b_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_5_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="777" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:372  %p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29

]]></Node>
<StgValue><ssdm name="p_val_assign_33"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:373  %p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30

]]></Node>
<StgValue><ssdm name="p_val_assign_34"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:382  %p_val_assign_35 = fsub float %ac_9, %bd_9

]]></Node>
<StgValue><ssdm name="p_val_assign_35"/></StgValue>
</operation>

<operation id="780" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:383  %p_val_assign_36 = fadd float %bc_9, %ad_9

]]></Node>
<StgValue><ssdm name="p_val_assign_36"/></StgValue>
</operation>

<operation id="781" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:390  %ac_s = fmul float %a_M_real5_load, %a_M_imag36_load

]]></Node>
<StgValue><ssdm name="ac_s"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:391  %ad_s = fmul float %a_M_real5_load, %b_M_imag_5_load

]]></Node>
<StgValue><ssdm name="ad_s"/></StgValue>
</operation>

<operation id="783" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:392  %bd_s = fmul float %a_M_imag36_load, %b_M_imag_5_load

]]></Node>
<StgValue><ssdm name="bd_s"/></StgValue>
</operation>

<operation id="784" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:393  %bc_s = fmul float %a_M_imag36_load, %b_M_real_5_load

]]></Node>
<StgValue><ssdm name="bc_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="785" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:372  %p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29

]]></Node>
<StgValue><ssdm name="p_val_assign_33"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:373  %p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30

]]></Node>
<StgValue><ssdm name="p_val_assign_34"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:382  %p_val_assign_35 = fsub float %ac_9, %bd_9

]]></Node>
<StgValue><ssdm name="p_val_assign_35"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:383  %p_val_assign_36 = fadd float %bc_9, %ad_9

]]></Node>
<StgValue><ssdm name="p_val_assign_36"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:390  %ac_s = fmul float %a_M_real5_load, %a_M_imag36_load

]]></Node>
<StgValue><ssdm name="ac_s"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:391  %ad_s = fmul float %a_M_real5_load, %b_M_imag_5_load

]]></Node>
<StgValue><ssdm name="ad_s"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:392  %bd_s = fmul float %a_M_imag36_load, %b_M_imag_5_load

]]></Node>
<StgValue><ssdm name="bd_s"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:393  %bc_s = fmul float %a_M_imag36_load, %b_M_real_5_load

]]></Node>
<StgValue><ssdm name="bc_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="793" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:19  %a_M_real5_addr_1 = getelementptr [32 x float]* %a_M_real5, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real5_addr_1"/></StgValue>
</operation>

<operation id="794" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:83  %a_M_imag36_addr_1 = getelementptr [32 x float]* %a_M_imag36, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag36_addr_1"/></StgValue>
</operation>

<operation id="795" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:149  %b_M_real_5_addr_1 = getelementptr [32 x float]* %b_M_real_5, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_5_addr_1"/></StgValue>
</operation>

<operation id="796" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:213  %b_M_imag_5_addr_1 = getelementptr [32 x float]* %b_M_imag_5, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_5_addr_1"/></StgValue>
</operation>

<operation id="797" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:384  %p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33

]]></Node>
<StgValue><ssdm name="p_val_assign_37"/></StgValue>
</operation>

<operation id="798" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:385  %p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34

]]></Node>
<StgValue><ssdm name="p_val_assign_38"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:394  %p_val_assign_39 = fsub float %ac_s, %bd_s

]]></Node>
<StgValue><ssdm name="p_val_assign_39"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:395  %p_val_assign_40 = fadd float %bc_s, %ad_s

]]></Node>
<StgValue><ssdm name="p_val_assign_40"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:398  %a_M_real5_load_1 = load float* %a_M_real5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real5_load_1"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:399  %a_M_imag36_load_1 = load float* %a_M_imag36_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag36_load_1"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:400  %b_M_real_5_load_1 = load float* %b_M_real_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_5_load_1"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:401  %b_M_imag_5_load_1 = load float* %b_M_imag_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_5_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="805" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:384  %p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33

]]></Node>
<StgValue><ssdm name="p_val_assign_37"/></StgValue>
</operation>

<operation id="806" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:385  %p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34

]]></Node>
<StgValue><ssdm name="p_val_assign_38"/></StgValue>
</operation>

<operation id="807" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:394  %p_val_assign_39 = fsub float %ac_s, %bd_s

]]></Node>
<StgValue><ssdm name="p_val_assign_39"/></StgValue>
</operation>

<operation id="808" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:395  %p_val_assign_40 = fadd float %bc_s, %ad_s

]]></Node>
<StgValue><ssdm name="p_val_assign_40"/></StgValue>
</operation>

<operation id="809" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:398  %a_M_real5_load_1 = load float* %a_M_real5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real5_load_1"/></StgValue>
</operation>

<operation id="810" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:399  %a_M_imag36_load_1 = load float* %a_M_imag36_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag36_load_1"/></StgValue>
</operation>

<operation id="811" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:400  %b_M_real_5_load_1 = load float* %b_M_real_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_5_load_1"/></StgValue>
</operation>

<operation id="812" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:401  %b_M_imag_5_load_1 = load float* %b_M_imag_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_5_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="813" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:384  %p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33

]]></Node>
<StgValue><ssdm name="p_val_assign_37"/></StgValue>
</operation>

<operation id="814" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:385  %p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34

]]></Node>
<StgValue><ssdm name="p_val_assign_38"/></StgValue>
</operation>

<operation id="815" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:394  %p_val_assign_39 = fsub float %ac_s, %bd_s

]]></Node>
<StgValue><ssdm name="p_val_assign_39"/></StgValue>
</operation>

<operation id="816" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:395  %p_val_assign_40 = fadd float %bc_s, %ad_s

]]></Node>
<StgValue><ssdm name="p_val_assign_40"/></StgValue>
</operation>

<operation id="817" st_id="48" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:402  %ac_10 = fmul float %a_M_real5_load_1, %a_M_imag36_load_1

]]></Node>
<StgValue><ssdm name="ac_10"/></StgValue>
</operation>

<operation id="818" st_id="48" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:403  %ad_10 = fmul float %a_M_real5_load_1, %b_M_imag_5_load_1

]]></Node>
<StgValue><ssdm name="ad_10"/></StgValue>
</operation>

<operation id="819" st_id="48" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:404  %bd_10 = fmul float %a_M_imag36_load_1, %b_M_imag_5_load_1

]]></Node>
<StgValue><ssdm name="bd_10"/></StgValue>
</operation>

<operation id="820" st_id="48" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:405  %bc_10 = fmul float %a_M_imag36_load_1, %b_M_real_5_load_1

]]></Node>
<StgValue><ssdm name="bc_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="821" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:384  %p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33

]]></Node>
<StgValue><ssdm name="p_val_assign_37"/></StgValue>
</operation>

<operation id="822" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:385  %p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34

]]></Node>
<StgValue><ssdm name="p_val_assign_38"/></StgValue>
</operation>

<operation id="823" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:394  %p_val_assign_39 = fsub float %ac_s, %bd_s

]]></Node>
<StgValue><ssdm name="p_val_assign_39"/></StgValue>
</operation>

<operation id="824" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:395  %p_val_assign_40 = fadd float %bc_s, %ad_s

]]></Node>
<StgValue><ssdm name="p_val_assign_40"/></StgValue>
</operation>

<operation id="825" st_id="49" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:402  %ac_10 = fmul float %a_M_real5_load_1, %a_M_imag36_load_1

]]></Node>
<StgValue><ssdm name="ac_10"/></StgValue>
</operation>

<operation id="826" st_id="49" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:403  %ad_10 = fmul float %a_M_real5_load_1, %b_M_imag_5_load_1

]]></Node>
<StgValue><ssdm name="ad_10"/></StgValue>
</operation>

<operation id="827" st_id="49" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:404  %bd_10 = fmul float %a_M_imag36_load_1, %b_M_imag_5_load_1

]]></Node>
<StgValue><ssdm name="bd_10"/></StgValue>
</operation>

<operation id="828" st_id="49" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:405  %bc_10 = fmul float %a_M_imag36_load_1, %b_M_real_5_load_1

]]></Node>
<StgValue><ssdm name="bc_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="829" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:20  %a_M_real6_addr = getelementptr [32 x float]* %a_M_real6, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real6_addr"/></StgValue>
</operation>

<operation id="830" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:84  %a_M_imag37_addr = getelementptr [32 x float]* %a_M_imag37, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag37_addr"/></StgValue>
</operation>

<operation id="831" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:150  %b_M_real_6_addr = getelementptr [32 x float]* %b_M_real_6, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_6_addr"/></StgValue>
</operation>

<operation id="832" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:214  %b_M_imag_6_addr = getelementptr [32 x float]* %b_M_imag_6, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_6_addr"/></StgValue>
</operation>

<operation id="833" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:396  %p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37

]]></Node>
<StgValue><ssdm name="p_val_assign_41"/></StgValue>
</operation>

<operation id="834" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:397  %p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38

]]></Node>
<StgValue><ssdm name="p_val_assign_42"/></StgValue>
</operation>

<operation id="835" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:406  %p_val_assign_43 = fsub float %ac_10, %bd_10

]]></Node>
<StgValue><ssdm name="p_val_assign_43"/></StgValue>
</operation>

<operation id="836" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:407  %p_val_assign_44 = fadd float %bc_10, %ad_10

]]></Node>
<StgValue><ssdm name="p_val_assign_44"/></StgValue>
</operation>

<operation id="837" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:410  %a_M_real6_load = load float* %a_M_real6_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real6_load"/></StgValue>
</operation>

<operation id="838" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:411  %a_M_imag37_load = load float* %a_M_imag37_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag37_load"/></StgValue>
</operation>

<operation id="839" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:412  %b_M_real_6_load = load float* %b_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_6_load"/></StgValue>
</operation>

<operation id="840" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:413  %b_M_imag_6_load = load float* %b_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_6_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="841" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:396  %p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37

]]></Node>
<StgValue><ssdm name="p_val_assign_41"/></StgValue>
</operation>

<operation id="842" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:397  %p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38

]]></Node>
<StgValue><ssdm name="p_val_assign_42"/></StgValue>
</operation>

<operation id="843" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:406  %p_val_assign_43 = fsub float %ac_10, %bd_10

]]></Node>
<StgValue><ssdm name="p_val_assign_43"/></StgValue>
</operation>

<operation id="844" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:407  %p_val_assign_44 = fadd float %bc_10, %ad_10

]]></Node>
<StgValue><ssdm name="p_val_assign_44"/></StgValue>
</operation>

<operation id="845" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:410  %a_M_real6_load = load float* %a_M_real6_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real6_load"/></StgValue>
</operation>

<operation id="846" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:411  %a_M_imag37_load = load float* %a_M_imag37_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag37_load"/></StgValue>
</operation>

<operation id="847" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:412  %b_M_real_6_load = load float* %b_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_6_load"/></StgValue>
</operation>

<operation id="848" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:413  %b_M_imag_6_load = load float* %b_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_6_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="849" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:396  %p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37

]]></Node>
<StgValue><ssdm name="p_val_assign_41"/></StgValue>
</operation>

<operation id="850" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:397  %p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38

]]></Node>
<StgValue><ssdm name="p_val_assign_42"/></StgValue>
</operation>

<operation id="851" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:406  %p_val_assign_43 = fsub float %ac_10, %bd_10

]]></Node>
<StgValue><ssdm name="p_val_assign_43"/></StgValue>
</operation>

<operation id="852" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:407  %p_val_assign_44 = fadd float %bc_10, %ad_10

]]></Node>
<StgValue><ssdm name="p_val_assign_44"/></StgValue>
</operation>

<operation id="853" st_id="52" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:414  %ac_11 = fmul float %a_M_real6_load, %a_M_imag37_load

]]></Node>
<StgValue><ssdm name="ac_11"/></StgValue>
</operation>

<operation id="854" st_id="52" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:415  %ad_11 = fmul float %a_M_real6_load, %b_M_imag_6_load

]]></Node>
<StgValue><ssdm name="ad_11"/></StgValue>
</operation>

<operation id="855" st_id="52" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:416  %bd_11 = fmul float %a_M_imag37_load, %b_M_imag_6_load

]]></Node>
<StgValue><ssdm name="bd_11"/></StgValue>
</operation>

<operation id="856" st_id="52" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:417  %bc_11 = fmul float %a_M_imag37_load, %b_M_real_6_load

]]></Node>
<StgValue><ssdm name="bc_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="857" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:396  %p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37

]]></Node>
<StgValue><ssdm name="p_val_assign_41"/></StgValue>
</operation>

<operation id="858" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:397  %p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38

]]></Node>
<StgValue><ssdm name="p_val_assign_42"/></StgValue>
</operation>

<operation id="859" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:406  %p_val_assign_43 = fsub float %ac_10, %bd_10

]]></Node>
<StgValue><ssdm name="p_val_assign_43"/></StgValue>
</operation>

<operation id="860" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:407  %p_val_assign_44 = fadd float %bc_10, %ad_10

]]></Node>
<StgValue><ssdm name="p_val_assign_44"/></StgValue>
</operation>

<operation id="861" st_id="53" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:414  %ac_11 = fmul float %a_M_real6_load, %a_M_imag37_load

]]></Node>
<StgValue><ssdm name="ac_11"/></StgValue>
</operation>

<operation id="862" st_id="53" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:415  %ad_11 = fmul float %a_M_real6_load, %b_M_imag_6_load

]]></Node>
<StgValue><ssdm name="ad_11"/></StgValue>
</operation>

<operation id="863" st_id="53" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:416  %bd_11 = fmul float %a_M_imag37_load, %b_M_imag_6_load

]]></Node>
<StgValue><ssdm name="bd_11"/></StgValue>
</operation>

<operation id="864" st_id="53" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:417  %bc_11 = fmul float %a_M_imag37_load, %b_M_real_6_load

]]></Node>
<StgValue><ssdm name="bc_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="865" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:21  %a_M_real6_addr_1 = getelementptr [32 x float]* %a_M_real6, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real6_addr_1"/></StgValue>
</operation>

<operation id="866" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:85  %a_M_imag37_addr_1 = getelementptr [32 x float]* %a_M_imag37, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag37_addr_1"/></StgValue>
</operation>

<operation id="867" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:151  %b_M_real_6_addr_1 = getelementptr [32 x float]* %b_M_real_6, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_6_addr_1"/></StgValue>
</operation>

<operation id="868" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:215  %b_M_imag_6_addr_1 = getelementptr [32 x float]* %b_M_imag_6, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_6_addr_1"/></StgValue>
</operation>

<operation id="869" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:408  %p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41

]]></Node>
<StgValue><ssdm name="p_val_assign_45"/></StgValue>
</operation>

<operation id="870" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:409  %p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42

]]></Node>
<StgValue><ssdm name="p_val_assign_46"/></StgValue>
</operation>

<operation id="871" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:418  %p_val_assign_47 = fsub float %ac_11, %bd_11

]]></Node>
<StgValue><ssdm name="p_val_assign_47"/></StgValue>
</operation>

<operation id="872" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:419  %p_val_assign_48 = fadd float %bc_11, %ad_11

]]></Node>
<StgValue><ssdm name="p_val_assign_48"/></StgValue>
</operation>

<operation id="873" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:422  %a_M_real6_load_1 = load float* %a_M_real6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real6_load_1"/></StgValue>
</operation>

<operation id="874" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:423  %a_M_imag37_load_1 = load float* %a_M_imag37_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag37_load_1"/></StgValue>
</operation>

<operation id="875" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:424  %b_M_real_6_load_1 = load float* %b_M_real_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_6_load_1"/></StgValue>
</operation>

<operation id="876" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:425  %b_M_imag_6_load_1 = load float* %b_M_imag_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_6_load_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="877" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:408  %p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41

]]></Node>
<StgValue><ssdm name="p_val_assign_45"/></StgValue>
</operation>

<operation id="878" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:409  %p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42

]]></Node>
<StgValue><ssdm name="p_val_assign_46"/></StgValue>
</operation>

<operation id="879" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:418  %p_val_assign_47 = fsub float %ac_11, %bd_11

]]></Node>
<StgValue><ssdm name="p_val_assign_47"/></StgValue>
</operation>

<operation id="880" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:419  %p_val_assign_48 = fadd float %bc_11, %ad_11

]]></Node>
<StgValue><ssdm name="p_val_assign_48"/></StgValue>
</operation>

<operation id="881" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:422  %a_M_real6_load_1 = load float* %a_M_real6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real6_load_1"/></StgValue>
</operation>

<operation id="882" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:423  %a_M_imag37_load_1 = load float* %a_M_imag37_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag37_load_1"/></StgValue>
</operation>

<operation id="883" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:424  %b_M_real_6_load_1 = load float* %b_M_real_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_6_load_1"/></StgValue>
</operation>

<operation id="884" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:425  %b_M_imag_6_load_1 = load float* %b_M_imag_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_6_load_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="885" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:408  %p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41

]]></Node>
<StgValue><ssdm name="p_val_assign_45"/></StgValue>
</operation>

<operation id="886" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:409  %p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42

]]></Node>
<StgValue><ssdm name="p_val_assign_46"/></StgValue>
</operation>

<operation id="887" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:418  %p_val_assign_47 = fsub float %ac_11, %bd_11

]]></Node>
<StgValue><ssdm name="p_val_assign_47"/></StgValue>
</operation>

<operation id="888" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:419  %p_val_assign_48 = fadd float %bc_11, %ad_11

]]></Node>
<StgValue><ssdm name="p_val_assign_48"/></StgValue>
</operation>

<operation id="889" st_id="56" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:426  %ac_12 = fmul float %a_M_real6_load_1, %a_M_imag37_load_1

]]></Node>
<StgValue><ssdm name="ac_12"/></StgValue>
</operation>

<operation id="890" st_id="56" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:427  %ad_12 = fmul float %a_M_real6_load_1, %b_M_imag_6_load_1

]]></Node>
<StgValue><ssdm name="ad_12"/></StgValue>
</operation>

<operation id="891" st_id="56" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:428  %bd_12 = fmul float %a_M_imag37_load_1, %b_M_imag_6_load_1

]]></Node>
<StgValue><ssdm name="bd_12"/></StgValue>
</operation>

<operation id="892" st_id="56" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:429  %bc_12 = fmul float %a_M_imag37_load_1, %b_M_real_6_load_1

]]></Node>
<StgValue><ssdm name="bc_12"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="893" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:408  %p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41

]]></Node>
<StgValue><ssdm name="p_val_assign_45"/></StgValue>
</operation>

<operation id="894" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:409  %p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42

]]></Node>
<StgValue><ssdm name="p_val_assign_46"/></StgValue>
</operation>

<operation id="895" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:418  %p_val_assign_47 = fsub float %ac_11, %bd_11

]]></Node>
<StgValue><ssdm name="p_val_assign_47"/></StgValue>
</operation>

<operation id="896" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:419  %p_val_assign_48 = fadd float %bc_11, %ad_11

]]></Node>
<StgValue><ssdm name="p_val_assign_48"/></StgValue>
</operation>

<operation id="897" st_id="57" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:426  %ac_12 = fmul float %a_M_real6_load_1, %a_M_imag37_load_1

]]></Node>
<StgValue><ssdm name="ac_12"/></StgValue>
</operation>

<operation id="898" st_id="57" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:427  %ad_12 = fmul float %a_M_real6_load_1, %b_M_imag_6_load_1

]]></Node>
<StgValue><ssdm name="ad_12"/></StgValue>
</operation>

<operation id="899" st_id="57" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:428  %bd_12 = fmul float %a_M_imag37_load_1, %b_M_imag_6_load_1

]]></Node>
<StgValue><ssdm name="bd_12"/></StgValue>
</operation>

<operation id="900" st_id="57" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:429  %bc_12 = fmul float %a_M_imag37_load_1, %b_M_real_6_load_1

]]></Node>
<StgValue><ssdm name="bc_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="901" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:22  %a_M_real7_addr = getelementptr [32 x float]* %a_M_real7, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real7_addr"/></StgValue>
</operation>

<operation id="902" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:86  %a_M_imag38_addr = getelementptr [32 x float]* %a_M_imag38, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag38_addr"/></StgValue>
</operation>

<operation id="903" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:152  %b_M_real_7_addr = getelementptr [32 x float]* %b_M_real_7, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_7_addr"/></StgValue>
</operation>

<operation id="904" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:216  %b_M_imag_7_addr = getelementptr [32 x float]* %b_M_imag_7, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_7_addr"/></StgValue>
</operation>

<operation id="905" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:420  %p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45

]]></Node>
<StgValue><ssdm name="p_val_assign_49"/></StgValue>
</operation>

<operation id="906" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:421  %p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46

]]></Node>
<StgValue><ssdm name="p_val_assign_50"/></StgValue>
</operation>

<operation id="907" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:430  %p_val_assign_51 = fsub float %ac_12, %bd_12

]]></Node>
<StgValue><ssdm name="p_val_assign_51"/></StgValue>
</operation>

<operation id="908" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:431  %p_val_assign_52 = fadd float %bc_12, %ad_12

]]></Node>
<StgValue><ssdm name="p_val_assign_52"/></StgValue>
</operation>

<operation id="909" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:434  %a_M_real7_load = load float* %a_M_real7_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real7_load"/></StgValue>
</operation>

<operation id="910" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:435  %a_M_imag38_load = load float* %a_M_imag38_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag38_load"/></StgValue>
</operation>

<operation id="911" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:436  %b_M_real_7_load = load float* %b_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_7_load"/></StgValue>
</operation>

<operation id="912" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:437  %b_M_imag_7_load = load float* %b_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_7_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="913" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:420  %p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45

]]></Node>
<StgValue><ssdm name="p_val_assign_49"/></StgValue>
</operation>

<operation id="914" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:421  %p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46

]]></Node>
<StgValue><ssdm name="p_val_assign_50"/></StgValue>
</operation>

<operation id="915" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:430  %p_val_assign_51 = fsub float %ac_12, %bd_12

]]></Node>
<StgValue><ssdm name="p_val_assign_51"/></StgValue>
</operation>

<operation id="916" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:431  %p_val_assign_52 = fadd float %bc_12, %ad_12

]]></Node>
<StgValue><ssdm name="p_val_assign_52"/></StgValue>
</operation>

<operation id="917" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:434  %a_M_real7_load = load float* %a_M_real7_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real7_load"/></StgValue>
</operation>

<operation id="918" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:435  %a_M_imag38_load = load float* %a_M_imag38_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag38_load"/></StgValue>
</operation>

<operation id="919" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:436  %b_M_real_7_load = load float* %b_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_7_load"/></StgValue>
</operation>

<operation id="920" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:437  %b_M_imag_7_load = load float* %b_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_7_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="921" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:420  %p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45

]]></Node>
<StgValue><ssdm name="p_val_assign_49"/></StgValue>
</operation>

<operation id="922" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:421  %p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46

]]></Node>
<StgValue><ssdm name="p_val_assign_50"/></StgValue>
</operation>

<operation id="923" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:430  %p_val_assign_51 = fsub float %ac_12, %bd_12

]]></Node>
<StgValue><ssdm name="p_val_assign_51"/></StgValue>
</operation>

<operation id="924" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:431  %p_val_assign_52 = fadd float %bc_12, %ad_12

]]></Node>
<StgValue><ssdm name="p_val_assign_52"/></StgValue>
</operation>

<operation id="925" st_id="60" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:438  %ac_13 = fmul float %a_M_real7_load, %a_M_imag38_load

]]></Node>
<StgValue><ssdm name="ac_13"/></StgValue>
</operation>

<operation id="926" st_id="60" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:439  %ad_13 = fmul float %a_M_real7_load, %b_M_imag_7_load

]]></Node>
<StgValue><ssdm name="ad_13"/></StgValue>
</operation>

<operation id="927" st_id="60" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:440  %bd_13 = fmul float %a_M_imag38_load, %b_M_imag_7_load

]]></Node>
<StgValue><ssdm name="bd_13"/></StgValue>
</operation>

<operation id="928" st_id="60" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:441  %bc_13 = fmul float %a_M_imag38_load, %b_M_real_7_load

]]></Node>
<StgValue><ssdm name="bc_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="929" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:420  %p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45

]]></Node>
<StgValue><ssdm name="p_val_assign_49"/></StgValue>
</operation>

<operation id="930" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:421  %p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46

]]></Node>
<StgValue><ssdm name="p_val_assign_50"/></StgValue>
</operation>

<operation id="931" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:430  %p_val_assign_51 = fsub float %ac_12, %bd_12

]]></Node>
<StgValue><ssdm name="p_val_assign_51"/></StgValue>
</operation>

<operation id="932" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:431  %p_val_assign_52 = fadd float %bc_12, %ad_12

]]></Node>
<StgValue><ssdm name="p_val_assign_52"/></StgValue>
</operation>

<operation id="933" st_id="61" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:438  %ac_13 = fmul float %a_M_real7_load, %a_M_imag38_load

]]></Node>
<StgValue><ssdm name="ac_13"/></StgValue>
</operation>

<operation id="934" st_id="61" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:439  %ad_13 = fmul float %a_M_real7_load, %b_M_imag_7_load

]]></Node>
<StgValue><ssdm name="ad_13"/></StgValue>
</operation>

<operation id="935" st_id="61" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:440  %bd_13 = fmul float %a_M_imag38_load, %b_M_imag_7_load

]]></Node>
<StgValue><ssdm name="bd_13"/></StgValue>
</operation>

<operation id="936" st_id="61" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:441  %bc_13 = fmul float %a_M_imag38_load, %b_M_real_7_load

]]></Node>
<StgValue><ssdm name="bc_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="937" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:23  %a_M_real7_addr_1 = getelementptr [32 x float]* %a_M_real7, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real7_addr_1"/></StgValue>
</operation>

<operation id="938" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:87  %a_M_imag38_addr_1 = getelementptr [32 x float]* %a_M_imag38, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag38_addr_1"/></StgValue>
</operation>

<operation id="939" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:153  %b_M_real_7_addr_1 = getelementptr [32 x float]* %b_M_real_7, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_7_addr_1"/></StgValue>
</operation>

<operation id="940" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:217  %b_M_imag_7_addr_1 = getelementptr [32 x float]* %b_M_imag_7, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_7_addr_1"/></StgValue>
</operation>

<operation id="941" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:432  %p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49

]]></Node>
<StgValue><ssdm name="p_val_assign_53"/></StgValue>
</operation>

<operation id="942" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:433  %p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50

]]></Node>
<StgValue><ssdm name="p_val_assign_54"/></StgValue>
</operation>

<operation id="943" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:442  %p_val_assign_55 = fsub float %ac_13, %bd_13

]]></Node>
<StgValue><ssdm name="p_val_assign_55"/></StgValue>
</operation>

<operation id="944" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:443  %p_val_assign_56 = fadd float %bc_13, %ad_13

]]></Node>
<StgValue><ssdm name="p_val_assign_56"/></StgValue>
</operation>

<operation id="945" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:446  %a_M_real7_load_1 = load float* %a_M_real7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real7_load_1"/></StgValue>
</operation>

<operation id="946" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:447  %a_M_imag38_load_1 = load float* %a_M_imag38_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag38_load_1"/></StgValue>
</operation>

<operation id="947" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:448  %b_M_real_7_load_1 = load float* %b_M_real_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_7_load_1"/></StgValue>
</operation>

<operation id="948" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:449  %b_M_imag_7_load_1 = load float* %b_M_imag_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_7_load_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="949" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:432  %p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49

]]></Node>
<StgValue><ssdm name="p_val_assign_53"/></StgValue>
</operation>

<operation id="950" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:433  %p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50

]]></Node>
<StgValue><ssdm name="p_val_assign_54"/></StgValue>
</operation>

<operation id="951" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:442  %p_val_assign_55 = fsub float %ac_13, %bd_13

]]></Node>
<StgValue><ssdm name="p_val_assign_55"/></StgValue>
</operation>

<operation id="952" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:443  %p_val_assign_56 = fadd float %bc_13, %ad_13

]]></Node>
<StgValue><ssdm name="p_val_assign_56"/></StgValue>
</operation>

<operation id="953" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:446  %a_M_real7_load_1 = load float* %a_M_real7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real7_load_1"/></StgValue>
</operation>

<operation id="954" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:447  %a_M_imag38_load_1 = load float* %a_M_imag38_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag38_load_1"/></StgValue>
</operation>

<operation id="955" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:448  %b_M_real_7_load_1 = load float* %b_M_real_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_7_load_1"/></StgValue>
</operation>

<operation id="956" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:449  %b_M_imag_7_load_1 = load float* %b_M_imag_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_7_load_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="957" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:432  %p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49

]]></Node>
<StgValue><ssdm name="p_val_assign_53"/></StgValue>
</operation>

<operation id="958" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:433  %p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50

]]></Node>
<StgValue><ssdm name="p_val_assign_54"/></StgValue>
</operation>

<operation id="959" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:442  %p_val_assign_55 = fsub float %ac_13, %bd_13

]]></Node>
<StgValue><ssdm name="p_val_assign_55"/></StgValue>
</operation>

<operation id="960" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:443  %p_val_assign_56 = fadd float %bc_13, %ad_13

]]></Node>
<StgValue><ssdm name="p_val_assign_56"/></StgValue>
</operation>

<operation id="961" st_id="64" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:450  %ac_14 = fmul float %a_M_real7_load_1, %a_M_imag38_load_1

]]></Node>
<StgValue><ssdm name="ac_14"/></StgValue>
</operation>

<operation id="962" st_id="64" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:451  %ad_14 = fmul float %a_M_real7_load_1, %b_M_imag_7_load_1

]]></Node>
<StgValue><ssdm name="ad_14"/></StgValue>
</operation>

<operation id="963" st_id="64" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:452  %bd_14 = fmul float %a_M_imag38_load_1, %b_M_imag_7_load_1

]]></Node>
<StgValue><ssdm name="bd_14"/></StgValue>
</operation>

<operation id="964" st_id="64" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:453  %bc_14 = fmul float %a_M_imag38_load_1, %b_M_real_7_load_1

]]></Node>
<StgValue><ssdm name="bc_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="965" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:432  %p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49

]]></Node>
<StgValue><ssdm name="p_val_assign_53"/></StgValue>
</operation>

<operation id="966" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:433  %p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50

]]></Node>
<StgValue><ssdm name="p_val_assign_54"/></StgValue>
</operation>

<operation id="967" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:442  %p_val_assign_55 = fsub float %ac_13, %bd_13

]]></Node>
<StgValue><ssdm name="p_val_assign_55"/></StgValue>
</operation>

<operation id="968" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:443  %p_val_assign_56 = fadd float %bc_13, %ad_13

]]></Node>
<StgValue><ssdm name="p_val_assign_56"/></StgValue>
</operation>

<operation id="969" st_id="65" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:450  %ac_14 = fmul float %a_M_real7_load_1, %a_M_imag38_load_1

]]></Node>
<StgValue><ssdm name="ac_14"/></StgValue>
</operation>

<operation id="970" st_id="65" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:451  %ad_14 = fmul float %a_M_real7_load_1, %b_M_imag_7_load_1

]]></Node>
<StgValue><ssdm name="ad_14"/></StgValue>
</operation>

<operation id="971" st_id="65" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:452  %bd_14 = fmul float %a_M_imag38_load_1, %b_M_imag_7_load_1

]]></Node>
<StgValue><ssdm name="bd_14"/></StgValue>
</operation>

<operation id="972" st_id="65" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:453  %bc_14 = fmul float %a_M_imag38_load_1, %b_M_real_7_load_1

]]></Node>
<StgValue><ssdm name="bc_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="973" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:24  %a_M_real8_addr = getelementptr [32 x float]* %a_M_real8, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real8_addr"/></StgValue>
</operation>

<operation id="974" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:88  %a_M_imag39_addr = getelementptr [32 x float]* %a_M_imag39, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag39_addr"/></StgValue>
</operation>

<operation id="975" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:154  %b_M_real_8_addr = getelementptr [32 x float]* %b_M_real_8, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_8_addr"/></StgValue>
</operation>

<operation id="976" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:218  %b_M_imag_8_addr = getelementptr [32 x float]* %b_M_imag_8, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_8_addr"/></StgValue>
</operation>

<operation id="977" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:444  %p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53

]]></Node>
<StgValue><ssdm name="p_val_assign_57"/></StgValue>
</operation>

<operation id="978" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:445  %p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54

]]></Node>
<StgValue><ssdm name="p_val_assign_58"/></StgValue>
</operation>

<operation id="979" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:454  %p_val_assign_59 = fsub float %ac_14, %bd_14

]]></Node>
<StgValue><ssdm name="p_val_assign_59"/></StgValue>
</operation>

<operation id="980" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:455  %p_val_assign_60 = fadd float %bc_14, %ad_14

]]></Node>
<StgValue><ssdm name="p_val_assign_60"/></StgValue>
</operation>

<operation id="981" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:458  %a_M_real8_load = load float* %a_M_real8_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real8_load"/></StgValue>
</operation>

<operation id="982" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:459  %a_M_imag39_load = load float* %a_M_imag39_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag39_load"/></StgValue>
</operation>

<operation id="983" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:460  %b_M_real_8_load = load float* %b_M_real_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_8_load"/></StgValue>
</operation>

<operation id="984" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:461  %b_M_imag_8_load = load float* %b_M_imag_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_8_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="985" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:444  %p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53

]]></Node>
<StgValue><ssdm name="p_val_assign_57"/></StgValue>
</operation>

<operation id="986" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:445  %p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54

]]></Node>
<StgValue><ssdm name="p_val_assign_58"/></StgValue>
</operation>

<operation id="987" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:454  %p_val_assign_59 = fsub float %ac_14, %bd_14

]]></Node>
<StgValue><ssdm name="p_val_assign_59"/></StgValue>
</operation>

<operation id="988" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:455  %p_val_assign_60 = fadd float %bc_14, %ad_14

]]></Node>
<StgValue><ssdm name="p_val_assign_60"/></StgValue>
</operation>

<operation id="989" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:458  %a_M_real8_load = load float* %a_M_real8_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real8_load"/></StgValue>
</operation>

<operation id="990" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:459  %a_M_imag39_load = load float* %a_M_imag39_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag39_load"/></StgValue>
</operation>

<operation id="991" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:460  %b_M_real_8_load = load float* %b_M_real_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_8_load"/></StgValue>
</operation>

<operation id="992" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:461  %b_M_imag_8_load = load float* %b_M_imag_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_8_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="993" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:444  %p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53

]]></Node>
<StgValue><ssdm name="p_val_assign_57"/></StgValue>
</operation>

<operation id="994" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:445  %p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54

]]></Node>
<StgValue><ssdm name="p_val_assign_58"/></StgValue>
</operation>

<operation id="995" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:454  %p_val_assign_59 = fsub float %ac_14, %bd_14

]]></Node>
<StgValue><ssdm name="p_val_assign_59"/></StgValue>
</operation>

<operation id="996" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:455  %p_val_assign_60 = fadd float %bc_14, %ad_14

]]></Node>
<StgValue><ssdm name="p_val_assign_60"/></StgValue>
</operation>

<operation id="997" st_id="68" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:462  %ac_15 = fmul float %a_M_real8_load, %a_M_imag39_load

]]></Node>
<StgValue><ssdm name="ac_15"/></StgValue>
</operation>

<operation id="998" st_id="68" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:463  %ad_15 = fmul float %a_M_real8_load, %b_M_imag_8_load

]]></Node>
<StgValue><ssdm name="ad_15"/></StgValue>
</operation>

<operation id="999" st_id="68" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:464  %bd_15 = fmul float %a_M_imag39_load, %b_M_imag_8_load

]]></Node>
<StgValue><ssdm name="bd_15"/></StgValue>
</operation>

<operation id="1000" st_id="68" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:465  %bc_15 = fmul float %a_M_imag39_load, %b_M_real_8_load

]]></Node>
<StgValue><ssdm name="bc_15"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1001" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:444  %p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53

]]></Node>
<StgValue><ssdm name="p_val_assign_57"/></StgValue>
</operation>

<operation id="1002" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:445  %p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54

]]></Node>
<StgValue><ssdm name="p_val_assign_58"/></StgValue>
</operation>

<operation id="1003" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:454  %p_val_assign_59 = fsub float %ac_14, %bd_14

]]></Node>
<StgValue><ssdm name="p_val_assign_59"/></StgValue>
</operation>

<operation id="1004" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:455  %p_val_assign_60 = fadd float %bc_14, %ad_14

]]></Node>
<StgValue><ssdm name="p_val_assign_60"/></StgValue>
</operation>

<operation id="1005" st_id="69" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:462  %ac_15 = fmul float %a_M_real8_load, %a_M_imag39_load

]]></Node>
<StgValue><ssdm name="ac_15"/></StgValue>
</operation>

<operation id="1006" st_id="69" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:463  %ad_15 = fmul float %a_M_real8_load, %b_M_imag_8_load

]]></Node>
<StgValue><ssdm name="ad_15"/></StgValue>
</operation>

<operation id="1007" st_id="69" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:464  %bd_15 = fmul float %a_M_imag39_load, %b_M_imag_8_load

]]></Node>
<StgValue><ssdm name="bd_15"/></StgValue>
</operation>

<operation id="1008" st_id="69" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:465  %bc_15 = fmul float %a_M_imag39_load, %b_M_real_8_load

]]></Node>
<StgValue><ssdm name="bc_15"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1009" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:25  %a_M_real8_addr_1 = getelementptr [32 x float]* %a_M_real8, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real8_addr_1"/></StgValue>
</operation>

<operation id="1010" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:89  %a_M_imag39_addr_1 = getelementptr [32 x float]* %a_M_imag39, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag39_addr_1"/></StgValue>
</operation>

<operation id="1011" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:155  %b_M_real_8_addr_1 = getelementptr [32 x float]* %b_M_real_8, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_8_addr_1"/></StgValue>
</operation>

<operation id="1012" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:219  %b_M_imag_8_addr_1 = getelementptr [32 x float]* %b_M_imag_8, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_8_addr_1"/></StgValue>
</operation>

<operation id="1013" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:456  %p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57

]]></Node>
<StgValue><ssdm name="p_val_assign_61"/></StgValue>
</operation>

<operation id="1014" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:457  %p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58

]]></Node>
<StgValue><ssdm name="p_val_assign_62"/></StgValue>
</operation>

<operation id="1015" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:466  %p_val_assign_63 = fsub float %ac_15, %bd_15

]]></Node>
<StgValue><ssdm name="p_val_assign_63"/></StgValue>
</operation>

<operation id="1016" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:467  %p_val_assign_64 = fadd float %bc_15, %ad_15

]]></Node>
<StgValue><ssdm name="p_val_assign_64"/></StgValue>
</operation>

<operation id="1017" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:470  %a_M_real8_load_1 = load float* %a_M_real8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real8_load_1"/></StgValue>
</operation>

<operation id="1018" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:471  %a_M_imag39_load_1 = load float* %a_M_imag39_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag39_load_1"/></StgValue>
</operation>

<operation id="1019" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:472  %b_M_real_8_load_1 = load float* %b_M_real_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_8_load_1"/></StgValue>
</operation>

<operation id="1020" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:473  %b_M_imag_8_load_1 = load float* %b_M_imag_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_8_load_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1021" st_id="71" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:456  %p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57

]]></Node>
<StgValue><ssdm name="p_val_assign_61"/></StgValue>
</operation>

<operation id="1022" st_id="71" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:457  %p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58

]]></Node>
<StgValue><ssdm name="p_val_assign_62"/></StgValue>
</operation>

<operation id="1023" st_id="71" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:466  %p_val_assign_63 = fsub float %ac_15, %bd_15

]]></Node>
<StgValue><ssdm name="p_val_assign_63"/></StgValue>
</operation>

<operation id="1024" st_id="71" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:467  %p_val_assign_64 = fadd float %bc_15, %ad_15

]]></Node>
<StgValue><ssdm name="p_val_assign_64"/></StgValue>
</operation>

<operation id="1025" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:470  %a_M_real8_load_1 = load float* %a_M_real8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real8_load_1"/></StgValue>
</operation>

<operation id="1026" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:471  %a_M_imag39_load_1 = load float* %a_M_imag39_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag39_load_1"/></StgValue>
</operation>

<operation id="1027" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:472  %b_M_real_8_load_1 = load float* %b_M_real_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_8_load_1"/></StgValue>
</operation>

<operation id="1028" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:473  %b_M_imag_8_load_1 = load float* %b_M_imag_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_8_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1029" st_id="72" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:456  %p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57

]]></Node>
<StgValue><ssdm name="p_val_assign_61"/></StgValue>
</operation>

<operation id="1030" st_id="72" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:457  %p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58

]]></Node>
<StgValue><ssdm name="p_val_assign_62"/></StgValue>
</operation>

<operation id="1031" st_id="72" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:466  %p_val_assign_63 = fsub float %ac_15, %bd_15

]]></Node>
<StgValue><ssdm name="p_val_assign_63"/></StgValue>
</operation>

<operation id="1032" st_id="72" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:467  %p_val_assign_64 = fadd float %bc_15, %ad_15

]]></Node>
<StgValue><ssdm name="p_val_assign_64"/></StgValue>
</operation>

<operation id="1033" st_id="72" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:474  %ac_16 = fmul float %a_M_real8_load_1, %a_M_imag39_load_1

]]></Node>
<StgValue><ssdm name="ac_16"/></StgValue>
</operation>

<operation id="1034" st_id="72" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:475  %ad_16 = fmul float %a_M_real8_load_1, %b_M_imag_8_load_1

]]></Node>
<StgValue><ssdm name="ad_16"/></StgValue>
</operation>

<operation id="1035" st_id="72" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:476  %bd_16 = fmul float %a_M_imag39_load_1, %b_M_imag_8_load_1

]]></Node>
<StgValue><ssdm name="bd_16"/></StgValue>
</operation>

<operation id="1036" st_id="72" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:477  %bc_16 = fmul float %a_M_imag39_load_1, %b_M_real_8_load_1

]]></Node>
<StgValue><ssdm name="bc_16"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1037" st_id="73" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:456  %p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57

]]></Node>
<StgValue><ssdm name="p_val_assign_61"/></StgValue>
</operation>

<operation id="1038" st_id="73" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:457  %p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58

]]></Node>
<StgValue><ssdm name="p_val_assign_62"/></StgValue>
</operation>

<operation id="1039" st_id="73" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:466  %p_val_assign_63 = fsub float %ac_15, %bd_15

]]></Node>
<StgValue><ssdm name="p_val_assign_63"/></StgValue>
</operation>

<operation id="1040" st_id="73" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:467  %p_val_assign_64 = fadd float %bc_15, %ad_15

]]></Node>
<StgValue><ssdm name="p_val_assign_64"/></StgValue>
</operation>

<operation id="1041" st_id="73" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:474  %ac_16 = fmul float %a_M_real8_load_1, %a_M_imag39_load_1

]]></Node>
<StgValue><ssdm name="ac_16"/></StgValue>
</operation>

<operation id="1042" st_id="73" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:475  %ad_16 = fmul float %a_M_real8_load_1, %b_M_imag_8_load_1

]]></Node>
<StgValue><ssdm name="ad_16"/></StgValue>
</operation>

<operation id="1043" st_id="73" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:476  %bd_16 = fmul float %a_M_imag39_load_1, %b_M_imag_8_load_1

]]></Node>
<StgValue><ssdm name="bd_16"/></StgValue>
</operation>

<operation id="1044" st_id="73" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:477  %bc_16 = fmul float %a_M_imag39_load_1, %b_M_real_8_load_1

]]></Node>
<StgValue><ssdm name="bc_16"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1045" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:26  %a_M_real9_addr = getelementptr [32 x float]* %a_M_real9, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real9_addr"/></StgValue>
</operation>

<operation id="1046" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:90  %a_M_imag40_addr = getelementptr [32 x float]* %a_M_imag40, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag40_addr"/></StgValue>
</operation>

<operation id="1047" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:156  %b_M_real_9_addr = getelementptr [32 x float]* %b_M_real_9, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_9_addr"/></StgValue>
</operation>

<operation id="1048" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:220  %b_M_imag_9_addr = getelementptr [32 x float]* %b_M_imag_9, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_9_addr"/></StgValue>
</operation>

<operation id="1049" st_id="74" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:468  %p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61

]]></Node>
<StgValue><ssdm name="p_val_assign_65"/></StgValue>
</operation>

<operation id="1050" st_id="74" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:469  %p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62

]]></Node>
<StgValue><ssdm name="p_val_assign_66"/></StgValue>
</operation>

<operation id="1051" st_id="74" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:478  %p_val_assign_67 = fsub float %ac_16, %bd_16

]]></Node>
<StgValue><ssdm name="p_val_assign_67"/></StgValue>
</operation>

<operation id="1052" st_id="74" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:479  %p_val_assign_68 = fadd float %bc_16, %ad_16

]]></Node>
<StgValue><ssdm name="p_val_assign_68"/></StgValue>
</operation>

<operation id="1053" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:482  %a_M_real9_load = load float* %a_M_real9_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real9_load"/></StgValue>
</operation>

<operation id="1054" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:483  %a_M_imag40_load = load float* %a_M_imag40_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag40_load"/></StgValue>
</operation>

<operation id="1055" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:484  %b_M_real_9_load = load float* %b_M_real_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_9_load"/></StgValue>
</operation>

<operation id="1056" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:485  %b_M_imag_9_load = load float* %b_M_imag_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_9_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1057" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:468  %p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61

]]></Node>
<StgValue><ssdm name="p_val_assign_65"/></StgValue>
</operation>

<operation id="1058" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:469  %p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62

]]></Node>
<StgValue><ssdm name="p_val_assign_66"/></StgValue>
</operation>

<operation id="1059" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:478  %p_val_assign_67 = fsub float %ac_16, %bd_16

]]></Node>
<StgValue><ssdm name="p_val_assign_67"/></StgValue>
</operation>

<operation id="1060" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:479  %p_val_assign_68 = fadd float %bc_16, %ad_16

]]></Node>
<StgValue><ssdm name="p_val_assign_68"/></StgValue>
</operation>

<operation id="1061" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:482  %a_M_real9_load = load float* %a_M_real9_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real9_load"/></StgValue>
</operation>

<operation id="1062" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:483  %a_M_imag40_load = load float* %a_M_imag40_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag40_load"/></StgValue>
</operation>

<operation id="1063" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:484  %b_M_real_9_load = load float* %b_M_real_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_9_load"/></StgValue>
</operation>

<operation id="1064" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:485  %b_M_imag_9_load = load float* %b_M_imag_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_9_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1065" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:468  %p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61

]]></Node>
<StgValue><ssdm name="p_val_assign_65"/></StgValue>
</operation>

<operation id="1066" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:469  %p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62

]]></Node>
<StgValue><ssdm name="p_val_assign_66"/></StgValue>
</operation>

<operation id="1067" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:478  %p_val_assign_67 = fsub float %ac_16, %bd_16

]]></Node>
<StgValue><ssdm name="p_val_assign_67"/></StgValue>
</operation>

<operation id="1068" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:479  %p_val_assign_68 = fadd float %bc_16, %ad_16

]]></Node>
<StgValue><ssdm name="p_val_assign_68"/></StgValue>
</operation>

<operation id="1069" st_id="76" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:486  %ac_17 = fmul float %a_M_real9_load, %a_M_imag40_load

]]></Node>
<StgValue><ssdm name="ac_17"/></StgValue>
</operation>

<operation id="1070" st_id="76" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:487  %ad_17 = fmul float %a_M_real9_load, %b_M_imag_9_load

]]></Node>
<StgValue><ssdm name="ad_17"/></StgValue>
</operation>

<operation id="1071" st_id="76" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:488  %bd_17 = fmul float %a_M_imag40_load, %b_M_imag_9_load

]]></Node>
<StgValue><ssdm name="bd_17"/></StgValue>
</operation>

<operation id="1072" st_id="76" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:489  %bc_17 = fmul float %a_M_imag40_load, %b_M_real_9_load

]]></Node>
<StgValue><ssdm name="bc_17"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1073" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:468  %p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61

]]></Node>
<StgValue><ssdm name="p_val_assign_65"/></StgValue>
</operation>

<operation id="1074" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:469  %p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62

]]></Node>
<StgValue><ssdm name="p_val_assign_66"/></StgValue>
</operation>

<operation id="1075" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:478  %p_val_assign_67 = fsub float %ac_16, %bd_16

]]></Node>
<StgValue><ssdm name="p_val_assign_67"/></StgValue>
</operation>

<operation id="1076" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:479  %p_val_assign_68 = fadd float %bc_16, %ad_16

]]></Node>
<StgValue><ssdm name="p_val_assign_68"/></StgValue>
</operation>

<operation id="1077" st_id="77" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:486  %ac_17 = fmul float %a_M_real9_load, %a_M_imag40_load

]]></Node>
<StgValue><ssdm name="ac_17"/></StgValue>
</operation>

<operation id="1078" st_id="77" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:487  %ad_17 = fmul float %a_M_real9_load, %b_M_imag_9_load

]]></Node>
<StgValue><ssdm name="ad_17"/></StgValue>
</operation>

<operation id="1079" st_id="77" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:488  %bd_17 = fmul float %a_M_imag40_load, %b_M_imag_9_load

]]></Node>
<StgValue><ssdm name="bd_17"/></StgValue>
</operation>

<operation id="1080" st_id="77" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:489  %bc_17 = fmul float %a_M_imag40_load, %b_M_real_9_load

]]></Node>
<StgValue><ssdm name="bc_17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1081" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:27  %a_M_real9_addr_1 = getelementptr [32 x float]* %a_M_real9, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real9_addr_1"/></StgValue>
</operation>

<operation id="1082" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:91  %a_M_imag40_addr_1 = getelementptr [32 x float]* %a_M_imag40, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag40_addr_1"/></StgValue>
</operation>

<operation id="1083" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:157  %b_M_real_9_addr_1 = getelementptr [32 x float]* %b_M_real_9, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_9_addr_1"/></StgValue>
</operation>

<operation id="1084" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:221  %b_M_imag_9_addr_1 = getelementptr [32 x float]* %b_M_imag_9, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_9_addr_1"/></StgValue>
</operation>

<operation id="1085" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:480  %p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65

]]></Node>
<StgValue><ssdm name="p_val_assign_69"/></StgValue>
</operation>

<operation id="1086" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:481  %p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66

]]></Node>
<StgValue><ssdm name="p_val_assign_70"/></StgValue>
</operation>

<operation id="1087" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:490  %p_val_assign_71 = fsub float %ac_17, %bd_17

]]></Node>
<StgValue><ssdm name="p_val_assign_71"/></StgValue>
</operation>

<operation id="1088" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:491  %p_val_assign_72 = fadd float %bc_17, %ad_17

]]></Node>
<StgValue><ssdm name="p_val_assign_72"/></StgValue>
</operation>

<operation id="1089" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:494  %a_M_real9_load_1 = load float* %a_M_real9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real9_load_1"/></StgValue>
</operation>

<operation id="1090" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:495  %a_M_imag40_load_1 = load float* %a_M_imag40_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag40_load_1"/></StgValue>
</operation>

<operation id="1091" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:496  %b_M_real_9_load_1 = load float* %b_M_real_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_9_load_1"/></StgValue>
</operation>

<operation id="1092" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:497  %b_M_imag_9_load_1 = load float* %b_M_imag_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_9_load_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1093" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:480  %p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65

]]></Node>
<StgValue><ssdm name="p_val_assign_69"/></StgValue>
</operation>

<operation id="1094" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:481  %p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66

]]></Node>
<StgValue><ssdm name="p_val_assign_70"/></StgValue>
</operation>

<operation id="1095" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:490  %p_val_assign_71 = fsub float %ac_17, %bd_17

]]></Node>
<StgValue><ssdm name="p_val_assign_71"/></StgValue>
</operation>

<operation id="1096" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:491  %p_val_assign_72 = fadd float %bc_17, %ad_17

]]></Node>
<StgValue><ssdm name="p_val_assign_72"/></StgValue>
</operation>

<operation id="1097" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:494  %a_M_real9_load_1 = load float* %a_M_real9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real9_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:495  %a_M_imag40_load_1 = load float* %a_M_imag40_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag40_load_1"/></StgValue>
</operation>

<operation id="1099" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:496  %b_M_real_9_load_1 = load float* %b_M_real_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_9_load_1"/></StgValue>
</operation>

<operation id="1100" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:497  %b_M_imag_9_load_1 = load float* %b_M_imag_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_9_load_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1101" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:480  %p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65

]]></Node>
<StgValue><ssdm name="p_val_assign_69"/></StgValue>
</operation>

<operation id="1102" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:481  %p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66

]]></Node>
<StgValue><ssdm name="p_val_assign_70"/></StgValue>
</operation>

<operation id="1103" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:490  %p_val_assign_71 = fsub float %ac_17, %bd_17

]]></Node>
<StgValue><ssdm name="p_val_assign_71"/></StgValue>
</operation>

<operation id="1104" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:491  %p_val_assign_72 = fadd float %bc_17, %ad_17

]]></Node>
<StgValue><ssdm name="p_val_assign_72"/></StgValue>
</operation>

<operation id="1105" st_id="80" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:498  %ac_18 = fmul float %a_M_real9_load_1, %a_M_imag40_load_1

]]></Node>
<StgValue><ssdm name="ac_18"/></StgValue>
</operation>

<operation id="1106" st_id="80" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:499  %ad_18 = fmul float %a_M_real9_load_1, %b_M_imag_9_load_1

]]></Node>
<StgValue><ssdm name="ad_18"/></StgValue>
</operation>

<operation id="1107" st_id="80" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:500  %bd_18 = fmul float %a_M_imag40_load_1, %b_M_imag_9_load_1

]]></Node>
<StgValue><ssdm name="bd_18"/></StgValue>
</operation>

<operation id="1108" st_id="80" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:501  %bc_18 = fmul float %a_M_imag40_load_1, %b_M_real_9_load_1

]]></Node>
<StgValue><ssdm name="bc_18"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1109" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:480  %p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65

]]></Node>
<StgValue><ssdm name="p_val_assign_69"/></StgValue>
</operation>

<operation id="1110" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:481  %p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66

]]></Node>
<StgValue><ssdm name="p_val_assign_70"/></StgValue>
</operation>

<operation id="1111" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:490  %p_val_assign_71 = fsub float %ac_17, %bd_17

]]></Node>
<StgValue><ssdm name="p_val_assign_71"/></StgValue>
</operation>

<operation id="1112" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:491  %p_val_assign_72 = fadd float %bc_17, %ad_17

]]></Node>
<StgValue><ssdm name="p_val_assign_72"/></StgValue>
</operation>

<operation id="1113" st_id="81" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:498  %ac_18 = fmul float %a_M_real9_load_1, %a_M_imag40_load_1

]]></Node>
<StgValue><ssdm name="ac_18"/></StgValue>
</operation>

<operation id="1114" st_id="81" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:499  %ad_18 = fmul float %a_M_real9_load_1, %b_M_imag_9_load_1

]]></Node>
<StgValue><ssdm name="ad_18"/></StgValue>
</operation>

<operation id="1115" st_id="81" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:500  %bd_18 = fmul float %a_M_imag40_load_1, %b_M_imag_9_load_1

]]></Node>
<StgValue><ssdm name="bd_18"/></StgValue>
</operation>

<operation id="1116" st_id="81" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:501  %bc_18 = fmul float %a_M_imag40_load_1, %b_M_real_9_load_1

]]></Node>
<StgValue><ssdm name="bc_18"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1117" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:28  %a_M_real10_addr = getelementptr [32 x float]* %a_M_real10, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real10_addr"/></StgValue>
</operation>

<operation id="1118" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:92  %a_M_imag41_addr = getelementptr [32 x float]* %a_M_imag41, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag41_addr"/></StgValue>
</operation>

<operation id="1119" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:158  %b_M_real_10_addr = getelementptr [32 x float]* %b_M_real_10, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_10_addr"/></StgValue>
</operation>

<operation id="1120" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:222  %b_M_imag_10_addr = getelementptr [32 x float]* %b_M_imag_10, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_10_addr"/></StgValue>
</operation>

<operation id="1121" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:492  %p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69

]]></Node>
<StgValue><ssdm name="p_val_assign_73"/></StgValue>
</operation>

<operation id="1122" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:493  %p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70

]]></Node>
<StgValue><ssdm name="p_val_assign_74"/></StgValue>
</operation>

<operation id="1123" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:502  %p_val_assign_75 = fsub float %ac_18, %bd_18

]]></Node>
<StgValue><ssdm name="p_val_assign_75"/></StgValue>
</operation>

<operation id="1124" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:503  %p_val_assign_76 = fadd float %bc_18, %ad_18

]]></Node>
<StgValue><ssdm name="p_val_assign_76"/></StgValue>
</operation>

<operation id="1125" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:506  %a_M_real10_load = load float* %a_M_real10_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real10_load"/></StgValue>
</operation>

<operation id="1126" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:507  %a_M_imag41_load = load float* %a_M_imag41_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag41_load"/></StgValue>
</operation>

<operation id="1127" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:508  %b_M_real_10_load = load float* %b_M_real_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_10_load"/></StgValue>
</operation>

<operation id="1128" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:509  %b_M_imag_10_load = load float* %b_M_imag_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_10_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1129" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:492  %p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69

]]></Node>
<StgValue><ssdm name="p_val_assign_73"/></StgValue>
</operation>

<operation id="1130" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:493  %p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70

]]></Node>
<StgValue><ssdm name="p_val_assign_74"/></StgValue>
</operation>

<operation id="1131" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:502  %p_val_assign_75 = fsub float %ac_18, %bd_18

]]></Node>
<StgValue><ssdm name="p_val_assign_75"/></StgValue>
</operation>

<operation id="1132" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:503  %p_val_assign_76 = fadd float %bc_18, %ad_18

]]></Node>
<StgValue><ssdm name="p_val_assign_76"/></StgValue>
</operation>

<operation id="1133" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:506  %a_M_real10_load = load float* %a_M_real10_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real10_load"/></StgValue>
</operation>

<operation id="1134" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:507  %a_M_imag41_load = load float* %a_M_imag41_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag41_load"/></StgValue>
</operation>

<operation id="1135" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:508  %b_M_real_10_load = load float* %b_M_real_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_10_load"/></StgValue>
</operation>

<operation id="1136" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:509  %b_M_imag_10_load = load float* %b_M_imag_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_10_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1137" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:492  %p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69

]]></Node>
<StgValue><ssdm name="p_val_assign_73"/></StgValue>
</operation>

<operation id="1138" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:493  %p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70

]]></Node>
<StgValue><ssdm name="p_val_assign_74"/></StgValue>
</operation>

<operation id="1139" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:502  %p_val_assign_75 = fsub float %ac_18, %bd_18

]]></Node>
<StgValue><ssdm name="p_val_assign_75"/></StgValue>
</operation>

<operation id="1140" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:503  %p_val_assign_76 = fadd float %bc_18, %ad_18

]]></Node>
<StgValue><ssdm name="p_val_assign_76"/></StgValue>
</operation>

<operation id="1141" st_id="84" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:510  %ac_19 = fmul float %a_M_real10_load, %a_M_imag41_load

]]></Node>
<StgValue><ssdm name="ac_19"/></StgValue>
</operation>

<operation id="1142" st_id="84" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:511  %ad_19 = fmul float %a_M_real10_load, %b_M_imag_10_load

]]></Node>
<StgValue><ssdm name="ad_19"/></StgValue>
</operation>

<operation id="1143" st_id="84" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:512  %bd_19 = fmul float %a_M_imag41_load, %b_M_imag_10_load

]]></Node>
<StgValue><ssdm name="bd_19"/></StgValue>
</operation>

<operation id="1144" st_id="84" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:513  %bc_19 = fmul float %a_M_imag41_load, %b_M_real_10_load

]]></Node>
<StgValue><ssdm name="bc_19"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1145" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:492  %p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69

]]></Node>
<StgValue><ssdm name="p_val_assign_73"/></StgValue>
</operation>

<operation id="1146" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:493  %p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70

]]></Node>
<StgValue><ssdm name="p_val_assign_74"/></StgValue>
</operation>

<operation id="1147" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:502  %p_val_assign_75 = fsub float %ac_18, %bd_18

]]></Node>
<StgValue><ssdm name="p_val_assign_75"/></StgValue>
</operation>

<operation id="1148" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:503  %p_val_assign_76 = fadd float %bc_18, %ad_18

]]></Node>
<StgValue><ssdm name="p_val_assign_76"/></StgValue>
</operation>

<operation id="1149" st_id="85" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:510  %ac_19 = fmul float %a_M_real10_load, %a_M_imag41_load

]]></Node>
<StgValue><ssdm name="ac_19"/></StgValue>
</operation>

<operation id="1150" st_id="85" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:511  %ad_19 = fmul float %a_M_real10_load, %b_M_imag_10_load

]]></Node>
<StgValue><ssdm name="ad_19"/></StgValue>
</operation>

<operation id="1151" st_id="85" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:512  %bd_19 = fmul float %a_M_imag41_load, %b_M_imag_10_load

]]></Node>
<StgValue><ssdm name="bd_19"/></StgValue>
</operation>

<operation id="1152" st_id="85" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:513  %bc_19 = fmul float %a_M_imag41_load, %b_M_real_10_load

]]></Node>
<StgValue><ssdm name="bc_19"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1153" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:29  %a_M_real10_addr_1 = getelementptr [32 x float]* %a_M_real10, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real10_addr_1"/></StgValue>
</operation>

<operation id="1154" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:93  %a_M_imag41_addr_1 = getelementptr [32 x float]* %a_M_imag41, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag41_addr_1"/></StgValue>
</operation>

<operation id="1155" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:159  %b_M_real_10_addr_1 = getelementptr [32 x float]* %b_M_real_10, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_10_addr_1"/></StgValue>
</operation>

<operation id="1156" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:223  %b_M_imag_10_addr_1 = getelementptr [32 x float]* %b_M_imag_10, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_10_addr_1"/></StgValue>
</operation>

<operation id="1157" st_id="86" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:504  %p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73

]]></Node>
<StgValue><ssdm name="p_val_assign_77"/></StgValue>
</operation>

<operation id="1158" st_id="86" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:505  %p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74

]]></Node>
<StgValue><ssdm name="p_val_assign_78"/></StgValue>
</operation>

<operation id="1159" st_id="86" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:514  %p_val_assign_79 = fsub float %ac_19, %bd_19

]]></Node>
<StgValue><ssdm name="p_val_assign_79"/></StgValue>
</operation>

<operation id="1160" st_id="86" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:515  %p_val_assign_80 = fadd float %bc_19, %ad_19

]]></Node>
<StgValue><ssdm name="p_val_assign_80"/></StgValue>
</operation>

<operation id="1161" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:518  %a_M_real10_load_1 = load float* %a_M_real10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real10_load_1"/></StgValue>
</operation>

<operation id="1162" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:519  %a_M_imag41_load_1 = load float* %a_M_imag41_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag41_load_1"/></StgValue>
</operation>

<operation id="1163" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:520  %b_M_real_10_load_1 = load float* %b_M_real_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_10_load_1"/></StgValue>
</operation>

<operation id="1164" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:521  %b_M_imag_10_load_1 = load float* %b_M_imag_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_10_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1165" st_id="87" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:504  %p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73

]]></Node>
<StgValue><ssdm name="p_val_assign_77"/></StgValue>
</operation>

<operation id="1166" st_id="87" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:505  %p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74

]]></Node>
<StgValue><ssdm name="p_val_assign_78"/></StgValue>
</operation>

<operation id="1167" st_id="87" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:514  %p_val_assign_79 = fsub float %ac_19, %bd_19

]]></Node>
<StgValue><ssdm name="p_val_assign_79"/></StgValue>
</operation>

<operation id="1168" st_id="87" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:515  %p_val_assign_80 = fadd float %bc_19, %ad_19

]]></Node>
<StgValue><ssdm name="p_val_assign_80"/></StgValue>
</operation>

<operation id="1169" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:518  %a_M_real10_load_1 = load float* %a_M_real10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real10_load_1"/></StgValue>
</operation>

<operation id="1170" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:519  %a_M_imag41_load_1 = load float* %a_M_imag41_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag41_load_1"/></StgValue>
</operation>

<operation id="1171" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:520  %b_M_real_10_load_1 = load float* %b_M_real_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_10_load_1"/></StgValue>
</operation>

<operation id="1172" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:521  %b_M_imag_10_load_1 = load float* %b_M_imag_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_10_load_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1173" st_id="88" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:504  %p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73

]]></Node>
<StgValue><ssdm name="p_val_assign_77"/></StgValue>
</operation>

<operation id="1174" st_id="88" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:505  %p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74

]]></Node>
<StgValue><ssdm name="p_val_assign_78"/></StgValue>
</operation>

<operation id="1175" st_id="88" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:514  %p_val_assign_79 = fsub float %ac_19, %bd_19

]]></Node>
<StgValue><ssdm name="p_val_assign_79"/></StgValue>
</operation>

<operation id="1176" st_id="88" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:515  %p_val_assign_80 = fadd float %bc_19, %ad_19

]]></Node>
<StgValue><ssdm name="p_val_assign_80"/></StgValue>
</operation>

<operation id="1177" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:522  %ac_20 = fmul float %a_M_real10_load_1, %a_M_imag41_load_1

]]></Node>
<StgValue><ssdm name="ac_20"/></StgValue>
</operation>

<operation id="1178" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:523  %ad_20 = fmul float %a_M_real10_load_1, %b_M_imag_10_load_1

]]></Node>
<StgValue><ssdm name="ad_20"/></StgValue>
</operation>

<operation id="1179" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:524  %bd_20 = fmul float %a_M_imag41_load_1, %b_M_imag_10_load_1

]]></Node>
<StgValue><ssdm name="bd_20"/></StgValue>
</operation>

<operation id="1180" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:525  %bc_20 = fmul float %a_M_imag41_load_1, %b_M_real_10_load_1

]]></Node>
<StgValue><ssdm name="bc_20"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1181" st_id="89" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:504  %p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73

]]></Node>
<StgValue><ssdm name="p_val_assign_77"/></StgValue>
</operation>

<operation id="1182" st_id="89" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:505  %p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74

]]></Node>
<StgValue><ssdm name="p_val_assign_78"/></StgValue>
</operation>

<operation id="1183" st_id="89" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:514  %p_val_assign_79 = fsub float %ac_19, %bd_19

]]></Node>
<StgValue><ssdm name="p_val_assign_79"/></StgValue>
</operation>

<operation id="1184" st_id="89" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:515  %p_val_assign_80 = fadd float %bc_19, %ad_19

]]></Node>
<StgValue><ssdm name="p_val_assign_80"/></StgValue>
</operation>

<operation id="1185" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:522  %ac_20 = fmul float %a_M_real10_load_1, %a_M_imag41_load_1

]]></Node>
<StgValue><ssdm name="ac_20"/></StgValue>
</operation>

<operation id="1186" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:523  %ad_20 = fmul float %a_M_real10_load_1, %b_M_imag_10_load_1

]]></Node>
<StgValue><ssdm name="ad_20"/></StgValue>
</operation>

<operation id="1187" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:524  %bd_20 = fmul float %a_M_imag41_load_1, %b_M_imag_10_load_1

]]></Node>
<StgValue><ssdm name="bd_20"/></StgValue>
</operation>

<operation id="1188" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:525  %bc_20 = fmul float %a_M_imag41_load_1, %b_M_real_10_load_1

]]></Node>
<StgValue><ssdm name="bc_20"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1189" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:30  %a_M_real11_addr = getelementptr [32 x float]* %a_M_real11, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real11_addr"/></StgValue>
</operation>

<operation id="1190" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:94  %a_M_imag42_addr = getelementptr [32 x float]* %a_M_imag42, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag42_addr"/></StgValue>
</operation>

<operation id="1191" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:160  %b_M_real_11_addr = getelementptr [32 x float]* %b_M_real_11, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_11_addr"/></StgValue>
</operation>

<operation id="1192" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:224  %b_M_imag_11_addr = getelementptr [32 x float]* %b_M_imag_11, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_11_addr"/></StgValue>
</operation>

<operation id="1193" st_id="90" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:516  %p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77

]]></Node>
<StgValue><ssdm name="p_val_assign_81"/></StgValue>
</operation>

<operation id="1194" st_id="90" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:517  %p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78

]]></Node>
<StgValue><ssdm name="p_val_assign_82"/></StgValue>
</operation>

<operation id="1195" st_id="90" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:526  %p_val_assign_83 = fsub float %ac_20, %bd_20

]]></Node>
<StgValue><ssdm name="p_val_assign_83"/></StgValue>
</operation>

<operation id="1196" st_id="90" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:527  %p_val_assign_84 = fadd float %bc_20, %ad_20

]]></Node>
<StgValue><ssdm name="p_val_assign_84"/></StgValue>
</operation>

<operation id="1197" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:530  %a_M_real11_load = load float* %a_M_real11_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real11_load"/></StgValue>
</operation>

<operation id="1198" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:531  %a_M_imag42_load = load float* %a_M_imag42_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag42_load"/></StgValue>
</operation>

<operation id="1199" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:532  %b_M_real_11_load = load float* %b_M_real_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_11_load"/></StgValue>
</operation>

<operation id="1200" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:533  %b_M_imag_11_load = load float* %b_M_imag_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_11_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1201" st_id="91" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:516  %p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77

]]></Node>
<StgValue><ssdm name="p_val_assign_81"/></StgValue>
</operation>

<operation id="1202" st_id="91" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:517  %p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78

]]></Node>
<StgValue><ssdm name="p_val_assign_82"/></StgValue>
</operation>

<operation id="1203" st_id="91" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:526  %p_val_assign_83 = fsub float %ac_20, %bd_20

]]></Node>
<StgValue><ssdm name="p_val_assign_83"/></StgValue>
</operation>

<operation id="1204" st_id="91" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:527  %p_val_assign_84 = fadd float %bc_20, %ad_20

]]></Node>
<StgValue><ssdm name="p_val_assign_84"/></StgValue>
</operation>

<operation id="1205" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:530  %a_M_real11_load = load float* %a_M_real11_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real11_load"/></StgValue>
</operation>

<operation id="1206" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:531  %a_M_imag42_load = load float* %a_M_imag42_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag42_load"/></StgValue>
</operation>

<operation id="1207" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:532  %b_M_real_11_load = load float* %b_M_real_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_11_load"/></StgValue>
</operation>

<operation id="1208" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:533  %b_M_imag_11_load = load float* %b_M_imag_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_11_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1209" st_id="92" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:516  %p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77

]]></Node>
<StgValue><ssdm name="p_val_assign_81"/></StgValue>
</operation>

<operation id="1210" st_id="92" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:517  %p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78

]]></Node>
<StgValue><ssdm name="p_val_assign_82"/></StgValue>
</operation>

<operation id="1211" st_id="92" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:526  %p_val_assign_83 = fsub float %ac_20, %bd_20

]]></Node>
<StgValue><ssdm name="p_val_assign_83"/></StgValue>
</operation>

<operation id="1212" st_id="92" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:527  %p_val_assign_84 = fadd float %bc_20, %ad_20

]]></Node>
<StgValue><ssdm name="p_val_assign_84"/></StgValue>
</operation>

<operation id="1213" st_id="92" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:534  %ac_21 = fmul float %a_M_real11_load, %a_M_imag42_load

]]></Node>
<StgValue><ssdm name="ac_21"/></StgValue>
</operation>

<operation id="1214" st_id="92" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:535  %ad_21 = fmul float %a_M_real11_load, %b_M_imag_11_load

]]></Node>
<StgValue><ssdm name="ad_21"/></StgValue>
</operation>

<operation id="1215" st_id="92" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:536  %bd_21 = fmul float %a_M_imag42_load, %b_M_imag_11_load

]]></Node>
<StgValue><ssdm name="bd_21"/></StgValue>
</operation>

<operation id="1216" st_id="92" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:537  %bc_21 = fmul float %a_M_imag42_load, %b_M_real_11_load

]]></Node>
<StgValue><ssdm name="bc_21"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1217" st_id="93" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:516  %p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77

]]></Node>
<StgValue><ssdm name="p_val_assign_81"/></StgValue>
</operation>

<operation id="1218" st_id="93" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:517  %p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78

]]></Node>
<StgValue><ssdm name="p_val_assign_82"/></StgValue>
</operation>

<operation id="1219" st_id="93" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:526  %p_val_assign_83 = fsub float %ac_20, %bd_20

]]></Node>
<StgValue><ssdm name="p_val_assign_83"/></StgValue>
</operation>

<operation id="1220" st_id="93" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:527  %p_val_assign_84 = fadd float %bc_20, %ad_20

]]></Node>
<StgValue><ssdm name="p_val_assign_84"/></StgValue>
</operation>

<operation id="1221" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:534  %ac_21 = fmul float %a_M_real11_load, %a_M_imag42_load

]]></Node>
<StgValue><ssdm name="ac_21"/></StgValue>
</operation>

<operation id="1222" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:535  %ad_21 = fmul float %a_M_real11_load, %b_M_imag_11_load

]]></Node>
<StgValue><ssdm name="ad_21"/></StgValue>
</operation>

<operation id="1223" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:536  %bd_21 = fmul float %a_M_imag42_load, %b_M_imag_11_load

]]></Node>
<StgValue><ssdm name="bd_21"/></StgValue>
</operation>

<operation id="1224" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:537  %bc_21 = fmul float %a_M_imag42_load, %b_M_real_11_load

]]></Node>
<StgValue><ssdm name="bc_21"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1225" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:31  %a_M_real11_addr_1 = getelementptr [32 x float]* %a_M_real11, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real11_addr_1"/></StgValue>
</operation>

<operation id="1226" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:95  %a_M_imag42_addr_1 = getelementptr [32 x float]* %a_M_imag42, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag42_addr_1"/></StgValue>
</operation>

<operation id="1227" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:161  %b_M_real_11_addr_1 = getelementptr [32 x float]* %b_M_real_11, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_11_addr_1"/></StgValue>
</operation>

<operation id="1228" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:225  %b_M_imag_11_addr_1 = getelementptr [32 x float]* %b_M_imag_11, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_11_addr_1"/></StgValue>
</operation>

<operation id="1229" st_id="94" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:528  %p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81

]]></Node>
<StgValue><ssdm name="p_val_assign_85"/></StgValue>
</operation>

<operation id="1230" st_id="94" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:529  %p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82

]]></Node>
<StgValue><ssdm name="p_val_assign_86"/></StgValue>
</operation>

<operation id="1231" st_id="94" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:538  %p_val_assign_87 = fsub float %ac_21, %bd_21

]]></Node>
<StgValue><ssdm name="p_val_assign_87"/></StgValue>
</operation>

<operation id="1232" st_id="94" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:539  %p_val_assign_88 = fadd float %bc_21, %ad_21

]]></Node>
<StgValue><ssdm name="p_val_assign_88"/></StgValue>
</operation>

<operation id="1233" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:542  %a_M_real11_load_1 = load float* %a_M_real11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real11_load_1"/></StgValue>
</operation>

<operation id="1234" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:543  %a_M_imag42_load_1 = load float* %a_M_imag42_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag42_load_1"/></StgValue>
</operation>

<operation id="1235" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:544  %b_M_real_11_load_1 = load float* %b_M_real_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_11_load_1"/></StgValue>
</operation>

<operation id="1236" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:545  %b_M_imag_11_load_1 = load float* %b_M_imag_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_11_load_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1237" st_id="95" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:528  %p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81

]]></Node>
<StgValue><ssdm name="p_val_assign_85"/></StgValue>
</operation>

<operation id="1238" st_id="95" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:529  %p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82

]]></Node>
<StgValue><ssdm name="p_val_assign_86"/></StgValue>
</operation>

<operation id="1239" st_id="95" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:538  %p_val_assign_87 = fsub float %ac_21, %bd_21

]]></Node>
<StgValue><ssdm name="p_val_assign_87"/></StgValue>
</operation>

<operation id="1240" st_id="95" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:539  %p_val_assign_88 = fadd float %bc_21, %ad_21

]]></Node>
<StgValue><ssdm name="p_val_assign_88"/></StgValue>
</operation>

<operation id="1241" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:542  %a_M_real11_load_1 = load float* %a_M_real11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real11_load_1"/></StgValue>
</operation>

<operation id="1242" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:543  %a_M_imag42_load_1 = load float* %a_M_imag42_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag42_load_1"/></StgValue>
</operation>

<operation id="1243" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:544  %b_M_real_11_load_1 = load float* %b_M_real_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_11_load_1"/></StgValue>
</operation>

<operation id="1244" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:545  %b_M_imag_11_load_1 = load float* %b_M_imag_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_11_load_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1245" st_id="96" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:528  %p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81

]]></Node>
<StgValue><ssdm name="p_val_assign_85"/></StgValue>
</operation>

<operation id="1246" st_id="96" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:529  %p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82

]]></Node>
<StgValue><ssdm name="p_val_assign_86"/></StgValue>
</operation>

<operation id="1247" st_id="96" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:538  %p_val_assign_87 = fsub float %ac_21, %bd_21

]]></Node>
<StgValue><ssdm name="p_val_assign_87"/></StgValue>
</operation>

<operation id="1248" st_id="96" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:539  %p_val_assign_88 = fadd float %bc_21, %ad_21

]]></Node>
<StgValue><ssdm name="p_val_assign_88"/></StgValue>
</operation>

<operation id="1249" st_id="96" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:546  %ac_22 = fmul float %a_M_real11_load_1, %a_M_imag42_load_1

]]></Node>
<StgValue><ssdm name="ac_22"/></StgValue>
</operation>

<operation id="1250" st_id="96" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:547  %ad_22 = fmul float %a_M_real11_load_1, %b_M_imag_11_load_1

]]></Node>
<StgValue><ssdm name="ad_22"/></StgValue>
</operation>

<operation id="1251" st_id="96" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:548  %bd_22 = fmul float %a_M_imag42_load_1, %b_M_imag_11_load_1

]]></Node>
<StgValue><ssdm name="bd_22"/></StgValue>
</operation>

<operation id="1252" st_id="96" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:549  %bc_22 = fmul float %a_M_imag42_load_1, %b_M_real_11_load_1

]]></Node>
<StgValue><ssdm name="bc_22"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1253" st_id="97" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:528  %p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81

]]></Node>
<StgValue><ssdm name="p_val_assign_85"/></StgValue>
</operation>

<operation id="1254" st_id="97" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:529  %p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82

]]></Node>
<StgValue><ssdm name="p_val_assign_86"/></StgValue>
</operation>

<operation id="1255" st_id="97" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:538  %p_val_assign_87 = fsub float %ac_21, %bd_21

]]></Node>
<StgValue><ssdm name="p_val_assign_87"/></StgValue>
</operation>

<operation id="1256" st_id="97" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:539  %p_val_assign_88 = fadd float %bc_21, %ad_21

]]></Node>
<StgValue><ssdm name="p_val_assign_88"/></StgValue>
</operation>

<operation id="1257" st_id="97" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:546  %ac_22 = fmul float %a_M_real11_load_1, %a_M_imag42_load_1

]]></Node>
<StgValue><ssdm name="ac_22"/></StgValue>
</operation>

<operation id="1258" st_id="97" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:547  %ad_22 = fmul float %a_M_real11_load_1, %b_M_imag_11_load_1

]]></Node>
<StgValue><ssdm name="ad_22"/></StgValue>
</operation>

<operation id="1259" st_id="97" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:548  %bd_22 = fmul float %a_M_imag42_load_1, %b_M_imag_11_load_1

]]></Node>
<StgValue><ssdm name="bd_22"/></StgValue>
</operation>

<operation id="1260" st_id="97" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:549  %bc_22 = fmul float %a_M_imag42_load_1, %b_M_real_11_load_1

]]></Node>
<StgValue><ssdm name="bc_22"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1261" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:32  %a_M_real12_addr = getelementptr [32 x float]* %a_M_real12, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real12_addr"/></StgValue>
</operation>

<operation id="1262" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:96  %a_M_imag43_addr = getelementptr [32 x float]* %a_M_imag43, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag43_addr"/></StgValue>
</operation>

<operation id="1263" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:162  %b_M_real_12_addr = getelementptr [32 x float]* %b_M_real_12, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_12_addr"/></StgValue>
</operation>

<operation id="1264" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:226  %b_M_imag_12_addr = getelementptr [32 x float]* %b_M_imag_12, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_12_addr"/></StgValue>
</operation>

<operation id="1265" st_id="98" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:540  %p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85

]]></Node>
<StgValue><ssdm name="p_val_assign_89"/></StgValue>
</operation>

<operation id="1266" st_id="98" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:541  %p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86

]]></Node>
<StgValue><ssdm name="p_val_assign_90"/></StgValue>
</operation>

<operation id="1267" st_id="98" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:550  %p_val_assign_91 = fsub float %ac_22, %bd_22

]]></Node>
<StgValue><ssdm name="p_val_assign_91"/></StgValue>
</operation>

<operation id="1268" st_id="98" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:551  %p_val_assign_92 = fadd float %bc_22, %ad_22

]]></Node>
<StgValue><ssdm name="p_val_assign_92"/></StgValue>
</operation>

<operation id="1269" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:554  %a_M_real12_load = load float* %a_M_real12_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real12_load"/></StgValue>
</operation>

<operation id="1270" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:555  %a_M_imag43_load = load float* %a_M_imag43_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag43_load"/></StgValue>
</operation>

<operation id="1271" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:556  %b_M_real_12_load = load float* %b_M_real_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_12_load"/></StgValue>
</operation>

<operation id="1272" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:557  %b_M_imag_12_load = load float* %b_M_imag_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_12_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1273" st_id="99" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:540  %p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85

]]></Node>
<StgValue><ssdm name="p_val_assign_89"/></StgValue>
</operation>

<operation id="1274" st_id="99" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:541  %p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86

]]></Node>
<StgValue><ssdm name="p_val_assign_90"/></StgValue>
</operation>

<operation id="1275" st_id="99" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:550  %p_val_assign_91 = fsub float %ac_22, %bd_22

]]></Node>
<StgValue><ssdm name="p_val_assign_91"/></StgValue>
</operation>

<operation id="1276" st_id="99" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:551  %p_val_assign_92 = fadd float %bc_22, %ad_22

]]></Node>
<StgValue><ssdm name="p_val_assign_92"/></StgValue>
</operation>

<operation id="1277" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:554  %a_M_real12_load = load float* %a_M_real12_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real12_load"/></StgValue>
</operation>

<operation id="1278" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:555  %a_M_imag43_load = load float* %a_M_imag43_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag43_load"/></StgValue>
</operation>

<operation id="1279" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:556  %b_M_real_12_load = load float* %b_M_real_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_12_load"/></StgValue>
</operation>

<operation id="1280" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:557  %b_M_imag_12_load = load float* %b_M_imag_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_12_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1281" st_id="100" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:540  %p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85

]]></Node>
<StgValue><ssdm name="p_val_assign_89"/></StgValue>
</operation>

<operation id="1282" st_id="100" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:541  %p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86

]]></Node>
<StgValue><ssdm name="p_val_assign_90"/></StgValue>
</operation>

<operation id="1283" st_id="100" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:550  %p_val_assign_91 = fsub float %ac_22, %bd_22

]]></Node>
<StgValue><ssdm name="p_val_assign_91"/></StgValue>
</operation>

<operation id="1284" st_id="100" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:551  %p_val_assign_92 = fadd float %bc_22, %ad_22

]]></Node>
<StgValue><ssdm name="p_val_assign_92"/></StgValue>
</operation>

<operation id="1285" st_id="100" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:558  %ac_23 = fmul float %a_M_real12_load, %a_M_imag43_load

]]></Node>
<StgValue><ssdm name="ac_23"/></StgValue>
</operation>

<operation id="1286" st_id="100" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:559  %ad_23 = fmul float %a_M_real12_load, %b_M_imag_12_load

]]></Node>
<StgValue><ssdm name="ad_23"/></StgValue>
</operation>

<operation id="1287" st_id="100" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:560  %bd_23 = fmul float %a_M_imag43_load, %b_M_imag_12_load

]]></Node>
<StgValue><ssdm name="bd_23"/></StgValue>
</operation>

<operation id="1288" st_id="100" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:561  %bc_23 = fmul float %a_M_imag43_load, %b_M_real_12_load

]]></Node>
<StgValue><ssdm name="bc_23"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1289" st_id="101" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:540  %p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85

]]></Node>
<StgValue><ssdm name="p_val_assign_89"/></StgValue>
</operation>

<operation id="1290" st_id="101" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:541  %p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86

]]></Node>
<StgValue><ssdm name="p_val_assign_90"/></StgValue>
</operation>

<operation id="1291" st_id="101" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:550  %p_val_assign_91 = fsub float %ac_22, %bd_22

]]></Node>
<StgValue><ssdm name="p_val_assign_91"/></StgValue>
</operation>

<operation id="1292" st_id="101" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:551  %p_val_assign_92 = fadd float %bc_22, %ad_22

]]></Node>
<StgValue><ssdm name="p_val_assign_92"/></StgValue>
</operation>

<operation id="1293" st_id="101" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:558  %ac_23 = fmul float %a_M_real12_load, %a_M_imag43_load

]]></Node>
<StgValue><ssdm name="ac_23"/></StgValue>
</operation>

<operation id="1294" st_id="101" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:559  %ad_23 = fmul float %a_M_real12_load, %b_M_imag_12_load

]]></Node>
<StgValue><ssdm name="ad_23"/></StgValue>
</operation>

<operation id="1295" st_id="101" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:560  %bd_23 = fmul float %a_M_imag43_load, %b_M_imag_12_load

]]></Node>
<StgValue><ssdm name="bd_23"/></StgValue>
</operation>

<operation id="1296" st_id="101" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:561  %bc_23 = fmul float %a_M_imag43_load, %b_M_real_12_load

]]></Node>
<StgValue><ssdm name="bc_23"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1297" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:33  %a_M_real12_addr_1 = getelementptr [32 x float]* %a_M_real12, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real12_addr_1"/></StgValue>
</operation>

<operation id="1298" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:97  %a_M_imag43_addr_1 = getelementptr [32 x float]* %a_M_imag43, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag43_addr_1"/></StgValue>
</operation>

<operation id="1299" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:163  %b_M_real_12_addr_1 = getelementptr [32 x float]* %b_M_real_12, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_12_addr_1"/></StgValue>
</operation>

<operation id="1300" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:227  %b_M_imag_12_addr_1 = getelementptr [32 x float]* %b_M_imag_12, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_12_addr_1"/></StgValue>
</operation>

<operation id="1301" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:552  %p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89

]]></Node>
<StgValue><ssdm name="p_val_assign_93"/></StgValue>
</operation>

<operation id="1302" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:553  %p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90

]]></Node>
<StgValue><ssdm name="p_val_assign_94"/></StgValue>
</operation>

<operation id="1303" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:562  %p_val_assign_95 = fsub float %ac_23, %bd_23

]]></Node>
<StgValue><ssdm name="p_val_assign_95"/></StgValue>
</operation>

<operation id="1304" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:563  %p_val_assign_96 = fadd float %bc_23, %ad_23

]]></Node>
<StgValue><ssdm name="p_val_assign_96"/></StgValue>
</operation>

<operation id="1305" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:566  %a_M_real12_load_1 = load float* %a_M_real12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real12_load_1"/></StgValue>
</operation>

<operation id="1306" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:567  %a_M_imag43_load_1 = load float* %a_M_imag43_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag43_load_1"/></StgValue>
</operation>

<operation id="1307" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:568  %b_M_real_12_load_1 = load float* %b_M_real_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_12_load_1"/></StgValue>
</operation>

<operation id="1308" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:569  %b_M_imag_12_load_1 = load float* %b_M_imag_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_12_load_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1309" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:552  %p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89

]]></Node>
<StgValue><ssdm name="p_val_assign_93"/></StgValue>
</operation>

<operation id="1310" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:553  %p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90

]]></Node>
<StgValue><ssdm name="p_val_assign_94"/></StgValue>
</operation>

<operation id="1311" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:562  %p_val_assign_95 = fsub float %ac_23, %bd_23

]]></Node>
<StgValue><ssdm name="p_val_assign_95"/></StgValue>
</operation>

<operation id="1312" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:563  %p_val_assign_96 = fadd float %bc_23, %ad_23

]]></Node>
<StgValue><ssdm name="p_val_assign_96"/></StgValue>
</operation>

<operation id="1313" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:566  %a_M_real12_load_1 = load float* %a_M_real12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real12_load_1"/></StgValue>
</operation>

<operation id="1314" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:567  %a_M_imag43_load_1 = load float* %a_M_imag43_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag43_load_1"/></StgValue>
</operation>

<operation id="1315" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:568  %b_M_real_12_load_1 = load float* %b_M_real_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_12_load_1"/></StgValue>
</operation>

<operation id="1316" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:569  %b_M_imag_12_load_1 = load float* %b_M_imag_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_12_load_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1317" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:552  %p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89

]]></Node>
<StgValue><ssdm name="p_val_assign_93"/></StgValue>
</operation>

<operation id="1318" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:553  %p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90

]]></Node>
<StgValue><ssdm name="p_val_assign_94"/></StgValue>
</operation>

<operation id="1319" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:562  %p_val_assign_95 = fsub float %ac_23, %bd_23

]]></Node>
<StgValue><ssdm name="p_val_assign_95"/></StgValue>
</operation>

<operation id="1320" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:563  %p_val_assign_96 = fadd float %bc_23, %ad_23

]]></Node>
<StgValue><ssdm name="p_val_assign_96"/></StgValue>
</operation>

<operation id="1321" st_id="104" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:570  %ac_24 = fmul float %a_M_real12_load_1, %a_M_imag43_load_1

]]></Node>
<StgValue><ssdm name="ac_24"/></StgValue>
</operation>

<operation id="1322" st_id="104" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:571  %ad_24 = fmul float %a_M_real12_load_1, %b_M_imag_12_load_1

]]></Node>
<StgValue><ssdm name="ad_24"/></StgValue>
</operation>

<operation id="1323" st_id="104" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:572  %bd_24 = fmul float %a_M_imag43_load_1, %b_M_imag_12_load_1

]]></Node>
<StgValue><ssdm name="bd_24"/></StgValue>
</operation>

<operation id="1324" st_id="104" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:573  %bc_24 = fmul float %a_M_imag43_load_1, %b_M_real_12_load_1

]]></Node>
<StgValue><ssdm name="bc_24"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1325" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:552  %p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89

]]></Node>
<StgValue><ssdm name="p_val_assign_93"/></StgValue>
</operation>

<operation id="1326" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:553  %p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90

]]></Node>
<StgValue><ssdm name="p_val_assign_94"/></StgValue>
</operation>

<operation id="1327" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:562  %p_val_assign_95 = fsub float %ac_23, %bd_23

]]></Node>
<StgValue><ssdm name="p_val_assign_95"/></StgValue>
</operation>

<operation id="1328" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:563  %p_val_assign_96 = fadd float %bc_23, %ad_23

]]></Node>
<StgValue><ssdm name="p_val_assign_96"/></StgValue>
</operation>

<operation id="1329" st_id="105" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:570  %ac_24 = fmul float %a_M_real12_load_1, %a_M_imag43_load_1

]]></Node>
<StgValue><ssdm name="ac_24"/></StgValue>
</operation>

<operation id="1330" st_id="105" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:571  %ad_24 = fmul float %a_M_real12_load_1, %b_M_imag_12_load_1

]]></Node>
<StgValue><ssdm name="ad_24"/></StgValue>
</operation>

<operation id="1331" st_id="105" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:572  %bd_24 = fmul float %a_M_imag43_load_1, %b_M_imag_12_load_1

]]></Node>
<StgValue><ssdm name="bd_24"/></StgValue>
</operation>

<operation id="1332" st_id="105" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:573  %bc_24 = fmul float %a_M_imag43_load_1, %b_M_real_12_load_1

]]></Node>
<StgValue><ssdm name="bc_24"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1333" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:34  %a_M_real13_addr = getelementptr [32 x float]* %a_M_real13, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real13_addr"/></StgValue>
</operation>

<operation id="1334" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:98  %a_M_imag44_addr = getelementptr [32 x float]* %a_M_imag44, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag44_addr"/></StgValue>
</operation>

<operation id="1335" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:164  %b_M_real_13_addr = getelementptr [32 x float]* %b_M_real_13, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_13_addr"/></StgValue>
</operation>

<operation id="1336" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:228  %b_M_imag_13_addr = getelementptr [32 x float]* %b_M_imag_13, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_13_addr"/></StgValue>
</operation>

<operation id="1337" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:564  %p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93

]]></Node>
<StgValue><ssdm name="p_val_assign_97"/></StgValue>
</operation>

<operation id="1338" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:565  %p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94

]]></Node>
<StgValue><ssdm name="p_val_assign_98"/></StgValue>
</operation>

<operation id="1339" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:574  %p_val_assign_99 = fsub float %ac_24, %bd_24

]]></Node>
<StgValue><ssdm name="p_val_assign_99"/></StgValue>
</operation>

<operation id="1340" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:575  %p_val_assign_100 = fadd float %bc_24, %ad_24

]]></Node>
<StgValue><ssdm name="p_val_assign_100"/></StgValue>
</operation>

<operation id="1341" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:578  %a_M_real13_load = load float* %a_M_real13_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real13_load"/></StgValue>
</operation>

<operation id="1342" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:579  %a_M_imag44_load = load float* %a_M_imag44_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag44_load"/></StgValue>
</operation>

<operation id="1343" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:580  %b_M_real_13_load = load float* %b_M_real_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_13_load"/></StgValue>
</operation>

<operation id="1344" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:581  %b_M_imag_13_load = load float* %b_M_imag_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_13_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1345" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:564  %p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93

]]></Node>
<StgValue><ssdm name="p_val_assign_97"/></StgValue>
</operation>

<operation id="1346" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:565  %p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94

]]></Node>
<StgValue><ssdm name="p_val_assign_98"/></StgValue>
</operation>

<operation id="1347" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:574  %p_val_assign_99 = fsub float %ac_24, %bd_24

]]></Node>
<StgValue><ssdm name="p_val_assign_99"/></StgValue>
</operation>

<operation id="1348" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:575  %p_val_assign_100 = fadd float %bc_24, %ad_24

]]></Node>
<StgValue><ssdm name="p_val_assign_100"/></StgValue>
</operation>

<operation id="1349" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:578  %a_M_real13_load = load float* %a_M_real13_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real13_load"/></StgValue>
</operation>

<operation id="1350" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:579  %a_M_imag44_load = load float* %a_M_imag44_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag44_load"/></StgValue>
</operation>

<operation id="1351" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:580  %b_M_real_13_load = load float* %b_M_real_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_13_load"/></StgValue>
</operation>

<operation id="1352" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:581  %b_M_imag_13_load = load float* %b_M_imag_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_13_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1353" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:564  %p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93

]]></Node>
<StgValue><ssdm name="p_val_assign_97"/></StgValue>
</operation>

<operation id="1354" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:565  %p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94

]]></Node>
<StgValue><ssdm name="p_val_assign_98"/></StgValue>
</operation>

<operation id="1355" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:574  %p_val_assign_99 = fsub float %ac_24, %bd_24

]]></Node>
<StgValue><ssdm name="p_val_assign_99"/></StgValue>
</operation>

<operation id="1356" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:575  %p_val_assign_100 = fadd float %bc_24, %ad_24

]]></Node>
<StgValue><ssdm name="p_val_assign_100"/></StgValue>
</operation>

<operation id="1357" st_id="108" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:582  %ac_25 = fmul float %a_M_real13_load, %a_M_imag44_load

]]></Node>
<StgValue><ssdm name="ac_25"/></StgValue>
</operation>

<operation id="1358" st_id="108" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:583  %ad_25 = fmul float %a_M_real13_load, %b_M_imag_13_load

]]></Node>
<StgValue><ssdm name="ad_25"/></StgValue>
</operation>

<operation id="1359" st_id="108" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:584  %bd_25 = fmul float %a_M_imag44_load, %b_M_imag_13_load

]]></Node>
<StgValue><ssdm name="bd_25"/></StgValue>
</operation>

<operation id="1360" st_id="108" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:585  %bc_25 = fmul float %a_M_imag44_load, %b_M_real_13_load

]]></Node>
<StgValue><ssdm name="bc_25"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1361" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:564  %p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93

]]></Node>
<StgValue><ssdm name="p_val_assign_97"/></StgValue>
</operation>

<operation id="1362" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:565  %p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94

]]></Node>
<StgValue><ssdm name="p_val_assign_98"/></StgValue>
</operation>

<operation id="1363" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:574  %p_val_assign_99 = fsub float %ac_24, %bd_24

]]></Node>
<StgValue><ssdm name="p_val_assign_99"/></StgValue>
</operation>

<operation id="1364" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:575  %p_val_assign_100 = fadd float %bc_24, %ad_24

]]></Node>
<StgValue><ssdm name="p_val_assign_100"/></StgValue>
</operation>

<operation id="1365" st_id="109" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:582  %ac_25 = fmul float %a_M_real13_load, %a_M_imag44_load

]]></Node>
<StgValue><ssdm name="ac_25"/></StgValue>
</operation>

<operation id="1366" st_id="109" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:583  %ad_25 = fmul float %a_M_real13_load, %b_M_imag_13_load

]]></Node>
<StgValue><ssdm name="ad_25"/></StgValue>
</operation>

<operation id="1367" st_id="109" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:584  %bd_25 = fmul float %a_M_imag44_load, %b_M_imag_13_load

]]></Node>
<StgValue><ssdm name="bd_25"/></StgValue>
</operation>

<operation id="1368" st_id="109" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:585  %bc_25 = fmul float %a_M_imag44_load, %b_M_real_13_load

]]></Node>
<StgValue><ssdm name="bc_25"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1369" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:35  %a_M_real13_addr_1 = getelementptr [32 x float]* %a_M_real13, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real13_addr_1"/></StgValue>
</operation>

<operation id="1370" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:99  %a_M_imag44_addr_1 = getelementptr [32 x float]* %a_M_imag44, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag44_addr_1"/></StgValue>
</operation>

<operation id="1371" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:165  %b_M_real_13_addr_1 = getelementptr [32 x float]* %b_M_real_13, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_13_addr_1"/></StgValue>
</operation>

<operation id="1372" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:229  %b_M_imag_13_addr_1 = getelementptr [32 x float]* %b_M_imag_13, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_13_addr_1"/></StgValue>
</operation>

<operation id="1373" st_id="110" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:576  %p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97

]]></Node>
<StgValue><ssdm name="p_val_assign_101"/></StgValue>
</operation>

<operation id="1374" st_id="110" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:577  %p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98

]]></Node>
<StgValue><ssdm name="p_val_assign_102"/></StgValue>
</operation>

<operation id="1375" st_id="110" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:586  %p_val_assign_103 = fsub float %ac_25, %bd_25

]]></Node>
<StgValue><ssdm name="p_val_assign_103"/></StgValue>
</operation>

<operation id="1376" st_id="110" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:587  %p_val_assign_104 = fadd float %bc_25, %ad_25

]]></Node>
<StgValue><ssdm name="p_val_assign_104"/></StgValue>
</operation>

<operation id="1377" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:590  %a_M_real13_load_1 = load float* %a_M_real13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real13_load_1"/></StgValue>
</operation>

<operation id="1378" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:591  %a_M_imag44_load_1 = load float* %a_M_imag44_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag44_load_1"/></StgValue>
</operation>

<operation id="1379" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:592  %b_M_real_13_load_1 = load float* %b_M_real_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_13_load_1"/></StgValue>
</operation>

<operation id="1380" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:593  %b_M_imag_13_load_1 = load float* %b_M_imag_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_13_load_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1381" st_id="111" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:576  %p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97

]]></Node>
<StgValue><ssdm name="p_val_assign_101"/></StgValue>
</operation>

<operation id="1382" st_id="111" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:577  %p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98

]]></Node>
<StgValue><ssdm name="p_val_assign_102"/></StgValue>
</operation>

<operation id="1383" st_id="111" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:586  %p_val_assign_103 = fsub float %ac_25, %bd_25

]]></Node>
<StgValue><ssdm name="p_val_assign_103"/></StgValue>
</operation>

<operation id="1384" st_id="111" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:587  %p_val_assign_104 = fadd float %bc_25, %ad_25

]]></Node>
<StgValue><ssdm name="p_val_assign_104"/></StgValue>
</operation>

<operation id="1385" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:590  %a_M_real13_load_1 = load float* %a_M_real13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real13_load_1"/></StgValue>
</operation>

<operation id="1386" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:591  %a_M_imag44_load_1 = load float* %a_M_imag44_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag44_load_1"/></StgValue>
</operation>

<operation id="1387" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:592  %b_M_real_13_load_1 = load float* %b_M_real_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_13_load_1"/></StgValue>
</operation>

<operation id="1388" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:593  %b_M_imag_13_load_1 = load float* %b_M_imag_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_13_load_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1389" st_id="112" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:576  %p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97

]]></Node>
<StgValue><ssdm name="p_val_assign_101"/></StgValue>
</operation>

<operation id="1390" st_id="112" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:577  %p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98

]]></Node>
<StgValue><ssdm name="p_val_assign_102"/></StgValue>
</operation>

<operation id="1391" st_id="112" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:586  %p_val_assign_103 = fsub float %ac_25, %bd_25

]]></Node>
<StgValue><ssdm name="p_val_assign_103"/></StgValue>
</operation>

<operation id="1392" st_id="112" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:587  %p_val_assign_104 = fadd float %bc_25, %ad_25

]]></Node>
<StgValue><ssdm name="p_val_assign_104"/></StgValue>
</operation>

<operation id="1393" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:594  %ac_26 = fmul float %a_M_real13_load_1, %a_M_imag44_load_1

]]></Node>
<StgValue><ssdm name="ac_26"/></StgValue>
</operation>

<operation id="1394" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:595  %ad_26 = fmul float %a_M_real13_load_1, %b_M_imag_13_load_1

]]></Node>
<StgValue><ssdm name="ad_26"/></StgValue>
</operation>

<operation id="1395" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:596  %bd_26 = fmul float %a_M_imag44_load_1, %b_M_imag_13_load_1

]]></Node>
<StgValue><ssdm name="bd_26"/></StgValue>
</operation>

<operation id="1396" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:597  %bc_26 = fmul float %a_M_imag44_load_1, %b_M_real_13_load_1

]]></Node>
<StgValue><ssdm name="bc_26"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1397" st_id="113" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:576  %p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97

]]></Node>
<StgValue><ssdm name="p_val_assign_101"/></StgValue>
</operation>

<operation id="1398" st_id="113" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:577  %p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98

]]></Node>
<StgValue><ssdm name="p_val_assign_102"/></StgValue>
</operation>

<operation id="1399" st_id="113" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:586  %p_val_assign_103 = fsub float %ac_25, %bd_25

]]></Node>
<StgValue><ssdm name="p_val_assign_103"/></StgValue>
</operation>

<operation id="1400" st_id="113" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:587  %p_val_assign_104 = fadd float %bc_25, %ad_25

]]></Node>
<StgValue><ssdm name="p_val_assign_104"/></StgValue>
</operation>

<operation id="1401" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:594  %ac_26 = fmul float %a_M_real13_load_1, %a_M_imag44_load_1

]]></Node>
<StgValue><ssdm name="ac_26"/></StgValue>
</operation>

<operation id="1402" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:595  %ad_26 = fmul float %a_M_real13_load_1, %b_M_imag_13_load_1

]]></Node>
<StgValue><ssdm name="ad_26"/></StgValue>
</operation>

<operation id="1403" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:596  %bd_26 = fmul float %a_M_imag44_load_1, %b_M_imag_13_load_1

]]></Node>
<StgValue><ssdm name="bd_26"/></StgValue>
</operation>

<operation id="1404" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:597  %bc_26 = fmul float %a_M_imag44_load_1, %b_M_real_13_load_1

]]></Node>
<StgValue><ssdm name="bc_26"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1405" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:36  %a_M_real14_addr = getelementptr [32 x float]* %a_M_real14, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real14_addr"/></StgValue>
</operation>

<operation id="1406" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:100  %a_M_imag45_addr = getelementptr [32 x float]* %a_M_imag45, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag45_addr"/></StgValue>
</operation>

<operation id="1407" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:166  %b_M_real_14_addr = getelementptr [32 x float]* %b_M_real_14, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_14_addr"/></StgValue>
</operation>

<operation id="1408" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:230  %b_M_imag_14_addr = getelementptr [32 x float]* %b_M_imag_14, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_14_addr"/></StgValue>
</operation>

<operation id="1409" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:588  %p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101

]]></Node>
<StgValue><ssdm name="p_val_assign_105"/></StgValue>
</operation>

<operation id="1410" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:589  %p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102

]]></Node>
<StgValue><ssdm name="p_val_assign_106"/></StgValue>
</operation>

<operation id="1411" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:598  %p_val_assign_107 = fsub float %ac_26, %bd_26

]]></Node>
<StgValue><ssdm name="p_val_assign_107"/></StgValue>
</operation>

<operation id="1412" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:599  %p_val_assign_108 = fadd float %bc_26, %ad_26

]]></Node>
<StgValue><ssdm name="p_val_assign_108"/></StgValue>
</operation>

<operation id="1413" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:602  %a_M_real14_load = load float* %a_M_real14_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real14_load"/></StgValue>
</operation>

<operation id="1414" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:603  %a_M_imag45_load = load float* %a_M_imag45_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag45_load"/></StgValue>
</operation>

<operation id="1415" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:604  %b_M_real_14_load = load float* %b_M_real_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_14_load"/></StgValue>
</operation>

<operation id="1416" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:605  %b_M_imag_14_load = load float* %b_M_imag_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_14_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1417" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:588  %p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101

]]></Node>
<StgValue><ssdm name="p_val_assign_105"/></StgValue>
</operation>

<operation id="1418" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:589  %p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102

]]></Node>
<StgValue><ssdm name="p_val_assign_106"/></StgValue>
</operation>

<operation id="1419" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:598  %p_val_assign_107 = fsub float %ac_26, %bd_26

]]></Node>
<StgValue><ssdm name="p_val_assign_107"/></StgValue>
</operation>

<operation id="1420" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:599  %p_val_assign_108 = fadd float %bc_26, %ad_26

]]></Node>
<StgValue><ssdm name="p_val_assign_108"/></StgValue>
</operation>

<operation id="1421" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:602  %a_M_real14_load = load float* %a_M_real14_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real14_load"/></StgValue>
</operation>

<operation id="1422" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:603  %a_M_imag45_load = load float* %a_M_imag45_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag45_load"/></StgValue>
</operation>

<operation id="1423" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:604  %b_M_real_14_load = load float* %b_M_real_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_14_load"/></StgValue>
</operation>

<operation id="1424" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:605  %b_M_imag_14_load = load float* %b_M_imag_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_14_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1425" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:588  %p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101

]]></Node>
<StgValue><ssdm name="p_val_assign_105"/></StgValue>
</operation>

<operation id="1426" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:589  %p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102

]]></Node>
<StgValue><ssdm name="p_val_assign_106"/></StgValue>
</operation>

<operation id="1427" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:598  %p_val_assign_107 = fsub float %ac_26, %bd_26

]]></Node>
<StgValue><ssdm name="p_val_assign_107"/></StgValue>
</operation>

<operation id="1428" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:599  %p_val_assign_108 = fadd float %bc_26, %ad_26

]]></Node>
<StgValue><ssdm name="p_val_assign_108"/></StgValue>
</operation>

<operation id="1429" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:606  %ac_27 = fmul float %a_M_real14_load, %a_M_imag45_load

]]></Node>
<StgValue><ssdm name="ac_27"/></StgValue>
</operation>

<operation id="1430" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:607  %ad_27 = fmul float %a_M_real14_load, %b_M_imag_14_load

]]></Node>
<StgValue><ssdm name="ad_27"/></StgValue>
</operation>

<operation id="1431" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:608  %bd_27 = fmul float %a_M_imag45_load, %b_M_imag_14_load

]]></Node>
<StgValue><ssdm name="bd_27"/></StgValue>
</operation>

<operation id="1432" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:609  %bc_27 = fmul float %a_M_imag45_load, %b_M_real_14_load

]]></Node>
<StgValue><ssdm name="bc_27"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1433" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:588  %p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101

]]></Node>
<StgValue><ssdm name="p_val_assign_105"/></StgValue>
</operation>

<operation id="1434" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:589  %p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102

]]></Node>
<StgValue><ssdm name="p_val_assign_106"/></StgValue>
</operation>

<operation id="1435" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:598  %p_val_assign_107 = fsub float %ac_26, %bd_26

]]></Node>
<StgValue><ssdm name="p_val_assign_107"/></StgValue>
</operation>

<operation id="1436" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:599  %p_val_assign_108 = fadd float %bc_26, %ad_26

]]></Node>
<StgValue><ssdm name="p_val_assign_108"/></StgValue>
</operation>

<operation id="1437" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:606  %ac_27 = fmul float %a_M_real14_load, %a_M_imag45_load

]]></Node>
<StgValue><ssdm name="ac_27"/></StgValue>
</operation>

<operation id="1438" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:607  %ad_27 = fmul float %a_M_real14_load, %b_M_imag_14_load

]]></Node>
<StgValue><ssdm name="ad_27"/></StgValue>
</operation>

<operation id="1439" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:608  %bd_27 = fmul float %a_M_imag45_load, %b_M_imag_14_load

]]></Node>
<StgValue><ssdm name="bd_27"/></StgValue>
</operation>

<operation id="1440" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:609  %bc_27 = fmul float %a_M_imag45_load, %b_M_real_14_load

]]></Node>
<StgValue><ssdm name="bc_27"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1441" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:37  %a_M_real14_addr_1 = getelementptr [32 x float]* %a_M_real14, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real14_addr_1"/></StgValue>
</operation>

<operation id="1442" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:101  %a_M_imag45_addr_1 = getelementptr [32 x float]* %a_M_imag45, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag45_addr_1"/></StgValue>
</operation>

<operation id="1443" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:167  %b_M_real_14_addr_1 = getelementptr [32 x float]* %b_M_real_14, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_14_addr_1"/></StgValue>
</operation>

<operation id="1444" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:231  %b_M_imag_14_addr_1 = getelementptr [32 x float]* %b_M_imag_14, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_14_addr_1"/></StgValue>
</operation>

<operation id="1445" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:600  %p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105

]]></Node>
<StgValue><ssdm name="p_val_assign_109"/></StgValue>
</operation>

<operation id="1446" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:601  %p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106

]]></Node>
<StgValue><ssdm name="p_val_assign_110"/></StgValue>
</operation>

<operation id="1447" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:610  %p_val_assign_111 = fsub float %ac_27, %bd_27

]]></Node>
<StgValue><ssdm name="p_val_assign_111"/></StgValue>
</operation>

<operation id="1448" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:611  %p_val_assign_112 = fadd float %bc_27, %ad_27

]]></Node>
<StgValue><ssdm name="p_val_assign_112"/></StgValue>
</operation>

<operation id="1449" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:614  %a_M_real14_load_1 = load float* %a_M_real14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real14_load_1"/></StgValue>
</operation>

<operation id="1450" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:615  %a_M_imag45_load_1 = load float* %a_M_imag45_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag45_load_1"/></StgValue>
</operation>

<operation id="1451" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:616  %b_M_real_14_load_1 = load float* %b_M_real_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_14_load_1"/></StgValue>
</operation>

<operation id="1452" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:617  %b_M_imag_14_load_1 = load float* %b_M_imag_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_14_load_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1453" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:600  %p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105

]]></Node>
<StgValue><ssdm name="p_val_assign_109"/></StgValue>
</operation>

<operation id="1454" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:601  %p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106

]]></Node>
<StgValue><ssdm name="p_val_assign_110"/></StgValue>
</operation>

<operation id="1455" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:610  %p_val_assign_111 = fsub float %ac_27, %bd_27

]]></Node>
<StgValue><ssdm name="p_val_assign_111"/></StgValue>
</operation>

<operation id="1456" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:611  %p_val_assign_112 = fadd float %bc_27, %ad_27

]]></Node>
<StgValue><ssdm name="p_val_assign_112"/></StgValue>
</operation>

<operation id="1457" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:614  %a_M_real14_load_1 = load float* %a_M_real14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real14_load_1"/></StgValue>
</operation>

<operation id="1458" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:615  %a_M_imag45_load_1 = load float* %a_M_imag45_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag45_load_1"/></StgValue>
</operation>

<operation id="1459" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:616  %b_M_real_14_load_1 = load float* %b_M_real_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_14_load_1"/></StgValue>
</operation>

<operation id="1460" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:617  %b_M_imag_14_load_1 = load float* %b_M_imag_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_14_load_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1461" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:600  %p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105

]]></Node>
<StgValue><ssdm name="p_val_assign_109"/></StgValue>
</operation>

<operation id="1462" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:601  %p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106

]]></Node>
<StgValue><ssdm name="p_val_assign_110"/></StgValue>
</operation>

<operation id="1463" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:610  %p_val_assign_111 = fsub float %ac_27, %bd_27

]]></Node>
<StgValue><ssdm name="p_val_assign_111"/></StgValue>
</operation>

<operation id="1464" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:611  %p_val_assign_112 = fadd float %bc_27, %ad_27

]]></Node>
<StgValue><ssdm name="p_val_assign_112"/></StgValue>
</operation>

<operation id="1465" st_id="120" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:618  %ac_28 = fmul float %a_M_real14_load_1, %a_M_imag45_load_1

]]></Node>
<StgValue><ssdm name="ac_28"/></StgValue>
</operation>

<operation id="1466" st_id="120" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:619  %ad_28 = fmul float %a_M_real14_load_1, %b_M_imag_14_load_1

]]></Node>
<StgValue><ssdm name="ad_28"/></StgValue>
</operation>

<operation id="1467" st_id="120" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:620  %bd_28 = fmul float %a_M_imag45_load_1, %b_M_imag_14_load_1

]]></Node>
<StgValue><ssdm name="bd_28"/></StgValue>
</operation>

<operation id="1468" st_id="120" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:621  %bc_28 = fmul float %a_M_imag45_load_1, %b_M_real_14_load_1

]]></Node>
<StgValue><ssdm name="bc_28"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1469" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:600  %p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105

]]></Node>
<StgValue><ssdm name="p_val_assign_109"/></StgValue>
</operation>

<operation id="1470" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:601  %p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106

]]></Node>
<StgValue><ssdm name="p_val_assign_110"/></StgValue>
</operation>

<operation id="1471" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:610  %p_val_assign_111 = fsub float %ac_27, %bd_27

]]></Node>
<StgValue><ssdm name="p_val_assign_111"/></StgValue>
</operation>

<operation id="1472" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:611  %p_val_assign_112 = fadd float %bc_27, %ad_27

]]></Node>
<StgValue><ssdm name="p_val_assign_112"/></StgValue>
</operation>

<operation id="1473" st_id="121" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:618  %ac_28 = fmul float %a_M_real14_load_1, %a_M_imag45_load_1

]]></Node>
<StgValue><ssdm name="ac_28"/></StgValue>
</operation>

<operation id="1474" st_id="121" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:619  %ad_28 = fmul float %a_M_real14_load_1, %b_M_imag_14_load_1

]]></Node>
<StgValue><ssdm name="ad_28"/></StgValue>
</operation>

<operation id="1475" st_id="121" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:620  %bd_28 = fmul float %a_M_imag45_load_1, %b_M_imag_14_load_1

]]></Node>
<StgValue><ssdm name="bd_28"/></StgValue>
</operation>

<operation id="1476" st_id="121" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:621  %bc_28 = fmul float %a_M_imag45_load_1, %b_M_real_14_load_1

]]></Node>
<StgValue><ssdm name="bc_28"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1477" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:38  %a_M_real15_addr = getelementptr [32 x float]* %a_M_real15, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real15_addr"/></StgValue>
</operation>

<operation id="1478" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:102  %a_M_imag46_addr = getelementptr [32 x float]* %a_M_imag46, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag46_addr"/></StgValue>
</operation>

<operation id="1479" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:168  %b_M_real_15_addr = getelementptr [32 x float]* %b_M_real_15, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_15_addr"/></StgValue>
</operation>

<operation id="1480" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:232  %b_M_imag_15_addr = getelementptr [32 x float]* %b_M_imag_15, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_15_addr"/></StgValue>
</operation>

<operation id="1481" st_id="122" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:612  %p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109

]]></Node>
<StgValue><ssdm name="p_val_assign_113"/></StgValue>
</operation>

<operation id="1482" st_id="122" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:613  %p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110

]]></Node>
<StgValue><ssdm name="p_val_assign_114"/></StgValue>
</operation>

<operation id="1483" st_id="122" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:622  %p_val_assign_115 = fsub float %ac_28, %bd_28

]]></Node>
<StgValue><ssdm name="p_val_assign_115"/></StgValue>
</operation>

<operation id="1484" st_id="122" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:623  %p_val_assign_116 = fadd float %bc_28, %ad_28

]]></Node>
<StgValue><ssdm name="p_val_assign_116"/></StgValue>
</operation>

<operation id="1485" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:626  %a_M_real15_load = load float* %a_M_real15_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real15_load"/></StgValue>
</operation>

<operation id="1486" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:627  %a_M_imag46_load = load float* %a_M_imag46_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag46_load"/></StgValue>
</operation>

<operation id="1487" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:628  %b_M_real_15_load = load float* %b_M_real_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_15_load"/></StgValue>
</operation>

<operation id="1488" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:629  %b_M_imag_15_load = load float* %b_M_imag_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_15_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1489" st_id="123" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:612  %p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109

]]></Node>
<StgValue><ssdm name="p_val_assign_113"/></StgValue>
</operation>

<operation id="1490" st_id="123" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:613  %p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110

]]></Node>
<StgValue><ssdm name="p_val_assign_114"/></StgValue>
</operation>

<operation id="1491" st_id="123" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:622  %p_val_assign_115 = fsub float %ac_28, %bd_28

]]></Node>
<StgValue><ssdm name="p_val_assign_115"/></StgValue>
</operation>

<operation id="1492" st_id="123" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:623  %p_val_assign_116 = fadd float %bc_28, %ad_28

]]></Node>
<StgValue><ssdm name="p_val_assign_116"/></StgValue>
</operation>

<operation id="1493" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:626  %a_M_real15_load = load float* %a_M_real15_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real15_load"/></StgValue>
</operation>

<operation id="1494" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:627  %a_M_imag46_load = load float* %a_M_imag46_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag46_load"/></StgValue>
</operation>

<operation id="1495" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:628  %b_M_real_15_load = load float* %b_M_real_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_15_load"/></StgValue>
</operation>

<operation id="1496" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:629  %b_M_imag_15_load = load float* %b_M_imag_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_15_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1497" st_id="124" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:612  %p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109

]]></Node>
<StgValue><ssdm name="p_val_assign_113"/></StgValue>
</operation>

<operation id="1498" st_id="124" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:613  %p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110

]]></Node>
<StgValue><ssdm name="p_val_assign_114"/></StgValue>
</operation>

<operation id="1499" st_id="124" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:622  %p_val_assign_115 = fsub float %ac_28, %bd_28

]]></Node>
<StgValue><ssdm name="p_val_assign_115"/></StgValue>
</operation>

<operation id="1500" st_id="124" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:623  %p_val_assign_116 = fadd float %bc_28, %ad_28

]]></Node>
<StgValue><ssdm name="p_val_assign_116"/></StgValue>
</operation>

<operation id="1501" st_id="124" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:630  %ac_29 = fmul float %a_M_real15_load, %a_M_imag46_load

]]></Node>
<StgValue><ssdm name="ac_29"/></StgValue>
</operation>

<operation id="1502" st_id="124" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:631  %ad_29 = fmul float %a_M_real15_load, %b_M_imag_15_load

]]></Node>
<StgValue><ssdm name="ad_29"/></StgValue>
</operation>

<operation id="1503" st_id="124" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:632  %bd_29 = fmul float %a_M_imag46_load, %b_M_imag_15_load

]]></Node>
<StgValue><ssdm name="bd_29"/></StgValue>
</operation>

<operation id="1504" st_id="124" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:633  %bc_29 = fmul float %a_M_imag46_load, %b_M_real_15_load

]]></Node>
<StgValue><ssdm name="bc_29"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1505" st_id="125" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:612  %p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109

]]></Node>
<StgValue><ssdm name="p_val_assign_113"/></StgValue>
</operation>

<operation id="1506" st_id="125" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:613  %p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110

]]></Node>
<StgValue><ssdm name="p_val_assign_114"/></StgValue>
</operation>

<operation id="1507" st_id="125" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:622  %p_val_assign_115 = fsub float %ac_28, %bd_28

]]></Node>
<StgValue><ssdm name="p_val_assign_115"/></StgValue>
</operation>

<operation id="1508" st_id="125" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:623  %p_val_assign_116 = fadd float %bc_28, %ad_28

]]></Node>
<StgValue><ssdm name="p_val_assign_116"/></StgValue>
</operation>

<operation id="1509" st_id="125" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:630  %ac_29 = fmul float %a_M_real15_load, %a_M_imag46_load

]]></Node>
<StgValue><ssdm name="ac_29"/></StgValue>
</operation>

<operation id="1510" st_id="125" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:631  %ad_29 = fmul float %a_M_real15_load, %b_M_imag_15_load

]]></Node>
<StgValue><ssdm name="ad_29"/></StgValue>
</operation>

<operation id="1511" st_id="125" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:632  %bd_29 = fmul float %a_M_imag46_load, %b_M_imag_15_load

]]></Node>
<StgValue><ssdm name="bd_29"/></StgValue>
</operation>

<operation id="1512" st_id="125" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:633  %bc_29 = fmul float %a_M_imag46_load, %b_M_real_15_load

]]></Node>
<StgValue><ssdm name="bc_29"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1513" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:39  %a_M_real15_addr_1 = getelementptr [32 x float]* %a_M_real15, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real15_addr_1"/></StgValue>
</operation>

<operation id="1514" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:103  %a_M_imag46_addr_1 = getelementptr [32 x float]* %a_M_imag46, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag46_addr_1"/></StgValue>
</operation>

<operation id="1515" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:169  %b_M_real_15_addr_1 = getelementptr [32 x float]* %b_M_real_15, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_15_addr_1"/></StgValue>
</operation>

<operation id="1516" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:233  %b_M_imag_15_addr_1 = getelementptr [32 x float]* %b_M_imag_15, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_15_addr_1"/></StgValue>
</operation>

<operation id="1517" st_id="126" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:624  %p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113

]]></Node>
<StgValue><ssdm name="p_val_assign_117"/></StgValue>
</operation>

<operation id="1518" st_id="126" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:625  %p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114

]]></Node>
<StgValue><ssdm name="p_val_assign_118"/></StgValue>
</operation>

<operation id="1519" st_id="126" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:634  %p_val_assign_119 = fsub float %ac_29, %bd_29

]]></Node>
<StgValue><ssdm name="p_val_assign_119"/></StgValue>
</operation>

<operation id="1520" st_id="126" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:635  %p_val_assign_120 = fadd float %bc_29, %ad_29

]]></Node>
<StgValue><ssdm name="p_val_assign_120"/></StgValue>
</operation>

<operation id="1521" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:638  %a_M_real15_load_1 = load float* %a_M_real15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real15_load_1"/></StgValue>
</operation>

<operation id="1522" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:639  %a_M_imag46_load_1 = load float* %a_M_imag46_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag46_load_1"/></StgValue>
</operation>

<operation id="1523" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:640  %b_M_real_15_load_1 = load float* %b_M_real_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_15_load_1"/></StgValue>
</operation>

<operation id="1524" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:641  %b_M_imag_15_load_1 = load float* %b_M_imag_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_15_load_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1525" st_id="127" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:624  %p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113

]]></Node>
<StgValue><ssdm name="p_val_assign_117"/></StgValue>
</operation>

<operation id="1526" st_id="127" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:625  %p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114

]]></Node>
<StgValue><ssdm name="p_val_assign_118"/></StgValue>
</operation>

<operation id="1527" st_id="127" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:634  %p_val_assign_119 = fsub float %ac_29, %bd_29

]]></Node>
<StgValue><ssdm name="p_val_assign_119"/></StgValue>
</operation>

<operation id="1528" st_id="127" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:635  %p_val_assign_120 = fadd float %bc_29, %ad_29

]]></Node>
<StgValue><ssdm name="p_val_assign_120"/></StgValue>
</operation>

<operation id="1529" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:638  %a_M_real15_load_1 = load float* %a_M_real15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real15_load_1"/></StgValue>
</operation>

<operation id="1530" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:639  %a_M_imag46_load_1 = load float* %a_M_imag46_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag46_load_1"/></StgValue>
</operation>

<operation id="1531" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:640  %b_M_real_15_load_1 = load float* %b_M_real_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_15_load_1"/></StgValue>
</operation>

<operation id="1532" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:641  %b_M_imag_15_load_1 = load float* %b_M_imag_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_15_load_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1533" st_id="128" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:624  %p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113

]]></Node>
<StgValue><ssdm name="p_val_assign_117"/></StgValue>
</operation>

<operation id="1534" st_id="128" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:625  %p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114

]]></Node>
<StgValue><ssdm name="p_val_assign_118"/></StgValue>
</operation>

<operation id="1535" st_id="128" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:634  %p_val_assign_119 = fsub float %ac_29, %bd_29

]]></Node>
<StgValue><ssdm name="p_val_assign_119"/></StgValue>
</operation>

<operation id="1536" st_id="128" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:635  %p_val_assign_120 = fadd float %bc_29, %ad_29

]]></Node>
<StgValue><ssdm name="p_val_assign_120"/></StgValue>
</operation>

<operation id="1537" st_id="128" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:642  %ac_30 = fmul float %a_M_real15_load_1, %a_M_imag46_load_1

]]></Node>
<StgValue><ssdm name="ac_30"/></StgValue>
</operation>

<operation id="1538" st_id="128" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:643  %ad_30 = fmul float %a_M_real15_load_1, %b_M_imag_15_load_1

]]></Node>
<StgValue><ssdm name="ad_30"/></StgValue>
</operation>

<operation id="1539" st_id="128" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:644  %bd_30 = fmul float %a_M_imag46_load_1, %b_M_imag_15_load_1

]]></Node>
<StgValue><ssdm name="bd_30"/></StgValue>
</operation>

<operation id="1540" st_id="128" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:645  %bc_30 = fmul float %a_M_imag46_load_1, %b_M_real_15_load_1

]]></Node>
<StgValue><ssdm name="bc_30"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1541" st_id="129" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:624  %p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113

]]></Node>
<StgValue><ssdm name="p_val_assign_117"/></StgValue>
</operation>

<operation id="1542" st_id="129" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:625  %p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114

]]></Node>
<StgValue><ssdm name="p_val_assign_118"/></StgValue>
</operation>

<operation id="1543" st_id="129" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:634  %p_val_assign_119 = fsub float %ac_29, %bd_29

]]></Node>
<StgValue><ssdm name="p_val_assign_119"/></StgValue>
</operation>

<operation id="1544" st_id="129" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:635  %p_val_assign_120 = fadd float %bc_29, %ad_29

]]></Node>
<StgValue><ssdm name="p_val_assign_120"/></StgValue>
</operation>

<operation id="1545" st_id="129" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:642  %ac_30 = fmul float %a_M_real15_load_1, %a_M_imag46_load_1

]]></Node>
<StgValue><ssdm name="ac_30"/></StgValue>
</operation>

<operation id="1546" st_id="129" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:643  %ad_30 = fmul float %a_M_real15_load_1, %b_M_imag_15_load_1

]]></Node>
<StgValue><ssdm name="ad_30"/></StgValue>
</operation>

<operation id="1547" st_id="129" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:644  %bd_30 = fmul float %a_M_imag46_load_1, %b_M_imag_15_load_1

]]></Node>
<StgValue><ssdm name="bd_30"/></StgValue>
</operation>

<operation id="1548" st_id="129" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:645  %bc_30 = fmul float %a_M_imag46_load_1, %b_M_real_15_load_1

]]></Node>
<StgValue><ssdm name="bc_30"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1549" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:40  %a_M_real16_addr = getelementptr [32 x float]* %a_M_real16, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real16_addr"/></StgValue>
</operation>

<operation id="1550" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:104  %a_M_imag47_addr = getelementptr [32 x float]* %a_M_imag47, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag47_addr"/></StgValue>
</operation>

<operation id="1551" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:170  %b_M_real_16_addr = getelementptr [32 x float]* %b_M_real_16, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_16_addr"/></StgValue>
</operation>

<operation id="1552" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:234  %b_M_imag_16_addr = getelementptr [32 x float]* %b_M_imag_16, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_16_addr"/></StgValue>
</operation>

<operation id="1553" st_id="130" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:636  %p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117

]]></Node>
<StgValue><ssdm name="p_val_assign_121"/></StgValue>
</operation>

<operation id="1554" st_id="130" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:637  %p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118

]]></Node>
<StgValue><ssdm name="p_val_assign_122"/></StgValue>
</operation>

<operation id="1555" st_id="130" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:646  %p_val_assign_123 = fsub float %ac_30, %bd_30

]]></Node>
<StgValue><ssdm name="p_val_assign_123"/></StgValue>
</operation>

<operation id="1556" st_id="130" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:647  %p_val_assign_124 = fadd float %bc_30, %ad_30

]]></Node>
<StgValue><ssdm name="p_val_assign_124"/></StgValue>
</operation>

<operation id="1557" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:650  %a_M_real16_load = load float* %a_M_real16_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real16_load"/></StgValue>
</operation>

<operation id="1558" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:651  %a_M_imag47_load = load float* %a_M_imag47_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag47_load"/></StgValue>
</operation>

<operation id="1559" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:652  %b_M_real_16_load = load float* %b_M_real_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_16_load"/></StgValue>
</operation>

<operation id="1560" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:653  %b_M_imag_16_load = load float* %b_M_imag_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_16_load"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1561" st_id="131" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:636  %p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117

]]></Node>
<StgValue><ssdm name="p_val_assign_121"/></StgValue>
</operation>

<operation id="1562" st_id="131" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:637  %p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118

]]></Node>
<StgValue><ssdm name="p_val_assign_122"/></StgValue>
</operation>

<operation id="1563" st_id="131" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:646  %p_val_assign_123 = fsub float %ac_30, %bd_30

]]></Node>
<StgValue><ssdm name="p_val_assign_123"/></StgValue>
</operation>

<operation id="1564" st_id="131" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:647  %p_val_assign_124 = fadd float %bc_30, %ad_30

]]></Node>
<StgValue><ssdm name="p_val_assign_124"/></StgValue>
</operation>

<operation id="1565" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:650  %a_M_real16_load = load float* %a_M_real16_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real16_load"/></StgValue>
</operation>

<operation id="1566" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:651  %a_M_imag47_load = load float* %a_M_imag47_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag47_load"/></StgValue>
</operation>

<operation id="1567" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:652  %b_M_real_16_load = load float* %b_M_real_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_16_load"/></StgValue>
</operation>

<operation id="1568" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:653  %b_M_imag_16_load = load float* %b_M_imag_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_16_load"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1569" st_id="132" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:636  %p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117

]]></Node>
<StgValue><ssdm name="p_val_assign_121"/></StgValue>
</operation>

<operation id="1570" st_id="132" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:637  %p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118

]]></Node>
<StgValue><ssdm name="p_val_assign_122"/></StgValue>
</operation>

<operation id="1571" st_id="132" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:646  %p_val_assign_123 = fsub float %ac_30, %bd_30

]]></Node>
<StgValue><ssdm name="p_val_assign_123"/></StgValue>
</operation>

<operation id="1572" st_id="132" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:647  %p_val_assign_124 = fadd float %bc_30, %ad_30

]]></Node>
<StgValue><ssdm name="p_val_assign_124"/></StgValue>
</operation>

<operation id="1573" st_id="132" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:654  %ac_31 = fmul float %a_M_real16_load, %a_M_imag47_load

]]></Node>
<StgValue><ssdm name="ac_31"/></StgValue>
</operation>

<operation id="1574" st_id="132" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:655  %ad_31 = fmul float %a_M_real16_load, %b_M_imag_16_load

]]></Node>
<StgValue><ssdm name="ad_31"/></StgValue>
</operation>

<operation id="1575" st_id="132" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:656  %bd_31 = fmul float %a_M_imag47_load, %b_M_imag_16_load

]]></Node>
<StgValue><ssdm name="bd_31"/></StgValue>
</operation>

<operation id="1576" st_id="132" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:657  %bc_31 = fmul float %a_M_imag47_load, %b_M_real_16_load

]]></Node>
<StgValue><ssdm name="bc_31"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1577" st_id="133" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:636  %p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117

]]></Node>
<StgValue><ssdm name="p_val_assign_121"/></StgValue>
</operation>

<operation id="1578" st_id="133" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:637  %p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118

]]></Node>
<StgValue><ssdm name="p_val_assign_122"/></StgValue>
</operation>

<operation id="1579" st_id="133" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:646  %p_val_assign_123 = fsub float %ac_30, %bd_30

]]></Node>
<StgValue><ssdm name="p_val_assign_123"/></StgValue>
</operation>

<operation id="1580" st_id="133" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:647  %p_val_assign_124 = fadd float %bc_30, %ad_30

]]></Node>
<StgValue><ssdm name="p_val_assign_124"/></StgValue>
</operation>

<operation id="1581" st_id="133" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:654  %ac_31 = fmul float %a_M_real16_load, %a_M_imag47_load

]]></Node>
<StgValue><ssdm name="ac_31"/></StgValue>
</operation>

<operation id="1582" st_id="133" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:655  %ad_31 = fmul float %a_M_real16_load, %b_M_imag_16_load

]]></Node>
<StgValue><ssdm name="ad_31"/></StgValue>
</operation>

<operation id="1583" st_id="133" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:656  %bd_31 = fmul float %a_M_imag47_load, %b_M_imag_16_load

]]></Node>
<StgValue><ssdm name="bd_31"/></StgValue>
</operation>

<operation id="1584" st_id="133" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:657  %bc_31 = fmul float %a_M_imag47_load, %b_M_real_16_load

]]></Node>
<StgValue><ssdm name="bc_31"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1585" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:41  %a_M_real16_addr_1 = getelementptr [32 x float]* %a_M_real16, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real16_addr_1"/></StgValue>
</operation>

<operation id="1586" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:105  %a_M_imag47_addr_1 = getelementptr [32 x float]* %a_M_imag47, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag47_addr_1"/></StgValue>
</operation>

<operation id="1587" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:171  %b_M_real_16_addr_1 = getelementptr [32 x float]* %b_M_real_16, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_16_addr_1"/></StgValue>
</operation>

<operation id="1588" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:235  %b_M_imag_16_addr_1 = getelementptr [32 x float]* %b_M_imag_16, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_16_addr_1"/></StgValue>
</operation>

<operation id="1589" st_id="134" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:648  %p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121

]]></Node>
<StgValue><ssdm name="p_val_assign_125"/></StgValue>
</operation>

<operation id="1590" st_id="134" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:649  %p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122

]]></Node>
<StgValue><ssdm name="p_val_assign_126"/></StgValue>
</operation>

<operation id="1591" st_id="134" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:658  %p_val_assign_127 = fsub float %ac_31, %bd_31

]]></Node>
<StgValue><ssdm name="p_val_assign_127"/></StgValue>
</operation>

<operation id="1592" st_id="134" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:659  %p_val_assign_128 = fadd float %bc_31, %ad_31

]]></Node>
<StgValue><ssdm name="p_val_assign_128"/></StgValue>
</operation>

<operation id="1593" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:662  %a_M_real16_load_1 = load float* %a_M_real16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real16_load_1"/></StgValue>
</operation>

<operation id="1594" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:663  %a_M_imag47_load_1 = load float* %a_M_imag47_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag47_load_1"/></StgValue>
</operation>

<operation id="1595" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:664  %b_M_real_16_load_1 = load float* %b_M_real_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_16_load_1"/></StgValue>
</operation>

<operation id="1596" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:665  %b_M_imag_16_load_1 = load float* %b_M_imag_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_16_load_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1597" st_id="135" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:648  %p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121

]]></Node>
<StgValue><ssdm name="p_val_assign_125"/></StgValue>
</operation>

<operation id="1598" st_id="135" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:649  %p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122

]]></Node>
<StgValue><ssdm name="p_val_assign_126"/></StgValue>
</operation>

<operation id="1599" st_id="135" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:658  %p_val_assign_127 = fsub float %ac_31, %bd_31

]]></Node>
<StgValue><ssdm name="p_val_assign_127"/></StgValue>
</operation>

<operation id="1600" st_id="135" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:659  %p_val_assign_128 = fadd float %bc_31, %ad_31

]]></Node>
<StgValue><ssdm name="p_val_assign_128"/></StgValue>
</operation>

<operation id="1601" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:662  %a_M_real16_load_1 = load float* %a_M_real16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real16_load_1"/></StgValue>
</operation>

<operation id="1602" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:663  %a_M_imag47_load_1 = load float* %a_M_imag47_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag47_load_1"/></StgValue>
</operation>

<operation id="1603" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:664  %b_M_real_16_load_1 = load float* %b_M_real_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_16_load_1"/></StgValue>
</operation>

<operation id="1604" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:665  %b_M_imag_16_load_1 = load float* %b_M_imag_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_16_load_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1605" st_id="136" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:648  %p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121

]]></Node>
<StgValue><ssdm name="p_val_assign_125"/></StgValue>
</operation>

<operation id="1606" st_id="136" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:649  %p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122

]]></Node>
<StgValue><ssdm name="p_val_assign_126"/></StgValue>
</operation>

<operation id="1607" st_id="136" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:658  %p_val_assign_127 = fsub float %ac_31, %bd_31

]]></Node>
<StgValue><ssdm name="p_val_assign_127"/></StgValue>
</operation>

<operation id="1608" st_id="136" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:659  %p_val_assign_128 = fadd float %bc_31, %ad_31

]]></Node>
<StgValue><ssdm name="p_val_assign_128"/></StgValue>
</operation>

<operation id="1609" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:666  %ac_32 = fmul float %a_M_real16_load_1, %a_M_imag47_load_1

]]></Node>
<StgValue><ssdm name="ac_32"/></StgValue>
</operation>

<operation id="1610" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:667  %ad_32 = fmul float %a_M_real16_load_1, %b_M_imag_16_load_1

]]></Node>
<StgValue><ssdm name="ad_32"/></StgValue>
</operation>

<operation id="1611" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:668  %bd_32 = fmul float %a_M_imag47_load_1, %b_M_imag_16_load_1

]]></Node>
<StgValue><ssdm name="bd_32"/></StgValue>
</operation>

<operation id="1612" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:669  %bc_32 = fmul float %a_M_imag47_load_1, %b_M_real_16_load_1

]]></Node>
<StgValue><ssdm name="bc_32"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1613" st_id="137" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:648  %p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121

]]></Node>
<StgValue><ssdm name="p_val_assign_125"/></StgValue>
</operation>

<operation id="1614" st_id="137" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:649  %p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122

]]></Node>
<StgValue><ssdm name="p_val_assign_126"/></StgValue>
</operation>

<operation id="1615" st_id="137" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:658  %p_val_assign_127 = fsub float %ac_31, %bd_31

]]></Node>
<StgValue><ssdm name="p_val_assign_127"/></StgValue>
</operation>

<operation id="1616" st_id="137" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:659  %p_val_assign_128 = fadd float %bc_31, %ad_31

]]></Node>
<StgValue><ssdm name="p_val_assign_128"/></StgValue>
</operation>

<operation id="1617" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:666  %ac_32 = fmul float %a_M_real16_load_1, %a_M_imag47_load_1

]]></Node>
<StgValue><ssdm name="ac_32"/></StgValue>
</operation>

<operation id="1618" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:667  %ad_32 = fmul float %a_M_real16_load_1, %b_M_imag_16_load_1

]]></Node>
<StgValue><ssdm name="ad_32"/></StgValue>
</operation>

<operation id="1619" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:668  %bd_32 = fmul float %a_M_imag47_load_1, %b_M_imag_16_load_1

]]></Node>
<StgValue><ssdm name="bd_32"/></StgValue>
</operation>

<operation id="1620" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:669  %bc_32 = fmul float %a_M_imag47_load_1, %b_M_real_16_load_1

]]></Node>
<StgValue><ssdm name="bc_32"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1621" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:42  %a_M_real17_addr = getelementptr [32 x float]* %a_M_real17, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real17_addr"/></StgValue>
</operation>

<operation id="1622" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:106  %a_M_imag48_addr = getelementptr [32 x float]* %a_M_imag48, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag48_addr"/></StgValue>
</operation>

<operation id="1623" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:172  %b_M_real_17_addr = getelementptr [32 x float]* %b_M_real_17, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_17_addr"/></StgValue>
</operation>

<operation id="1624" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:236  %b_M_imag_17_addr = getelementptr [32 x float]* %b_M_imag_17, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_17_addr"/></StgValue>
</operation>

<operation id="1625" st_id="138" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:660  %p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125

]]></Node>
<StgValue><ssdm name="p_val_assign_129"/></StgValue>
</operation>

<operation id="1626" st_id="138" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:661  %p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126

]]></Node>
<StgValue><ssdm name="p_val_assign_130"/></StgValue>
</operation>

<operation id="1627" st_id="138" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:670  %p_val_assign_131 = fsub float %ac_32, %bd_32

]]></Node>
<StgValue><ssdm name="p_val_assign_131"/></StgValue>
</operation>

<operation id="1628" st_id="138" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:671  %p_val_assign_132 = fadd float %bc_32, %ad_32

]]></Node>
<StgValue><ssdm name="p_val_assign_132"/></StgValue>
</operation>

<operation id="1629" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:674  %a_M_real17_load = load float* %a_M_real17_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real17_load"/></StgValue>
</operation>

<operation id="1630" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:675  %a_M_imag48_load = load float* %a_M_imag48_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag48_load"/></StgValue>
</operation>

<operation id="1631" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:676  %b_M_real_17_load = load float* %b_M_real_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_17_load"/></StgValue>
</operation>

<operation id="1632" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:677  %b_M_imag_17_load = load float* %b_M_imag_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_17_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1633" st_id="139" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:660  %p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125

]]></Node>
<StgValue><ssdm name="p_val_assign_129"/></StgValue>
</operation>

<operation id="1634" st_id="139" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:661  %p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126

]]></Node>
<StgValue><ssdm name="p_val_assign_130"/></StgValue>
</operation>

<operation id="1635" st_id="139" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:670  %p_val_assign_131 = fsub float %ac_32, %bd_32

]]></Node>
<StgValue><ssdm name="p_val_assign_131"/></StgValue>
</operation>

<operation id="1636" st_id="139" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:671  %p_val_assign_132 = fadd float %bc_32, %ad_32

]]></Node>
<StgValue><ssdm name="p_val_assign_132"/></StgValue>
</operation>

<operation id="1637" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:674  %a_M_real17_load = load float* %a_M_real17_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real17_load"/></StgValue>
</operation>

<operation id="1638" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:675  %a_M_imag48_load = load float* %a_M_imag48_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag48_load"/></StgValue>
</operation>

<operation id="1639" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:676  %b_M_real_17_load = load float* %b_M_real_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_17_load"/></StgValue>
</operation>

<operation id="1640" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:677  %b_M_imag_17_load = load float* %b_M_imag_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_17_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1641" st_id="140" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:660  %p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125

]]></Node>
<StgValue><ssdm name="p_val_assign_129"/></StgValue>
</operation>

<operation id="1642" st_id="140" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:661  %p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126

]]></Node>
<StgValue><ssdm name="p_val_assign_130"/></StgValue>
</operation>

<operation id="1643" st_id="140" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:670  %p_val_assign_131 = fsub float %ac_32, %bd_32

]]></Node>
<StgValue><ssdm name="p_val_assign_131"/></StgValue>
</operation>

<operation id="1644" st_id="140" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:671  %p_val_assign_132 = fadd float %bc_32, %ad_32

]]></Node>
<StgValue><ssdm name="p_val_assign_132"/></StgValue>
</operation>

<operation id="1645" st_id="140" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:678  %ac_33 = fmul float %a_M_real17_load, %a_M_imag48_load

]]></Node>
<StgValue><ssdm name="ac_33"/></StgValue>
</operation>

<operation id="1646" st_id="140" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:679  %ad_33 = fmul float %a_M_real17_load, %b_M_imag_17_load

]]></Node>
<StgValue><ssdm name="ad_33"/></StgValue>
</operation>

<operation id="1647" st_id="140" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:680  %bd_33 = fmul float %a_M_imag48_load, %b_M_imag_17_load

]]></Node>
<StgValue><ssdm name="bd_33"/></StgValue>
</operation>

<operation id="1648" st_id="140" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:681  %bc_33 = fmul float %a_M_imag48_load, %b_M_real_17_load

]]></Node>
<StgValue><ssdm name="bc_33"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1649" st_id="141" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:660  %p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125

]]></Node>
<StgValue><ssdm name="p_val_assign_129"/></StgValue>
</operation>

<operation id="1650" st_id="141" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:661  %p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126

]]></Node>
<StgValue><ssdm name="p_val_assign_130"/></StgValue>
</operation>

<operation id="1651" st_id="141" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:670  %p_val_assign_131 = fsub float %ac_32, %bd_32

]]></Node>
<StgValue><ssdm name="p_val_assign_131"/></StgValue>
</operation>

<operation id="1652" st_id="141" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:671  %p_val_assign_132 = fadd float %bc_32, %ad_32

]]></Node>
<StgValue><ssdm name="p_val_assign_132"/></StgValue>
</operation>

<operation id="1653" st_id="141" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:678  %ac_33 = fmul float %a_M_real17_load, %a_M_imag48_load

]]></Node>
<StgValue><ssdm name="ac_33"/></StgValue>
</operation>

<operation id="1654" st_id="141" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:679  %ad_33 = fmul float %a_M_real17_load, %b_M_imag_17_load

]]></Node>
<StgValue><ssdm name="ad_33"/></StgValue>
</operation>

<operation id="1655" st_id="141" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:680  %bd_33 = fmul float %a_M_imag48_load, %b_M_imag_17_load

]]></Node>
<StgValue><ssdm name="bd_33"/></StgValue>
</operation>

<operation id="1656" st_id="141" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:681  %bc_33 = fmul float %a_M_imag48_load, %b_M_real_17_load

]]></Node>
<StgValue><ssdm name="bc_33"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1657" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:43  %a_M_real17_addr_1 = getelementptr [32 x float]* %a_M_real17, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real17_addr_1"/></StgValue>
</operation>

<operation id="1658" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:107  %a_M_imag48_addr_1 = getelementptr [32 x float]* %a_M_imag48, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag48_addr_1"/></StgValue>
</operation>

<operation id="1659" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:173  %b_M_real_17_addr_1 = getelementptr [32 x float]* %b_M_real_17, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_17_addr_1"/></StgValue>
</operation>

<operation id="1660" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:237  %b_M_imag_17_addr_1 = getelementptr [32 x float]* %b_M_imag_17, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_17_addr_1"/></StgValue>
</operation>

<operation id="1661" st_id="142" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:672  %p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129

]]></Node>
<StgValue><ssdm name="p_val_assign_133"/></StgValue>
</operation>

<operation id="1662" st_id="142" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:673  %p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130

]]></Node>
<StgValue><ssdm name="p_val_assign_134"/></StgValue>
</operation>

<operation id="1663" st_id="142" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:682  %p_val_assign_135 = fsub float %ac_33, %bd_33

]]></Node>
<StgValue><ssdm name="p_val_assign_135"/></StgValue>
</operation>

<operation id="1664" st_id="142" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:683  %p_val_assign_136 = fadd float %bc_33, %ad_33

]]></Node>
<StgValue><ssdm name="p_val_assign_136"/></StgValue>
</operation>

<operation id="1665" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:686  %a_M_real17_load_1 = load float* %a_M_real17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real17_load_1"/></StgValue>
</operation>

<operation id="1666" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:687  %a_M_imag48_load_1 = load float* %a_M_imag48_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag48_load_1"/></StgValue>
</operation>

<operation id="1667" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:688  %b_M_real_17_load_1 = load float* %b_M_real_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_17_load_1"/></StgValue>
</operation>

<operation id="1668" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:689  %b_M_imag_17_load_1 = load float* %b_M_imag_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_17_load_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1669" st_id="143" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:672  %p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129

]]></Node>
<StgValue><ssdm name="p_val_assign_133"/></StgValue>
</operation>

<operation id="1670" st_id="143" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:673  %p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130

]]></Node>
<StgValue><ssdm name="p_val_assign_134"/></StgValue>
</operation>

<operation id="1671" st_id="143" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:682  %p_val_assign_135 = fsub float %ac_33, %bd_33

]]></Node>
<StgValue><ssdm name="p_val_assign_135"/></StgValue>
</operation>

<operation id="1672" st_id="143" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:683  %p_val_assign_136 = fadd float %bc_33, %ad_33

]]></Node>
<StgValue><ssdm name="p_val_assign_136"/></StgValue>
</operation>

<operation id="1673" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:686  %a_M_real17_load_1 = load float* %a_M_real17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real17_load_1"/></StgValue>
</operation>

<operation id="1674" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:687  %a_M_imag48_load_1 = load float* %a_M_imag48_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag48_load_1"/></StgValue>
</operation>

<operation id="1675" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:688  %b_M_real_17_load_1 = load float* %b_M_real_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_17_load_1"/></StgValue>
</operation>

<operation id="1676" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:689  %b_M_imag_17_load_1 = load float* %b_M_imag_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_17_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1677" st_id="144" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:672  %p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129

]]></Node>
<StgValue><ssdm name="p_val_assign_133"/></StgValue>
</operation>

<operation id="1678" st_id="144" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:673  %p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130

]]></Node>
<StgValue><ssdm name="p_val_assign_134"/></StgValue>
</operation>

<operation id="1679" st_id="144" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:682  %p_val_assign_135 = fsub float %ac_33, %bd_33

]]></Node>
<StgValue><ssdm name="p_val_assign_135"/></StgValue>
</operation>

<operation id="1680" st_id="144" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:683  %p_val_assign_136 = fadd float %bc_33, %ad_33

]]></Node>
<StgValue><ssdm name="p_val_assign_136"/></StgValue>
</operation>

<operation id="1681" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:690  %ac_34 = fmul float %a_M_real17_load_1, %a_M_imag48_load_1

]]></Node>
<StgValue><ssdm name="ac_34"/></StgValue>
</operation>

<operation id="1682" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:691  %ad_34 = fmul float %a_M_real17_load_1, %b_M_imag_17_load_1

]]></Node>
<StgValue><ssdm name="ad_34"/></StgValue>
</operation>

<operation id="1683" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:692  %bd_34 = fmul float %a_M_imag48_load_1, %b_M_imag_17_load_1

]]></Node>
<StgValue><ssdm name="bd_34"/></StgValue>
</operation>

<operation id="1684" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:693  %bc_34 = fmul float %a_M_imag48_load_1, %b_M_real_17_load_1

]]></Node>
<StgValue><ssdm name="bc_34"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1685" st_id="145" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:672  %p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129

]]></Node>
<StgValue><ssdm name="p_val_assign_133"/></StgValue>
</operation>

<operation id="1686" st_id="145" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:673  %p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130

]]></Node>
<StgValue><ssdm name="p_val_assign_134"/></StgValue>
</operation>

<operation id="1687" st_id="145" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:682  %p_val_assign_135 = fsub float %ac_33, %bd_33

]]></Node>
<StgValue><ssdm name="p_val_assign_135"/></StgValue>
</operation>

<operation id="1688" st_id="145" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:683  %p_val_assign_136 = fadd float %bc_33, %ad_33

]]></Node>
<StgValue><ssdm name="p_val_assign_136"/></StgValue>
</operation>

<operation id="1689" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:690  %ac_34 = fmul float %a_M_real17_load_1, %a_M_imag48_load_1

]]></Node>
<StgValue><ssdm name="ac_34"/></StgValue>
</operation>

<operation id="1690" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:691  %ad_34 = fmul float %a_M_real17_load_1, %b_M_imag_17_load_1

]]></Node>
<StgValue><ssdm name="ad_34"/></StgValue>
</operation>

<operation id="1691" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:692  %bd_34 = fmul float %a_M_imag48_load_1, %b_M_imag_17_load_1

]]></Node>
<StgValue><ssdm name="bd_34"/></StgValue>
</operation>

<operation id="1692" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:693  %bc_34 = fmul float %a_M_imag48_load_1, %b_M_real_17_load_1

]]></Node>
<StgValue><ssdm name="bc_34"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1693" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:44  %a_M_real18_addr = getelementptr [32 x float]* %a_M_real18, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real18_addr"/></StgValue>
</operation>

<operation id="1694" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:108  %a_M_imag49_addr = getelementptr [32 x float]* %a_M_imag49, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag49_addr"/></StgValue>
</operation>

<operation id="1695" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:174  %b_M_real_18_addr = getelementptr [32 x float]* %b_M_real_18, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_18_addr"/></StgValue>
</operation>

<operation id="1696" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:238  %b_M_imag_18_addr = getelementptr [32 x float]* %b_M_imag_18, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_18_addr"/></StgValue>
</operation>

<operation id="1697" st_id="146" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:684  %p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133

]]></Node>
<StgValue><ssdm name="p_val_assign_137"/></StgValue>
</operation>

<operation id="1698" st_id="146" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:685  %p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134

]]></Node>
<StgValue><ssdm name="p_val_assign_138"/></StgValue>
</operation>

<operation id="1699" st_id="146" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:694  %p_val_assign_139 = fsub float %ac_34, %bd_34

]]></Node>
<StgValue><ssdm name="p_val_assign_139"/></StgValue>
</operation>

<operation id="1700" st_id="146" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:695  %p_val_assign_140 = fadd float %bc_34, %ad_34

]]></Node>
<StgValue><ssdm name="p_val_assign_140"/></StgValue>
</operation>

<operation id="1701" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:698  %a_M_real18_load = load float* %a_M_real18_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real18_load"/></StgValue>
</operation>

<operation id="1702" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:699  %a_M_imag49_load = load float* %a_M_imag49_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag49_load"/></StgValue>
</operation>

<operation id="1703" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:700  %b_M_real_18_load = load float* %b_M_real_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_18_load"/></StgValue>
</operation>

<operation id="1704" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:701  %b_M_imag_18_load = load float* %b_M_imag_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_18_load"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1705" st_id="147" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:684  %p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133

]]></Node>
<StgValue><ssdm name="p_val_assign_137"/></StgValue>
</operation>

<operation id="1706" st_id="147" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:685  %p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134

]]></Node>
<StgValue><ssdm name="p_val_assign_138"/></StgValue>
</operation>

<operation id="1707" st_id="147" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:694  %p_val_assign_139 = fsub float %ac_34, %bd_34

]]></Node>
<StgValue><ssdm name="p_val_assign_139"/></StgValue>
</operation>

<operation id="1708" st_id="147" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:695  %p_val_assign_140 = fadd float %bc_34, %ad_34

]]></Node>
<StgValue><ssdm name="p_val_assign_140"/></StgValue>
</operation>

<operation id="1709" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:698  %a_M_real18_load = load float* %a_M_real18_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real18_load"/></StgValue>
</operation>

<operation id="1710" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:699  %a_M_imag49_load = load float* %a_M_imag49_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag49_load"/></StgValue>
</operation>

<operation id="1711" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:700  %b_M_real_18_load = load float* %b_M_real_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_18_load"/></StgValue>
</operation>

<operation id="1712" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:701  %b_M_imag_18_load = load float* %b_M_imag_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_18_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1713" st_id="148" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:684  %p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133

]]></Node>
<StgValue><ssdm name="p_val_assign_137"/></StgValue>
</operation>

<operation id="1714" st_id="148" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:685  %p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134

]]></Node>
<StgValue><ssdm name="p_val_assign_138"/></StgValue>
</operation>

<operation id="1715" st_id="148" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:694  %p_val_assign_139 = fsub float %ac_34, %bd_34

]]></Node>
<StgValue><ssdm name="p_val_assign_139"/></StgValue>
</operation>

<operation id="1716" st_id="148" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:695  %p_val_assign_140 = fadd float %bc_34, %ad_34

]]></Node>
<StgValue><ssdm name="p_val_assign_140"/></StgValue>
</operation>

<operation id="1717" st_id="148" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:702  %ac_35 = fmul float %a_M_real18_load, %a_M_imag49_load

]]></Node>
<StgValue><ssdm name="ac_35"/></StgValue>
</operation>

<operation id="1718" st_id="148" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:703  %ad_35 = fmul float %a_M_real18_load, %b_M_imag_18_load

]]></Node>
<StgValue><ssdm name="ad_35"/></StgValue>
</operation>

<operation id="1719" st_id="148" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:704  %bd_35 = fmul float %a_M_imag49_load, %b_M_imag_18_load

]]></Node>
<StgValue><ssdm name="bd_35"/></StgValue>
</operation>

<operation id="1720" st_id="148" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:705  %bc_35 = fmul float %a_M_imag49_load, %b_M_real_18_load

]]></Node>
<StgValue><ssdm name="bc_35"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1721" st_id="149" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:684  %p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133

]]></Node>
<StgValue><ssdm name="p_val_assign_137"/></StgValue>
</operation>

<operation id="1722" st_id="149" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:685  %p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134

]]></Node>
<StgValue><ssdm name="p_val_assign_138"/></StgValue>
</operation>

<operation id="1723" st_id="149" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:694  %p_val_assign_139 = fsub float %ac_34, %bd_34

]]></Node>
<StgValue><ssdm name="p_val_assign_139"/></StgValue>
</operation>

<operation id="1724" st_id="149" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:695  %p_val_assign_140 = fadd float %bc_34, %ad_34

]]></Node>
<StgValue><ssdm name="p_val_assign_140"/></StgValue>
</operation>

<operation id="1725" st_id="149" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:702  %ac_35 = fmul float %a_M_real18_load, %a_M_imag49_load

]]></Node>
<StgValue><ssdm name="ac_35"/></StgValue>
</operation>

<operation id="1726" st_id="149" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:703  %ad_35 = fmul float %a_M_real18_load, %b_M_imag_18_load

]]></Node>
<StgValue><ssdm name="ad_35"/></StgValue>
</operation>

<operation id="1727" st_id="149" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:704  %bd_35 = fmul float %a_M_imag49_load, %b_M_imag_18_load

]]></Node>
<StgValue><ssdm name="bd_35"/></StgValue>
</operation>

<operation id="1728" st_id="149" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:705  %bc_35 = fmul float %a_M_imag49_load, %b_M_real_18_load

]]></Node>
<StgValue><ssdm name="bc_35"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1729" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:45  %a_M_real18_addr_1 = getelementptr [32 x float]* %a_M_real18, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real18_addr_1"/></StgValue>
</operation>

<operation id="1730" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:109  %a_M_imag49_addr_1 = getelementptr [32 x float]* %a_M_imag49, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag49_addr_1"/></StgValue>
</operation>

<operation id="1731" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:175  %b_M_real_18_addr_1 = getelementptr [32 x float]* %b_M_real_18, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_18_addr_1"/></StgValue>
</operation>

<operation id="1732" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:239  %b_M_imag_18_addr_1 = getelementptr [32 x float]* %b_M_imag_18, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_18_addr_1"/></StgValue>
</operation>

<operation id="1733" st_id="150" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:696  %p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137

]]></Node>
<StgValue><ssdm name="p_val_assign_141"/></StgValue>
</operation>

<operation id="1734" st_id="150" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:697  %p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138

]]></Node>
<StgValue><ssdm name="p_val_assign_142"/></StgValue>
</operation>

<operation id="1735" st_id="150" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:706  %p_val_assign_143 = fsub float %ac_35, %bd_35

]]></Node>
<StgValue><ssdm name="p_val_assign_143"/></StgValue>
</operation>

<operation id="1736" st_id="150" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:707  %p_val_assign_144 = fadd float %bc_35, %ad_35

]]></Node>
<StgValue><ssdm name="p_val_assign_144"/></StgValue>
</operation>

<operation id="1737" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:710  %a_M_real18_load_1 = load float* %a_M_real18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real18_load_1"/></StgValue>
</operation>

<operation id="1738" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:711  %a_M_imag49_load_1 = load float* %a_M_imag49_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag49_load_1"/></StgValue>
</operation>

<operation id="1739" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:712  %b_M_real_18_load_1 = load float* %b_M_real_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_18_load_1"/></StgValue>
</operation>

<operation id="1740" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:713  %b_M_imag_18_load_1 = load float* %b_M_imag_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_18_load_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1741" st_id="151" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:696  %p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137

]]></Node>
<StgValue><ssdm name="p_val_assign_141"/></StgValue>
</operation>

<operation id="1742" st_id="151" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:697  %p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138

]]></Node>
<StgValue><ssdm name="p_val_assign_142"/></StgValue>
</operation>

<operation id="1743" st_id="151" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:706  %p_val_assign_143 = fsub float %ac_35, %bd_35

]]></Node>
<StgValue><ssdm name="p_val_assign_143"/></StgValue>
</operation>

<operation id="1744" st_id="151" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:707  %p_val_assign_144 = fadd float %bc_35, %ad_35

]]></Node>
<StgValue><ssdm name="p_val_assign_144"/></StgValue>
</operation>

<operation id="1745" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:710  %a_M_real18_load_1 = load float* %a_M_real18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real18_load_1"/></StgValue>
</operation>

<operation id="1746" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:711  %a_M_imag49_load_1 = load float* %a_M_imag49_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag49_load_1"/></StgValue>
</operation>

<operation id="1747" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:712  %b_M_real_18_load_1 = load float* %b_M_real_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_18_load_1"/></StgValue>
</operation>

<operation id="1748" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:713  %b_M_imag_18_load_1 = load float* %b_M_imag_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_18_load_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1749" st_id="152" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:696  %p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137

]]></Node>
<StgValue><ssdm name="p_val_assign_141"/></StgValue>
</operation>

<operation id="1750" st_id="152" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:697  %p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138

]]></Node>
<StgValue><ssdm name="p_val_assign_142"/></StgValue>
</operation>

<operation id="1751" st_id="152" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:706  %p_val_assign_143 = fsub float %ac_35, %bd_35

]]></Node>
<StgValue><ssdm name="p_val_assign_143"/></StgValue>
</operation>

<operation id="1752" st_id="152" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:707  %p_val_assign_144 = fadd float %bc_35, %ad_35

]]></Node>
<StgValue><ssdm name="p_val_assign_144"/></StgValue>
</operation>

<operation id="1753" st_id="152" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:714  %ac_36 = fmul float %a_M_real18_load_1, %a_M_imag49_load_1

]]></Node>
<StgValue><ssdm name="ac_36"/></StgValue>
</operation>

<operation id="1754" st_id="152" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:715  %ad_36 = fmul float %a_M_real18_load_1, %b_M_imag_18_load_1

]]></Node>
<StgValue><ssdm name="ad_36"/></StgValue>
</operation>

<operation id="1755" st_id="152" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:716  %bd_36 = fmul float %a_M_imag49_load_1, %b_M_imag_18_load_1

]]></Node>
<StgValue><ssdm name="bd_36"/></StgValue>
</operation>

<operation id="1756" st_id="152" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:717  %bc_36 = fmul float %a_M_imag49_load_1, %b_M_real_18_load_1

]]></Node>
<StgValue><ssdm name="bc_36"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1757" st_id="153" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:696  %p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137

]]></Node>
<StgValue><ssdm name="p_val_assign_141"/></StgValue>
</operation>

<operation id="1758" st_id="153" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:697  %p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138

]]></Node>
<StgValue><ssdm name="p_val_assign_142"/></StgValue>
</operation>

<operation id="1759" st_id="153" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:706  %p_val_assign_143 = fsub float %ac_35, %bd_35

]]></Node>
<StgValue><ssdm name="p_val_assign_143"/></StgValue>
</operation>

<operation id="1760" st_id="153" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:707  %p_val_assign_144 = fadd float %bc_35, %ad_35

]]></Node>
<StgValue><ssdm name="p_val_assign_144"/></StgValue>
</operation>

<operation id="1761" st_id="153" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:714  %ac_36 = fmul float %a_M_real18_load_1, %a_M_imag49_load_1

]]></Node>
<StgValue><ssdm name="ac_36"/></StgValue>
</operation>

<operation id="1762" st_id="153" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:715  %ad_36 = fmul float %a_M_real18_load_1, %b_M_imag_18_load_1

]]></Node>
<StgValue><ssdm name="ad_36"/></StgValue>
</operation>

<operation id="1763" st_id="153" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:716  %bd_36 = fmul float %a_M_imag49_load_1, %b_M_imag_18_load_1

]]></Node>
<StgValue><ssdm name="bd_36"/></StgValue>
</operation>

<operation id="1764" st_id="153" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:717  %bc_36 = fmul float %a_M_imag49_load_1, %b_M_real_18_load_1

]]></Node>
<StgValue><ssdm name="bc_36"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1765" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:46  %a_M_real19_addr = getelementptr [32 x float]* %a_M_real19, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real19_addr"/></StgValue>
</operation>

<operation id="1766" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:110  %a_M_imag50_addr = getelementptr [32 x float]* %a_M_imag50, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag50_addr"/></StgValue>
</operation>

<operation id="1767" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:176  %b_M_real_19_addr = getelementptr [32 x float]* %b_M_real_19, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_19_addr"/></StgValue>
</operation>

<operation id="1768" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:240  %b_M_imag_19_addr = getelementptr [32 x float]* %b_M_imag_19, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_19_addr"/></StgValue>
</operation>

<operation id="1769" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:708  %p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141

]]></Node>
<StgValue><ssdm name="p_val_assign_145"/></StgValue>
</operation>

<operation id="1770" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:709  %p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142

]]></Node>
<StgValue><ssdm name="p_val_assign_146"/></StgValue>
</operation>

<operation id="1771" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:718  %p_val_assign_147 = fsub float %ac_36, %bd_36

]]></Node>
<StgValue><ssdm name="p_val_assign_147"/></StgValue>
</operation>

<operation id="1772" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:719  %p_val_assign_148 = fadd float %bc_36, %ad_36

]]></Node>
<StgValue><ssdm name="p_val_assign_148"/></StgValue>
</operation>

<operation id="1773" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:722  %a_M_real19_load = load float* %a_M_real19_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real19_load"/></StgValue>
</operation>

<operation id="1774" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:723  %a_M_imag50_load = load float* %a_M_imag50_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag50_load"/></StgValue>
</operation>

<operation id="1775" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:724  %b_M_real_19_load = load float* %b_M_real_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_19_load"/></StgValue>
</operation>

<operation id="1776" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:725  %b_M_imag_19_load = load float* %b_M_imag_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_19_load"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1777" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:708  %p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141

]]></Node>
<StgValue><ssdm name="p_val_assign_145"/></StgValue>
</operation>

<operation id="1778" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:709  %p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142

]]></Node>
<StgValue><ssdm name="p_val_assign_146"/></StgValue>
</operation>

<operation id="1779" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:718  %p_val_assign_147 = fsub float %ac_36, %bd_36

]]></Node>
<StgValue><ssdm name="p_val_assign_147"/></StgValue>
</operation>

<operation id="1780" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:719  %p_val_assign_148 = fadd float %bc_36, %ad_36

]]></Node>
<StgValue><ssdm name="p_val_assign_148"/></StgValue>
</operation>

<operation id="1781" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:722  %a_M_real19_load = load float* %a_M_real19_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real19_load"/></StgValue>
</operation>

<operation id="1782" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:723  %a_M_imag50_load = load float* %a_M_imag50_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag50_load"/></StgValue>
</operation>

<operation id="1783" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:724  %b_M_real_19_load = load float* %b_M_real_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_19_load"/></StgValue>
</operation>

<operation id="1784" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:725  %b_M_imag_19_load = load float* %b_M_imag_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_19_load"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1785" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:708  %p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141

]]></Node>
<StgValue><ssdm name="p_val_assign_145"/></StgValue>
</operation>

<operation id="1786" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:709  %p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142

]]></Node>
<StgValue><ssdm name="p_val_assign_146"/></StgValue>
</operation>

<operation id="1787" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:718  %p_val_assign_147 = fsub float %ac_36, %bd_36

]]></Node>
<StgValue><ssdm name="p_val_assign_147"/></StgValue>
</operation>

<operation id="1788" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:719  %p_val_assign_148 = fadd float %bc_36, %ad_36

]]></Node>
<StgValue><ssdm name="p_val_assign_148"/></StgValue>
</operation>

<operation id="1789" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:726  %ac_37 = fmul float %a_M_real19_load, %a_M_imag50_load

]]></Node>
<StgValue><ssdm name="ac_37"/></StgValue>
</operation>

<operation id="1790" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:727  %ad_37 = fmul float %a_M_real19_load, %b_M_imag_19_load

]]></Node>
<StgValue><ssdm name="ad_37"/></StgValue>
</operation>

<operation id="1791" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:728  %bd_37 = fmul float %a_M_imag50_load, %b_M_imag_19_load

]]></Node>
<StgValue><ssdm name="bd_37"/></StgValue>
</operation>

<operation id="1792" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:729  %bc_37 = fmul float %a_M_imag50_load, %b_M_real_19_load

]]></Node>
<StgValue><ssdm name="bc_37"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1793" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:708  %p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141

]]></Node>
<StgValue><ssdm name="p_val_assign_145"/></StgValue>
</operation>

<operation id="1794" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:709  %p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142

]]></Node>
<StgValue><ssdm name="p_val_assign_146"/></StgValue>
</operation>

<operation id="1795" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:718  %p_val_assign_147 = fsub float %ac_36, %bd_36

]]></Node>
<StgValue><ssdm name="p_val_assign_147"/></StgValue>
</operation>

<operation id="1796" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:719  %p_val_assign_148 = fadd float %bc_36, %ad_36

]]></Node>
<StgValue><ssdm name="p_val_assign_148"/></StgValue>
</operation>

<operation id="1797" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:726  %ac_37 = fmul float %a_M_real19_load, %a_M_imag50_load

]]></Node>
<StgValue><ssdm name="ac_37"/></StgValue>
</operation>

<operation id="1798" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:727  %ad_37 = fmul float %a_M_real19_load, %b_M_imag_19_load

]]></Node>
<StgValue><ssdm name="ad_37"/></StgValue>
</operation>

<operation id="1799" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:728  %bd_37 = fmul float %a_M_imag50_load, %b_M_imag_19_load

]]></Node>
<StgValue><ssdm name="bd_37"/></StgValue>
</operation>

<operation id="1800" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:729  %bc_37 = fmul float %a_M_imag50_load, %b_M_real_19_load

]]></Node>
<StgValue><ssdm name="bc_37"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1801" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:47  %a_M_real19_addr_1 = getelementptr [32 x float]* %a_M_real19, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real19_addr_1"/></StgValue>
</operation>

<operation id="1802" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:111  %a_M_imag50_addr_1 = getelementptr [32 x float]* %a_M_imag50, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag50_addr_1"/></StgValue>
</operation>

<operation id="1803" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:177  %b_M_real_19_addr_1 = getelementptr [32 x float]* %b_M_real_19, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_19_addr_1"/></StgValue>
</operation>

<operation id="1804" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:241  %b_M_imag_19_addr_1 = getelementptr [32 x float]* %b_M_imag_19, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_19_addr_1"/></StgValue>
</operation>

<operation id="1805" st_id="158" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:720  %p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145

]]></Node>
<StgValue><ssdm name="p_val_assign_149"/></StgValue>
</operation>

<operation id="1806" st_id="158" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:721  %p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146

]]></Node>
<StgValue><ssdm name="p_val_assign_150"/></StgValue>
</operation>

<operation id="1807" st_id="158" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:730  %p_val_assign_151 = fsub float %ac_37, %bd_37

]]></Node>
<StgValue><ssdm name="p_val_assign_151"/></StgValue>
</operation>

<operation id="1808" st_id="158" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:731  %p_val_assign_152 = fadd float %bc_37, %ad_37

]]></Node>
<StgValue><ssdm name="p_val_assign_152"/></StgValue>
</operation>

<operation id="1809" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:734  %a_M_real19_load_1 = load float* %a_M_real19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real19_load_1"/></StgValue>
</operation>

<operation id="1810" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:735  %a_M_imag50_load_1 = load float* %a_M_imag50_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag50_load_1"/></StgValue>
</operation>

<operation id="1811" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:736  %b_M_real_19_load_1 = load float* %b_M_real_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_19_load_1"/></StgValue>
</operation>

<operation id="1812" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:737  %b_M_imag_19_load_1 = load float* %b_M_imag_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_19_load_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1813" st_id="159" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:720  %p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145

]]></Node>
<StgValue><ssdm name="p_val_assign_149"/></StgValue>
</operation>

<operation id="1814" st_id="159" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:721  %p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146

]]></Node>
<StgValue><ssdm name="p_val_assign_150"/></StgValue>
</operation>

<operation id="1815" st_id="159" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:730  %p_val_assign_151 = fsub float %ac_37, %bd_37

]]></Node>
<StgValue><ssdm name="p_val_assign_151"/></StgValue>
</operation>

<operation id="1816" st_id="159" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:731  %p_val_assign_152 = fadd float %bc_37, %ad_37

]]></Node>
<StgValue><ssdm name="p_val_assign_152"/></StgValue>
</operation>

<operation id="1817" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:734  %a_M_real19_load_1 = load float* %a_M_real19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real19_load_1"/></StgValue>
</operation>

<operation id="1818" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:735  %a_M_imag50_load_1 = load float* %a_M_imag50_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag50_load_1"/></StgValue>
</operation>

<operation id="1819" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:736  %b_M_real_19_load_1 = load float* %b_M_real_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_19_load_1"/></StgValue>
</operation>

<operation id="1820" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:737  %b_M_imag_19_load_1 = load float* %b_M_imag_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_19_load_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1821" st_id="160" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:720  %p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145

]]></Node>
<StgValue><ssdm name="p_val_assign_149"/></StgValue>
</operation>

<operation id="1822" st_id="160" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:721  %p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146

]]></Node>
<StgValue><ssdm name="p_val_assign_150"/></StgValue>
</operation>

<operation id="1823" st_id="160" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:730  %p_val_assign_151 = fsub float %ac_37, %bd_37

]]></Node>
<StgValue><ssdm name="p_val_assign_151"/></StgValue>
</operation>

<operation id="1824" st_id="160" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:731  %p_val_assign_152 = fadd float %bc_37, %ad_37

]]></Node>
<StgValue><ssdm name="p_val_assign_152"/></StgValue>
</operation>

<operation id="1825" st_id="160" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:738  %ac_38 = fmul float %a_M_real19_load_1, %a_M_imag50_load_1

]]></Node>
<StgValue><ssdm name="ac_38"/></StgValue>
</operation>

<operation id="1826" st_id="160" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:739  %ad_38 = fmul float %a_M_real19_load_1, %b_M_imag_19_load_1

]]></Node>
<StgValue><ssdm name="ad_38"/></StgValue>
</operation>

<operation id="1827" st_id="160" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:740  %bd_38 = fmul float %a_M_imag50_load_1, %b_M_imag_19_load_1

]]></Node>
<StgValue><ssdm name="bd_38"/></StgValue>
</operation>

<operation id="1828" st_id="160" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:741  %bc_38 = fmul float %a_M_imag50_load_1, %b_M_real_19_load_1

]]></Node>
<StgValue><ssdm name="bc_38"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1829" st_id="161" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:720  %p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145

]]></Node>
<StgValue><ssdm name="p_val_assign_149"/></StgValue>
</operation>

<operation id="1830" st_id="161" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:721  %p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146

]]></Node>
<StgValue><ssdm name="p_val_assign_150"/></StgValue>
</operation>

<operation id="1831" st_id="161" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:730  %p_val_assign_151 = fsub float %ac_37, %bd_37

]]></Node>
<StgValue><ssdm name="p_val_assign_151"/></StgValue>
</operation>

<operation id="1832" st_id="161" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:731  %p_val_assign_152 = fadd float %bc_37, %ad_37

]]></Node>
<StgValue><ssdm name="p_val_assign_152"/></StgValue>
</operation>

<operation id="1833" st_id="161" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:738  %ac_38 = fmul float %a_M_real19_load_1, %a_M_imag50_load_1

]]></Node>
<StgValue><ssdm name="ac_38"/></StgValue>
</operation>

<operation id="1834" st_id="161" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:739  %ad_38 = fmul float %a_M_real19_load_1, %b_M_imag_19_load_1

]]></Node>
<StgValue><ssdm name="ad_38"/></StgValue>
</operation>

<operation id="1835" st_id="161" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:740  %bd_38 = fmul float %a_M_imag50_load_1, %b_M_imag_19_load_1

]]></Node>
<StgValue><ssdm name="bd_38"/></StgValue>
</operation>

<operation id="1836" st_id="161" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:741  %bc_38 = fmul float %a_M_imag50_load_1, %b_M_real_19_load_1

]]></Node>
<StgValue><ssdm name="bc_38"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1837" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:48  %a_M_real20_addr = getelementptr [32 x float]* %a_M_real20, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real20_addr"/></StgValue>
</operation>

<operation id="1838" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:112  %a_M_imag51_addr = getelementptr [32 x float]* %a_M_imag51, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag51_addr"/></StgValue>
</operation>

<operation id="1839" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:178  %b_M_real_20_addr = getelementptr [32 x float]* %b_M_real_20, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_20_addr"/></StgValue>
</operation>

<operation id="1840" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:242  %b_M_imag_20_addr = getelementptr [32 x float]* %b_M_imag_20, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_20_addr"/></StgValue>
</operation>

<operation id="1841" st_id="162" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:732  %p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149

]]></Node>
<StgValue><ssdm name="p_val_assign_153"/></StgValue>
</operation>

<operation id="1842" st_id="162" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:733  %p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150

]]></Node>
<StgValue><ssdm name="p_val_assign_154"/></StgValue>
</operation>

<operation id="1843" st_id="162" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:742  %p_val_assign_155 = fsub float %ac_38, %bd_38

]]></Node>
<StgValue><ssdm name="p_val_assign_155"/></StgValue>
</operation>

<operation id="1844" st_id="162" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:743  %p_val_assign_156 = fadd float %bc_38, %ad_38

]]></Node>
<StgValue><ssdm name="p_val_assign_156"/></StgValue>
</operation>

<operation id="1845" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:746  %a_M_real20_load = load float* %a_M_real20_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real20_load"/></StgValue>
</operation>

<operation id="1846" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:747  %a_M_imag51_load = load float* %a_M_imag51_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag51_load"/></StgValue>
</operation>

<operation id="1847" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:748  %b_M_real_20_load = load float* %b_M_real_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_20_load"/></StgValue>
</operation>

<operation id="1848" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:749  %b_M_imag_20_load = load float* %b_M_imag_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_20_load"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1849" st_id="163" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:732  %p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149

]]></Node>
<StgValue><ssdm name="p_val_assign_153"/></StgValue>
</operation>

<operation id="1850" st_id="163" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:733  %p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150

]]></Node>
<StgValue><ssdm name="p_val_assign_154"/></StgValue>
</operation>

<operation id="1851" st_id="163" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:742  %p_val_assign_155 = fsub float %ac_38, %bd_38

]]></Node>
<StgValue><ssdm name="p_val_assign_155"/></StgValue>
</operation>

<operation id="1852" st_id="163" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:743  %p_val_assign_156 = fadd float %bc_38, %ad_38

]]></Node>
<StgValue><ssdm name="p_val_assign_156"/></StgValue>
</operation>

<operation id="1853" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:746  %a_M_real20_load = load float* %a_M_real20_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real20_load"/></StgValue>
</operation>

<operation id="1854" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:747  %a_M_imag51_load = load float* %a_M_imag51_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag51_load"/></StgValue>
</operation>

<operation id="1855" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:748  %b_M_real_20_load = load float* %b_M_real_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_20_load"/></StgValue>
</operation>

<operation id="1856" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:749  %b_M_imag_20_load = load float* %b_M_imag_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_20_load"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1857" st_id="164" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:732  %p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149

]]></Node>
<StgValue><ssdm name="p_val_assign_153"/></StgValue>
</operation>

<operation id="1858" st_id="164" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:733  %p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150

]]></Node>
<StgValue><ssdm name="p_val_assign_154"/></StgValue>
</operation>

<operation id="1859" st_id="164" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:742  %p_val_assign_155 = fsub float %ac_38, %bd_38

]]></Node>
<StgValue><ssdm name="p_val_assign_155"/></StgValue>
</operation>

<operation id="1860" st_id="164" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:743  %p_val_assign_156 = fadd float %bc_38, %ad_38

]]></Node>
<StgValue><ssdm name="p_val_assign_156"/></StgValue>
</operation>

<operation id="1861" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:750  %ac_39 = fmul float %a_M_real20_load, %a_M_imag51_load

]]></Node>
<StgValue><ssdm name="ac_39"/></StgValue>
</operation>

<operation id="1862" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:751  %ad_39 = fmul float %a_M_real20_load, %b_M_imag_20_load

]]></Node>
<StgValue><ssdm name="ad_39"/></StgValue>
</operation>

<operation id="1863" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:752  %bd_39 = fmul float %a_M_imag51_load, %b_M_imag_20_load

]]></Node>
<StgValue><ssdm name="bd_39"/></StgValue>
</operation>

<operation id="1864" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:753  %bc_39 = fmul float %a_M_imag51_load, %b_M_real_20_load

]]></Node>
<StgValue><ssdm name="bc_39"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1865" st_id="165" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:732  %p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149

]]></Node>
<StgValue><ssdm name="p_val_assign_153"/></StgValue>
</operation>

<operation id="1866" st_id="165" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:733  %p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150

]]></Node>
<StgValue><ssdm name="p_val_assign_154"/></StgValue>
</operation>

<operation id="1867" st_id="165" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:742  %p_val_assign_155 = fsub float %ac_38, %bd_38

]]></Node>
<StgValue><ssdm name="p_val_assign_155"/></StgValue>
</operation>

<operation id="1868" st_id="165" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:743  %p_val_assign_156 = fadd float %bc_38, %ad_38

]]></Node>
<StgValue><ssdm name="p_val_assign_156"/></StgValue>
</operation>

<operation id="1869" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:750  %ac_39 = fmul float %a_M_real20_load, %a_M_imag51_load

]]></Node>
<StgValue><ssdm name="ac_39"/></StgValue>
</operation>

<operation id="1870" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:751  %ad_39 = fmul float %a_M_real20_load, %b_M_imag_20_load

]]></Node>
<StgValue><ssdm name="ad_39"/></StgValue>
</operation>

<operation id="1871" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:752  %bd_39 = fmul float %a_M_imag51_load, %b_M_imag_20_load

]]></Node>
<StgValue><ssdm name="bd_39"/></StgValue>
</operation>

<operation id="1872" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:753  %bc_39 = fmul float %a_M_imag51_load, %b_M_real_20_load

]]></Node>
<StgValue><ssdm name="bc_39"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1873" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:49  %a_M_real20_addr_1 = getelementptr [32 x float]* %a_M_real20, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real20_addr_1"/></StgValue>
</operation>

<operation id="1874" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:113  %a_M_imag51_addr_1 = getelementptr [32 x float]* %a_M_imag51, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag51_addr_1"/></StgValue>
</operation>

<operation id="1875" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:179  %b_M_real_20_addr_1 = getelementptr [32 x float]* %b_M_real_20, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_20_addr_1"/></StgValue>
</operation>

<operation id="1876" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:243  %b_M_imag_20_addr_1 = getelementptr [32 x float]* %b_M_imag_20, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_20_addr_1"/></StgValue>
</operation>

<operation id="1877" st_id="166" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:744  %p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153

]]></Node>
<StgValue><ssdm name="p_val_assign_157"/></StgValue>
</operation>

<operation id="1878" st_id="166" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:745  %p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154

]]></Node>
<StgValue><ssdm name="p_val_assign_158"/></StgValue>
</operation>

<operation id="1879" st_id="166" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:754  %p_val_assign_159 = fsub float %ac_39, %bd_39

]]></Node>
<StgValue><ssdm name="p_val_assign_159"/></StgValue>
</operation>

<operation id="1880" st_id="166" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:755  %p_val_assign_160 = fadd float %bc_39, %ad_39

]]></Node>
<StgValue><ssdm name="p_val_assign_160"/></StgValue>
</operation>

<operation id="1881" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:758  %a_M_real20_load_1 = load float* %a_M_real20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real20_load_1"/></StgValue>
</operation>

<operation id="1882" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:759  %a_M_imag51_load_1 = load float* %a_M_imag51_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag51_load_1"/></StgValue>
</operation>

<operation id="1883" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:760  %b_M_real_20_load_1 = load float* %b_M_real_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_20_load_1"/></StgValue>
</operation>

<operation id="1884" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:761  %b_M_imag_20_load_1 = load float* %b_M_imag_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_20_load_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1885" st_id="167" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:744  %p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153

]]></Node>
<StgValue><ssdm name="p_val_assign_157"/></StgValue>
</operation>

<operation id="1886" st_id="167" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:745  %p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154

]]></Node>
<StgValue><ssdm name="p_val_assign_158"/></StgValue>
</operation>

<operation id="1887" st_id="167" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:754  %p_val_assign_159 = fsub float %ac_39, %bd_39

]]></Node>
<StgValue><ssdm name="p_val_assign_159"/></StgValue>
</operation>

<operation id="1888" st_id="167" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:755  %p_val_assign_160 = fadd float %bc_39, %ad_39

]]></Node>
<StgValue><ssdm name="p_val_assign_160"/></StgValue>
</operation>

<operation id="1889" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:758  %a_M_real20_load_1 = load float* %a_M_real20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real20_load_1"/></StgValue>
</operation>

<operation id="1890" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:759  %a_M_imag51_load_1 = load float* %a_M_imag51_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag51_load_1"/></StgValue>
</operation>

<operation id="1891" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:760  %b_M_real_20_load_1 = load float* %b_M_real_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_20_load_1"/></StgValue>
</operation>

<operation id="1892" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:761  %b_M_imag_20_load_1 = load float* %b_M_imag_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_20_load_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1893" st_id="168" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:744  %p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153

]]></Node>
<StgValue><ssdm name="p_val_assign_157"/></StgValue>
</operation>

<operation id="1894" st_id="168" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:745  %p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154

]]></Node>
<StgValue><ssdm name="p_val_assign_158"/></StgValue>
</operation>

<operation id="1895" st_id="168" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:754  %p_val_assign_159 = fsub float %ac_39, %bd_39

]]></Node>
<StgValue><ssdm name="p_val_assign_159"/></StgValue>
</operation>

<operation id="1896" st_id="168" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:755  %p_val_assign_160 = fadd float %bc_39, %ad_39

]]></Node>
<StgValue><ssdm name="p_val_assign_160"/></StgValue>
</operation>

<operation id="1897" st_id="168" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:762  %ac_40 = fmul float %a_M_real20_load_1, %a_M_imag51_load_1

]]></Node>
<StgValue><ssdm name="ac_40"/></StgValue>
</operation>

<operation id="1898" st_id="168" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:763  %ad_40 = fmul float %a_M_real20_load_1, %b_M_imag_20_load_1

]]></Node>
<StgValue><ssdm name="ad_40"/></StgValue>
</operation>

<operation id="1899" st_id="168" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:764  %bd_40 = fmul float %a_M_imag51_load_1, %b_M_imag_20_load_1

]]></Node>
<StgValue><ssdm name="bd_40"/></StgValue>
</operation>

<operation id="1900" st_id="168" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:765  %bc_40 = fmul float %a_M_imag51_load_1, %b_M_real_20_load_1

]]></Node>
<StgValue><ssdm name="bc_40"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1901" st_id="169" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:744  %p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153

]]></Node>
<StgValue><ssdm name="p_val_assign_157"/></StgValue>
</operation>

<operation id="1902" st_id="169" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:745  %p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154

]]></Node>
<StgValue><ssdm name="p_val_assign_158"/></StgValue>
</operation>

<operation id="1903" st_id="169" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:754  %p_val_assign_159 = fsub float %ac_39, %bd_39

]]></Node>
<StgValue><ssdm name="p_val_assign_159"/></StgValue>
</operation>

<operation id="1904" st_id="169" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:755  %p_val_assign_160 = fadd float %bc_39, %ad_39

]]></Node>
<StgValue><ssdm name="p_val_assign_160"/></StgValue>
</operation>

<operation id="1905" st_id="169" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:762  %ac_40 = fmul float %a_M_real20_load_1, %a_M_imag51_load_1

]]></Node>
<StgValue><ssdm name="ac_40"/></StgValue>
</operation>

<operation id="1906" st_id="169" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:763  %ad_40 = fmul float %a_M_real20_load_1, %b_M_imag_20_load_1

]]></Node>
<StgValue><ssdm name="ad_40"/></StgValue>
</operation>

<operation id="1907" st_id="169" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:764  %bd_40 = fmul float %a_M_imag51_load_1, %b_M_imag_20_load_1

]]></Node>
<StgValue><ssdm name="bd_40"/></StgValue>
</operation>

<operation id="1908" st_id="169" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:765  %bc_40 = fmul float %a_M_imag51_load_1, %b_M_real_20_load_1

]]></Node>
<StgValue><ssdm name="bc_40"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1909" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:50  %a_M_real21_addr = getelementptr [32 x float]* %a_M_real21, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real21_addr"/></StgValue>
</operation>

<operation id="1910" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:114  %a_M_imag52_addr = getelementptr [32 x float]* %a_M_imag52, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag52_addr"/></StgValue>
</operation>

<operation id="1911" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:180  %b_M_real_21_addr = getelementptr [32 x float]* %b_M_real_21, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_21_addr"/></StgValue>
</operation>

<operation id="1912" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:244  %b_M_imag_21_addr = getelementptr [32 x float]* %b_M_imag_21, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_21_addr"/></StgValue>
</operation>

<operation id="1913" st_id="170" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:756  %p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157

]]></Node>
<StgValue><ssdm name="p_val_assign_161"/></StgValue>
</operation>

<operation id="1914" st_id="170" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:757  %p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158

]]></Node>
<StgValue><ssdm name="p_val_assign_162"/></StgValue>
</operation>

<operation id="1915" st_id="170" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:766  %p_val_assign_163 = fsub float %ac_40, %bd_40

]]></Node>
<StgValue><ssdm name="p_val_assign_163"/></StgValue>
</operation>

<operation id="1916" st_id="170" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:767  %p_val_assign_164 = fadd float %bc_40, %ad_40

]]></Node>
<StgValue><ssdm name="p_val_assign_164"/></StgValue>
</operation>

<operation id="1917" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:770  %a_M_real21_load = load float* %a_M_real21_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real21_load"/></StgValue>
</operation>

<operation id="1918" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:771  %a_M_imag52_load = load float* %a_M_imag52_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag52_load"/></StgValue>
</operation>

<operation id="1919" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:772  %b_M_real_21_load = load float* %b_M_real_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_21_load"/></StgValue>
</operation>

<operation id="1920" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:773  %b_M_imag_21_load = load float* %b_M_imag_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_21_load"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1921" st_id="171" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:756  %p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157

]]></Node>
<StgValue><ssdm name="p_val_assign_161"/></StgValue>
</operation>

<operation id="1922" st_id="171" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:757  %p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158

]]></Node>
<StgValue><ssdm name="p_val_assign_162"/></StgValue>
</operation>

<operation id="1923" st_id="171" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:766  %p_val_assign_163 = fsub float %ac_40, %bd_40

]]></Node>
<StgValue><ssdm name="p_val_assign_163"/></StgValue>
</operation>

<operation id="1924" st_id="171" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:767  %p_val_assign_164 = fadd float %bc_40, %ad_40

]]></Node>
<StgValue><ssdm name="p_val_assign_164"/></StgValue>
</operation>

<operation id="1925" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:770  %a_M_real21_load = load float* %a_M_real21_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real21_load"/></StgValue>
</operation>

<operation id="1926" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:771  %a_M_imag52_load = load float* %a_M_imag52_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag52_load"/></StgValue>
</operation>

<operation id="1927" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:772  %b_M_real_21_load = load float* %b_M_real_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_21_load"/></StgValue>
</operation>

<operation id="1928" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:773  %b_M_imag_21_load = load float* %b_M_imag_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_21_load"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1929" st_id="172" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:756  %p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157

]]></Node>
<StgValue><ssdm name="p_val_assign_161"/></StgValue>
</operation>

<operation id="1930" st_id="172" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:757  %p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158

]]></Node>
<StgValue><ssdm name="p_val_assign_162"/></StgValue>
</operation>

<operation id="1931" st_id="172" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:766  %p_val_assign_163 = fsub float %ac_40, %bd_40

]]></Node>
<StgValue><ssdm name="p_val_assign_163"/></StgValue>
</operation>

<operation id="1932" st_id="172" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:767  %p_val_assign_164 = fadd float %bc_40, %ad_40

]]></Node>
<StgValue><ssdm name="p_val_assign_164"/></StgValue>
</operation>

<operation id="1933" st_id="172" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:774  %ac_41 = fmul float %a_M_real21_load, %a_M_imag52_load

]]></Node>
<StgValue><ssdm name="ac_41"/></StgValue>
</operation>

<operation id="1934" st_id="172" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:775  %ad_41 = fmul float %a_M_real21_load, %b_M_imag_21_load

]]></Node>
<StgValue><ssdm name="ad_41"/></StgValue>
</operation>

<operation id="1935" st_id="172" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:776  %bd_41 = fmul float %a_M_imag52_load, %b_M_imag_21_load

]]></Node>
<StgValue><ssdm name="bd_41"/></StgValue>
</operation>

<operation id="1936" st_id="172" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:777  %bc_41 = fmul float %a_M_imag52_load, %b_M_real_21_load

]]></Node>
<StgValue><ssdm name="bc_41"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1937" st_id="173" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:756  %p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157

]]></Node>
<StgValue><ssdm name="p_val_assign_161"/></StgValue>
</operation>

<operation id="1938" st_id="173" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:757  %p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158

]]></Node>
<StgValue><ssdm name="p_val_assign_162"/></StgValue>
</operation>

<operation id="1939" st_id="173" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:766  %p_val_assign_163 = fsub float %ac_40, %bd_40

]]></Node>
<StgValue><ssdm name="p_val_assign_163"/></StgValue>
</operation>

<operation id="1940" st_id="173" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:767  %p_val_assign_164 = fadd float %bc_40, %ad_40

]]></Node>
<StgValue><ssdm name="p_val_assign_164"/></StgValue>
</operation>

<operation id="1941" st_id="173" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:774  %ac_41 = fmul float %a_M_real21_load, %a_M_imag52_load

]]></Node>
<StgValue><ssdm name="ac_41"/></StgValue>
</operation>

<operation id="1942" st_id="173" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:775  %ad_41 = fmul float %a_M_real21_load, %b_M_imag_21_load

]]></Node>
<StgValue><ssdm name="ad_41"/></StgValue>
</operation>

<operation id="1943" st_id="173" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:776  %bd_41 = fmul float %a_M_imag52_load, %b_M_imag_21_load

]]></Node>
<StgValue><ssdm name="bd_41"/></StgValue>
</operation>

<operation id="1944" st_id="173" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:777  %bc_41 = fmul float %a_M_imag52_load, %b_M_real_21_load

]]></Node>
<StgValue><ssdm name="bc_41"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1945" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:51  %a_M_real21_addr_1 = getelementptr [32 x float]* %a_M_real21, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real21_addr_1"/></StgValue>
</operation>

<operation id="1946" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:115  %a_M_imag52_addr_1 = getelementptr [32 x float]* %a_M_imag52, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag52_addr_1"/></StgValue>
</operation>

<operation id="1947" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:181  %b_M_real_21_addr_1 = getelementptr [32 x float]* %b_M_real_21, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_21_addr_1"/></StgValue>
</operation>

<operation id="1948" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:245  %b_M_imag_21_addr_1 = getelementptr [32 x float]* %b_M_imag_21, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_21_addr_1"/></StgValue>
</operation>

<operation id="1949" st_id="174" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:768  %p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161

]]></Node>
<StgValue><ssdm name="p_val_assign_165"/></StgValue>
</operation>

<operation id="1950" st_id="174" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:769  %p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162

]]></Node>
<StgValue><ssdm name="p_val_assign_166"/></StgValue>
</operation>

<operation id="1951" st_id="174" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:778  %p_val_assign_167 = fsub float %ac_41, %bd_41

]]></Node>
<StgValue><ssdm name="p_val_assign_167"/></StgValue>
</operation>

<operation id="1952" st_id="174" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:779  %p_val_assign_168 = fadd float %bc_41, %ad_41

]]></Node>
<StgValue><ssdm name="p_val_assign_168"/></StgValue>
</operation>

<operation id="1953" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:782  %a_M_real21_load_1 = load float* %a_M_real21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real21_load_1"/></StgValue>
</operation>

<operation id="1954" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:783  %a_M_imag52_load_1 = load float* %a_M_imag52_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag52_load_1"/></StgValue>
</operation>

<operation id="1955" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:784  %b_M_real_21_load_1 = load float* %b_M_real_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_21_load_1"/></StgValue>
</operation>

<operation id="1956" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:785  %b_M_imag_21_load_1 = load float* %b_M_imag_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_21_load_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1957" st_id="175" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:768  %p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161

]]></Node>
<StgValue><ssdm name="p_val_assign_165"/></StgValue>
</operation>

<operation id="1958" st_id="175" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:769  %p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162

]]></Node>
<StgValue><ssdm name="p_val_assign_166"/></StgValue>
</operation>

<operation id="1959" st_id="175" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:778  %p_val_assign_167 = fsub float %ac_41, %bd_41

]]></Node>
<StgValue><ssdm name="p_val_assign_167"/></StgValue>
</operation>

<operation id="1960" st_id="175" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:779  %p_val_assign_168 = fadd float %bc_41, %ad_41

]]></Node>
<StgValue><ssdm name="p_val_assign_168"/></StgValue>
</operation>

<operation id="1961" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:782  %a_M_real21_load_1 = load float* %a_M_real21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real21_load_1"/></StgValue>
</operation>

<operation id="1962" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:783  %a_M_imag52_load_1 = load float* %a_M_imag52_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag52_load_1"/></StgValue>
</operation>

<operation id="1963" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:784  %b_M_real_21_load_1 = load float* %b_M_real_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_21_load_1"/></StgValue>
</operation>

<operation id="1964" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:785  %b_M_imag_21_load_1 = load float* %b_M_imag_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_21_load_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1965" st_id="176" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:768  %p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161

]]></Node>
<StgValue><ssdm name="p_val_assign_165"/></StgValue>
</operation>

<operation id="1966" st_id="176" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:769  %p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162

]]></Node>
<StgValue><ssdm name="p_val_assign_166"/></StgValue>
</operation>

<operation id="1967" st_id="176" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:778  %p_val_assign_167 = fsub float %ac_41, %bd_41

]]></Node>
<StgValue><ssdm name="p_val_assign_167"/></StgValue>
</operation>

<operation id="1968" st_id="176" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:779  %p_val_assign_168 = fadd float %bc_41, %ad_41

]]></Node>
<StgValue><ssdm name="p_val_assign_168"/></StgValue>
</operation>

<operation id="1969" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:786  %ac_42 = fmul float %a_M_real21_load_1, %a_M_imag52_load_1

]]></Node>
<StgValue><ssdm name="ac_42"/></StgValue>
</operation>

<operation id="1970" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:787  %ad_42 = fmul float %a_M_real21_load_1, %b_M_imag_21_load_1

]]></Node>
<StgValue><ssdm name="ad_42"/></StgValue>
</operation>

<operation id="1971" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:788  %bd_42 = fmul float %a_M_imag52_load_1, %b_M_imag_21_load_1

]]></Node>
<StgValue><ssdm name="bd_42"/></StgValue>
</operation>

<operation id="1972" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:789  %bc_42 = fmul float %a_M_imag52_load_1, %b_M_real_21_load_1

]]></Node>
<StgValue><ssdm name="bc_42"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1973" st_id="177" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:768  %p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161

]]></Node>
<StgValue><ssdm name="p_val_assign_165"/></StgValue>
</operation>

<operation id="1974" st_id="177" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:769  %p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162

]]></Node>
<StgValue><ssdm name="p_val_assign_166"/></StgValue>
</operation>

<operation id="1975" st_id="177" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:778  %p_val_assign_167 = fsub float %ac_41, %bd_41

]]></Node>
<StgValue><ssdm name="p_val_assign_167"/></StgValue>
</operation>

<operation id="1976" st_id="177" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:779  %p_val_assign_168 = fadd float %bc_41, %ad_41

]]></Node>
<StgValue><ssdm name="p_val_assign_168"/></StgValue>
</operation>

<operation id="1977" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:786  %ac_42 = fmul float %a_M_real21_load_1, %a_M_imag52_load_1

]]></Node>
<StgValue><ssdm name="ac_42"/></StgValue>
</operation>

<operation id="1978" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:787  %ad_42 = fmul float %a_M_real21_load_1, %b_M_imag_21_load_1

]]></Node>
<StgValue><ssdm name="ad_42"/></StgValue>
</operation>

<operation id="1979" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:788  %bd_42 = fmul float %a_M_imag52_load_1, %b_M_imag_21_load_1

]]></Node>
<StgValue><ssdm name="bd_42"/></StgValue>
</operation>

<operation id="1980" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:789  %bc_42 = fmul float %a_M_imag52_load_1, %b_M_real_21_load_1

]]></Node>
<StgValue><ssdm name="bc_42"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1981" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:52  %a_M_real22_addr = getelementptr [32 x float]* %a_M_real22, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real22_addr"/></StgValue>
</operation>

<operation id="1982" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:116  %a_M_imag53_addr = getelementptr [32 x float]* %a_M_imag53, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag53_addr"/></StgValue>
</operation>

<operation id="1983" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:182  %b_M_real_22_addr = getelementptr [32 x float]* %b_M_real_22, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_22_addr"/></StgValue>
</operation>

<operation id="1984" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:246  %b_M_imag_22_addr = getelementptr [32 x float]* %b_M_imag_22, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_22_addr"/></StgValue>
</operation>

<operation id="1985" st_id="178" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:780  %p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165

]]></Node>
<StgValue><ssdm name="p_val_assign_169"/></StgValue>
</operation>

<operation id="1986" st_id="178" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:781  %p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166

]]></Node>
<StgValue><ssdm name="p_val_assign_170"/></StgValue>
</operation>

<operation id="1987" st_id="178" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:790  %p_val_assign_171 = fsub float %ac_42, %bd_42

]]></Node>
<StgValue><ssdm name="p_val_assign_171"/></StgValue>
</operation>

<operation id="1988" st_id="178" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:791  %p_val_assign_172 = fadd float %bc_42, %ad_42

]]></Node>
<StgValue><ssdm name="p_val_assign_172"/></StgValue>
</operation>

<operation id="1989" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:794  %a_M_real22_load = load float* %a_M_real22_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real22_load"/></StgValue>
</operation>

<operation id="1990" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:795  %a_M_imag53_load = load float* %a_M_imag53_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag53_load"/></StgValue>
</operation>

<operation id="1991" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:796  %b_M_real_22_load = load float* %b_M_real_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_22_load"/></StgValue>
</operation>

<operation id="1992" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:797  %b_M_imag_22_load = load float* %b_M_imag_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_22_load"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1993" st_id="179" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:780  %p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165

]]></Node>
<StgValue><ssdm name="p_val_assign_169"/></StgValue>
</operation>

<operation id="1994" st_id="179" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:781  %p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166

]]></Node>
<StgValue><ssdm name="p_val_assign_170"/></StgValue>
</operation>

<operation id="1995" st_id="179" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:790  %p_val_assign_171 = fsub float %ac_42, %bd_42

]]></Node>
<StgValue><ssdm name="p_val_assign_171"/></StgValue>
</operation>

<operation id="1996" st_id="179" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:791  %p_val_assign_172 = fadd float %bc_42, %ad_42

]]></Node>
<StgValue><ssdm name="p_val_assign_172"/></StgValue>
</operation>

<operation id="1997" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:794  %a_M_real22_load = load float* %a_M_real22_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real22_load"/></StgValue>
</operation>

<operation id="1998" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:795  %a_M_imag53_load = load float* %a_M_imag53_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag53_load"/></StgValue>
</operation>

<operation id="1999" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:796  %b_M_real_22_load = load float* %b_M_real_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_22_load"/></StgValue>
</operation>

<operation id="2000" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:797  %b_M_imag_22_load = load float* %b_M_imag_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_22_load"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2001" st_id="180" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:780  %p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165

]]></Node>
<StgValue><ssdm name="p_val_assign_169"/></StgValue>
</operation>

<operation id="2002" st_id="180" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:781  %p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166

]]></Node>
<StgValue><ssdm name="p_val_assign_170"/></StgValue>
</operation>

<operation id="2003" st_id="180" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:790  %p_val_assign_171 = fsub float %ac_42, %bd_42

]]></Node>
<StgValue><ssdm name="p_val_assign_171"/></StgValue>
</operation>

<operation id="2004" st_id="180" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:791  %p_val_assign_172 = fadd float %bc_42, %ad_42

]]></Node>
<StgValue><ssdm name="p_val_assign_172"/></StgValue>
</operation>

<operation id="2005" st_id="180" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:798  %ac_43 = fmul float %a_M_real22_load, %a_M_imag53_load

]]></Node>
<StgValue><ssdm name="ac_43"/></StgValue>
</operation>

<operation id="2006" st_id="180" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:799  %ad_43 = fmul float %a_M_real22_load, %b_M_imag_22_load

]]></Node>
<StgValue><ssdm name="ad_43"/></StgValue>
</operation>

<operation id="2007" st_id="180" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:800  %bd_43 = fmul float %a_M_imag53_load, %b_M_imag_22_load

]]></Node>
<StgValue><ssdm name="bd_43"/></StgValue>
</operation>

<operation id="2008" st_id="180" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:801  %bc_43 = fmul float %a_M_imag53_load, %b_M_real_22_load

]]></Node>
<StgValue><ssdm name="bc_43"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2009" st_id="181" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:780  %p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165

]]></Node>
<StgValue><ssdm name="p_val_assign_169"/></StgValue>
</operation>

<operation id="2010" st_id="181" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:781  %p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166

]]></Node>
<StgValue><ssdm name="p_val_assign_170"/></StgValue>
</operation>

<operation id="2011" st_id="181" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:790  %p_val_assign_171 = fsub float %ac_42, %bd_42

]]></Node>
<StgValue><ssdm name="p_val_assign_171"/></StgValue>
</operation>

<operation id="2012" st_id="181" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:791  %p_val_assign_172 = fadd float %bc_42, %ad_42

]]></Node>
<StgValue><ssdm name="p_val_assign_172"/></StgValue>
</operation>

<operation id="2013" st_id="181" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:798  %ac_43 = fmul float %a_M_real22_load, %a_M_imag53_load

]]></Node>
<StgValue><ssdm name="ac_43"/></StgValue>
</operation>

<operation id="2014" st_id="181" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:799  %ad_43 = fmul float %a_M_real22_load, %b_M_imag_22_load

]]></Node>
<StgValue><ssdm name="ad_43"/></StgValue>
</operation>

<operation id="2015" st_id="181" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:800  %bd_43 = fmul float %a_M_imag53_load, %b_M_imag_22_load

]]></Node>
<StgValue><ssdm name="bd_43"/></StgValue>
</operation>

<operation id="2016" st_id="181" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:801  %bc_43 = fmul float %a_M_imag53_load, %b_M_real_22_load

]]></Node>
<StgValue><ssdm name="bc_43"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2017" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:53  %a_M_real22_addr_1 = getelementptr [32 x float]* %a_M_real22, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real22_addr_1"/></StgValue>
</operation>

<operation id="2018" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:117  %a_M_imag53_addr_1 = getelementptr [32 x float]* %a_M_imag53, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag53_addr_1"/></StgValue>
</operation>

<operation id="2019" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:183  %b_M_real_22_addr_1 = getelementptr [32 x float]* %b_M_real_22, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_22_addr_1"/></StgValue>
</operation>

<operation id="2020" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:247  %b_M_imag_22_addr_1 = getelementptr [32 x float]* %b_M_imag_22, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_22_addr_1"/></StgValue>
</operation>

<operation id="2021" st_id="182" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:792  %p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169

]]></Node>
<StgValue><ssdm name="p_val_assign_173"/></StgValue>
</operation>

<operation id="2022" st_id="182" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:793  %p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170

]]></Node>
<StgValue><ssdm name="p_val_assign_174"/></StgValue>
</operation>

<operation id="2023" st_id="182" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:802  %p_val_assign_175 = fsub float %ac_43, %bd_43

]]></Node>
<StgValue><ssdm name="p_val_assign_175"/></StgValue>
</operation>

<operation id="2024" st_id="182" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:803  %p_val_assign_176 = fadd float %bc_43, %ad_43

]]></Node>
<StgValue><ssdm name="p_val_assign_176"/></StgValue>
</operation>

<operation id="2025" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:806  %a_M_real22_load_1 = load float* %a_M_real22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real22_load_1"/></StgValue>
</operation>

<operation id="2026" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:807  %a_M_imag53_load_1 = load float* %a_M_imag53_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag53_load_1"/></StgValue>
</operation>

<operation id="2027" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:808  %b_M_real_22_load_1 = load float* %b_M_real_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_22_load_1"/></StgValue>
</operation>

<operation id="2028" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:809  %b_M_imag_22_load_1 = load float* %b_M_imag_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_22_load_1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2029" st_id="183" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:792  %p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169

]]></Node>
<StgValue><ssdm name="p_val_assign_173"/></StgValue>
</operation>

<operation id="2030" st_id="183" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:793  %p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170

]]></Node>
<StgValue><ssdm name="p_val_assign_174"/></StgValue>
</operation>

<operation id="2031" st_id="183" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:802  %p_val_assign_175 = fsub float %ac_43, %bd_43

]]></Node>
<StgValue><ssdm name="p_val_assign_175"/></StgValue>
</operation>

<operation id="2032" st_id="183" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:803  %p_val_assign_176 = fadd float %bc_43, %ad_43

]]></Node>
<StgValue><ssdm name="p_val_assign_176"/></StgValue>
</operation>

<operation id="2033" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:806  %a_M_real22_load_1 = load float* %a_M_real22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real22_load_1"/></StgValue>
</operation>

<operation id="2034" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:807  %a_M_imag53_load_1 = load float* %a_M_imag53_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag53_load_1"/></StgValue>
</operation>

<operation id="2035" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:808  %b_M_real_22_load_1 = load float* %b_M_real_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_22_load_1"/></StgValue>
</operation>

<operation id="2036" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:809  %b_M_imag_22_load_1 = load float* %b_M_imag_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_22_load_1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2037" st_id="184" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:792  %p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169

]]></Node>
<StgValue><ssdm name="p_val_assign_173"/></StgValue>
</operation>

<operation id="2038" st_id="184" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:793  %p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170

]]></Node>
<StgValue><ssdm name="p_val_assign_174"/></StgValue>
</operation>

<operation id="2039" st_id="184" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:802  %p_val_assign_175 = fsub float %ac_43, %bd_43

]]></Node>
<StgValue><ssdm name="p_val_assign_175"/></StgValue>
</operation>

<operation id="2040" st_id="184" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:803  %p_val_assign_176 = fadd float %bc_43, %ad_43

]]></Node>
<StgValue><ssdm name="p_val_assign_176"/></StgValue>
</operation>

<operation id="2041" st_id="184" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:810  %ac_44 = fmul float %a_M_real22_load_1, %a_M_imag53_load_1

]]></Node>
<StgValue><ssdm name="ac_44"/></StgValue>
</operation>

<operation id="2042" st_id="184" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:811  %ad_44 = fmul float %a_M_real22_load_1, %b_M_imag_22_load_1

]]></Node>
<StgValue><ssdm name="ad_44"/></StgValue>
</operation>

<operation id="2043" st_id="184" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:812  %bd_44 = fmul float %a_M_imag53_load_1, %b_M_imag_22_load_1

]]></Node>
<StgValue><ssdm name="bd_44"/></StgValue>
</operation>

<operation id="2044" st_id="184" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:813  %bc_44 = fmul float %a_M_imag53_load_1, %b_M_real_22_load_1

]]></Node>
<StgValue><ssdm name="bc_44"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2045" st_id="185" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:792  %p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169

]]></Node>
<StgValue><ssdm name="p_val_assign_173"/></StgValue>
</operation>

<operation id="2046" st_id="185" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:793  %p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170

]]></Node>
<StgValue><ssdm name="p_val_assign_174"/></StgValue>
</operation>

<operation id="2047" st_id="185" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:802  %p_val_assign_175 = fsub float %ac_43, %bd_43

]]></Node>
<StgValue><ssdm name="p_val_assign_175"/></StgValue>
</operation>

<operation id="2048" st_id="185" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:803  %p_val_assign_176 = fadd float %bc_43, %ad_43

]]></Node>
<StgValue><ssdm name="p_val_assign_176"/></StgValue>
</operation>

<operation id="2049" st_id="185" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:810  %ac_44 = fmul float %a_M_real22_load_1, %a_M_imag53_load_1

]]></Node>
<StgValue><ssdm name="ac_44"/></StgValue>
</operation>

<operation id="2050" st_id="185" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:811  %ad_44 = fmul float %a_M_real22_load_1, %b_M_imag_22_load_1

]]></Node>
<StgValue><ssdm name="ad_44"/></StgValue>
</operation>

<operation id="2051" st_id="185" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:812  %bd_44 = fmul float %a_M_imag53_load_1, %b_M_imag_22_load_1

]]></Node>
<StgValue><ssdm name="bd_44"/></StgValue>
</operation>

<operation id="2052" st_id="185" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:813  %bc_44 = fmul float %a_M_imag53_load_1, %b_M_real_22_load_1

]]></Node>
<StgValue><ssdm name="bc_44"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2053" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:54  %a_M_real23_addr = getelementptr [32 x float]* %a_M_real23, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real23_addr"/></StgValue>
</operation>

<operation id="2054" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:118  %a_M_imag54_addr = getelementptr [32 x float]* %a_M_imag54, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag54_addr"/></StgValue>
</operation>

<operation id="2055" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:184  %b_M_real_23_addr = getelementptr [32 x float]* %b_M_real_23, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_23_addr"/></StgValue>
</operation>

<operation id="2056" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:248  %b_M_imag_23_addr = getelementptr [32 x float]* %b_M_imag_23, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_23_addr"/></StgValue>
</operation>

<operation id="2057" st_id="186" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:804  %p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173

]]></Node>
<StgValue><ssdm name="p_val_assign_177"/></StgValue>
</operation>

<operation id="2058" st_id="186" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:805  %p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174

]]></Node>
<StgValue><ssdm name="p_val_assign_178"/></StgValue>
</operation>

<operation id="2059" st_id="186" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:814  %p_val_assign_179 = fsub float %ac_44, %bd_44

]]></Node>
<StgValue><ssdm name="p_val_assign_179"/></StgValue>
</operation>

<operation id="2060" st_id="186" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:815  %p_val_assign_180 = fadd float %bc_44, %ad_44

]]></Node>
<StgValue><ssdm name="p_val_assign_180"/></StgValue>
</operation>

<operation id="2061" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:818  %a_M_real23_load = load float* %a_M_real23_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real23_load"/></StgValue>
</operation>

<operation id="2062" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:819  %a_M_imag54_load = load float* %a_M_imag54_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag54_load"/></StgValue>
</operation>

<operation id="2063" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:820  %b_M_real_23_load = load float* %b_M_real_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_23_load"/></StgValue>
</operation>

<operation id="2064" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:821  %b_M_imag_23_load = load float* %b_M_imag_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_23_load"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2065" st_id="187" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:804  %p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173

]]></Node>
<StgValue><ssdm name="p_val_assign_177"/></StgValue>
</operation>

<operation id="2066" st_id="187" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:805  %p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174

]]></Node>
<StgValue><ssdm name="p_val_assign_178"/></StgValue>
</operation>

<operation id="2067" st_id="187" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:814  %p_val_assign_179 = fsub float %ac_44, %bd_44

]]></Node>
<StgValue><ssdm name="p_val_assign_179"/></StgValue>
</operation>

<operation id="2068" st_id="187" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:815  %p_val_assign_180 = fadd float %bc_44, %ad_44

]]></Node>
<StgValue><ssdm name="p_val_assign_180"/></StgValue>
</operation>

<operation id="2069" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:818  %a_M_real23_load = load float* %a_M_real23_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real23_load"/></StgValue>
</operation>

<operation id="2070" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:819  %a_M_imag54_load = load float* %a_M_imag54_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag54_load"/></StgValue>
</operation>

<operation id="2071" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:820  %b_M_real_23_load = load float* %b_M_real_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_23_load"/></StgValue>
</operation>

<operation id="2072" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:821  %b_M_imag_23_load = load float* %b_M_imag_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_23_load"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2073" st_id="188" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:804  %p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173

]]></Node>
<StgValue><ssdm name="p_val_assign_177"/></StgValue>
</operation>

<operation id="2074" st_id="188" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:805  %p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174

]]></Node>
<StgValue><ssdm name="p_val_assign_178"/></StgValue>
</operation>

<operation id="2075" st_id="188" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:814  %p_val_assign_179 = fsub float %ac_44, %bd_44

]]></Node>
<StgValue><ssdm name="p_val_assign_179"/></StgValue>
</operation>

<operation id="2076" st_id="188" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:815  %p_val_assign_180 = fadd float %bc_44, %ad_44

]]></Node>
<StgValue><ssdm name="p_val_assign_180"/></StgValue>
</operation>

<operation id="2077" st_id="188" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:822  %ac_45 = fmul float %a_M_real23_load, %a_M_imag54_load

]]></Node>
<StgValue><ssdm name="ac_45"/></StgValue>
</operation>

<operation id="2078" st_id="188" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:823  %ad_45 = fmul float %a_M_real23_load, %b_M_imag_23_load

]]></Node>
<StgValue><ssdm name="ad_45"/></StgValue>
</operation>

<operation id="2079" st_id="188" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:824  %bd_45 = fmul float %a_M_imag54_load, %b_M_imag_23_load

]]></Node>
<StgValue><ssdm name="bd_45"/></StgValue>
</operation>

<operation id="2080" st_id="188" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:825  %bc_45 = fmul float %a_M_imag54_load, %b_M_real_23_load

]]></Node>
<StgValue><ssdm name="bc_45"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2081" st_id="189" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:804  %p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173

]]></Node>
<StgValue><ssdm name="p_val_assign_177"/></StgValue>
</operation>

<operation id="2082" st_id="189" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:805  %p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174

]]></Node>
<StgValue><ssdm name="p_val_assign_178"/></StgValue>
</operation>

<operation id="2083" st_id="189" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:814  %p_val_assign_179 = fsub float %ac_44, %bd_44

]]></Node>
<StgValue><ssdm name="p_val_assign_179"/></StgValue>
</operation>

<operation id="2084" st_id="189" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:815  %p_val_assign_180 = fadd float %bc_44, %ad_44

]]></Node>
<StgValue><ssdm name="p_val_assign_180"/></StgValue>
</operation>

<operation id="2085" st_id="189" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:822  %ac_45 = fmul float %a_M_real23_load, %a_M_imag54_load

]]></Node>
<StgValue><ssdm name="ac_45"/></StgValue>
</operation>

<operation id="2086" st_id="189" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:823  %ad_45 = fmul float %a_M_real23_load, %b_M_imag_23_load

]]></Node>
<StgValue><ssdm name="ad_45"/></StgValue>
</operation>

<operation id="2087" st_id="189" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:824  %bd_45 = fmul float %a_M_imag54_load, %b_M_imag_23_load

]]></Node>
<StgValue><ssdm name="bd_45"/></StgValue>
</operation>

<operation id="2088" st_id="189" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:825  %bc_45 = fmul float %a_M_imag54_load, %b_M_real_23_load

]]></Node>
<StgValue><ssdm name="bc_45"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2089" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:55  %a_M_real23_addr_1 = getelementptr [32 x float]* %a_M_real23, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real23_addr_1"/></StgValue>
</operation>

<operation id="2090" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:119  %a_M_imag54_addr_1 = getelementptr [32 x float]* %a_M_imag54, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag54_addr_1"/></StgValue>
</operation>

<operation id="2091" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:185  %b_M_real_23_addr_1 = getelementptr [32 x float]* %b_M_real_23, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_23_addr_1"/></StgValue>
</operation>

<operation id="2092" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:249  %b_M_imag_23_addr_1 = getelementptr [32 x float]* %b_M_imag_23, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_23_addr_1"/></StgValue>
</operation>

<operation id="2093" st_id="190" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:816  %p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177

]]></Node>
<StgValue><ssdm name="p_val_assign_181"/></StgValue>
</operation>

<operation id="2094" st_id="190" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:817  %p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178

]]></Node>
<StgValue><ssdm name="p_val_assign_182"/></StgValue>
</operation>

<operation id="2095" st_id="190" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:826  %p_val_assign_183 = fsub float %ac_45, %bd_45

]]></Node>
<StgValue><ssdm name="p_val_assign_183"/></StgValue>
</operation>

<operation id="2096" st_id="190" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:827  %p_val_assign_184 = fadd float %bc_45, %ad_45

]]></Node>
<StgValue><ssdm name="p_val_assign_184"/></StgValue>
</operation>

<operation id="2097" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:830  %a_M_real23_load_1 = load float* %a_M_real23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real23_load_1"/></StgValue>
</operation>

<operation id="2098" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:831  %a_M_imag54_load_1 = load float* %a_M_imag54_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag54_load_1"/></StgValue>
</operation>

<operation id="2099" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:832  %b_M_real_23_load_1 = load float* %b_M_real_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_23_load_1"/></StgValue>
</operation>

<operation id="2100" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:833  %b_M_imag_23_load_1 = load float* %b_M_imag_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_23_load_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2101" st_id="191" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:816  %p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177

]]></Node>
<StgValue><ssdm name="p_val_assign_181"/></StgValue>
</operation>

<operation id="2102" st_id="191" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:817  %p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178

]]></Node>
<StgValue><ssdm name="p_val_assign_182"/></StgValue>
</operation>

<operation id="2103" st_id="191" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:826  %p_val_assign_183 = fsub float %ac_45, %bd_45

]]></Node>
<StgValue><ssdm name="p_val_assign_183"/></StgValue>
</operation>

<operation id="2104" st_id="191" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:827  %p_val_assign_184 = fadd float %bc_45, %ad_45

]]></Node>
<StgValue><ssdm name="p_val_assign_184"/></StgValue>
</operation>

<operation id="2105" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:830  %a_M_real23_load_1 = load float* %a_M_real23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real23_load_1"/></StgValue>
</operation>

<operation id="2106" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:831  %a_M_imag54_load_1 = load float* %a_M_imag54_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag54_load_1"/></StgValue>
</operation>

<operation id="2107" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:832  %b_M_real_23_load_1 = load float* %b_M_real_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_23_load_1"/></StgValue>
</operation>

<operation id="2108" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:833  %b_M_imag_23_load_1 = load float* %b_M_imag_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_23_load_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2109" st_id="192" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:816  %p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177

]]></Node>
<StgValue><ssdm name="p_val_assign_181"/></StgValue>
</operation>

<operation id="2110" st_id="192" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:817  %p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178

]]></Node>
<StgValue><ssdm name="p_val_assign_182"/></StgValue>
</operation>

<operation id="2111" st_id="192" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:826  %p_val_assign_183 = fsub float %ac_45, %bd_45

]]></Node>
<StgValue><ssdm name="p_val_assign_183"/></StgValue>
</operation>

<operation id="2112" st_id="192" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:827  %p_val_assign_184 = fadd float %bc_45, %ad_45

]]></Node>
<StgValue><ssdm name="p_val_assign_184"/></StgValue>
</operation>

<operation id="2113" st_id="192" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:834  %ac_46 = fmul float %a_M_real23_load_1, %a_M_imag54_load_1

]]></Node>
<StgValue><ssdm name="ac_46"/></StgValue>
</operation>

<operation id="2114" st_id="192" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:835  %ad_46 = fmul float %a_M_real23_load_1, %b_M_imag_23_load_1

]]></Node>
<StgValue><ssdm name="ad_46"/></StgValue>
</operation>

<operation id="2115" st_id="192" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:836  %bd_46 = fmul float %a_M_imag54_load_1, %b_M_imag_23_load_1

]]></Node>
<StgValue><ssdm name="bd_46"/></StgValue>
</operation>

<operation id="2116" st_id="192" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:837  %bc_46 = fmul float %a_M_imag54_load_1, %b_M_real_23_load_1

]]></Node>
<StgValue><ssdm name="bc_46"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2117" st_id="193" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:816  %p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177

]]></Node>
<StgValue><ssdm name="p_val_assign_181"/></StgValue>
</operation>

<operation id="2118" st_id="193" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:817  %p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178

]]></Node>
<StgValue><ssdm name="p_val_assign_182"/></StgValue>
</operation>

<operation id="2119" st_id="193" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:826  %p_val_assign_183 = fsub float %ac_45, %bd_45

]]></Node>
<StgValue><ssdm name="p_val_assign_183"/></StgValue>
</operation>

<operation id="2120" st_id="193" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:827  %p_val_assign_184 = fadd float %bc_45, %ad_45

]]></Node>
<StgValue><ssdm name="p_val_assign_184"/></StgValue>
</operation>

<operation id="2121" st_id="193" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:834  %ac_46 = fmul float %a_M_real23_load_1, %a_M_imag54_load_1

]]></Node>
<StgValue><ssdm name="ac_46"/></StgValue>
</operation>

<operation id="2122" st_id="193" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:835  %ad_46 = fmul float %a_M_real23_load_1, %b_M_imag_23_load_1

]]></Node>
<StgValue><ssdm name="ad_46"/></StgValue>
</operation>

<operation id="2123" st_id="193" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:836  %bd_46 = fmul float %a_M_imag54_load_1, %b_M_imag_23_load_1

]]></Node>
<StgValue><ssdm name="bd_46"/></StgValue>
</operation>

<operation id="2124" st_id="193" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:837  %bc_46 = fmul float %a_M_imag54_load_1, %b_M_real_23_load_1

]]></Node>
<StgValue><ssdm name="bc_46"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2125" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:56  %a_M_real24_addr = getelementptr [32 x float]* %a_M_real24, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real24_addr"/></StgValue>
</operation>

<operation id="2126" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:120  %a_M_imag55_addr = getelementptr [32 x float]* %a_M_imag55, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag55_addr"/></StgValue>
</operation>

<operation id="2127" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:186  %b_M_real_24_addr = getelementptr [32 x float]* %b_M_real_24, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_24_addr"/></StgValue>
</operation>

<operation id="2128" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:250  %b_M_imag_24_addr = getelementptr [32 x float]* %b_M_imag_24, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_24_addr"/></StgValue>
</operation>

<operation id="2129" st_id="194" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:828  %p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181

]]></Node>
<StgValue><ssdm name="p_val_assign_185"/></StgValue>
</operation>

<operation id="2130" st_id="194" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:829  %p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182

]]></Node>
<StgValue><ssdm name="p_val_assign_186"/></StgValue>
</operation>

<operation id="2131" st_id="194" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:838  %p_val_assign_187 = fsub float %ac_46, %bd_46

]]></Node>
<StgValue><ssdm name="p_val_assign_187"/></StgValue>
</operation>

<operation id="2132" st_id="194" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:839  %p_val_assign_188 = fadd float %bc_46, %ad_46

]]></Node>
<StgValue><ssdm name="p_val_assign_188"/></StgValue>
</operation>

<operation id="2133" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:842  %a_M_real24_load = load float* %a_M_real24_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real24_load"/></StgValue>
</operation>

<operation id="2134" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:843  %a_M_imag55_load = load float* %a_M_imag55_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag55_load"/></StgValue>
</operation>

<operation id="2135" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:844  %b_M_real_24_load = load float* %b_M_real_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_24_load"/></StgValue>
</operation>

<operation id="2136" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:845  %b_M_imag_24_load = load float* %b_M_imag_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_24_load"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2137" st_id="195" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:828  %p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181

]]></Node>
<StgValue><ssdm name="p_val_assign_185"/></StgValue>
</operation>

<operation id="2138" st_id="195" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:829  %p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182

]]></Node>
<StgValue><ssdm name="p_val_assign_186"/></StgValue>
</operation>

<operation id="2139" st_id="195" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:838  %p_val_assign_187 = fsub float %ac_46, %bd_46

]]></Node>
<StgValue><ssdm name="p_val_assign_187"/></StgValue>
</operation>

<operation id="2140" st_id="195" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:839  %p_val_assign_188 = fadd float %bc_46, %ad_46

]]></Node>
<StgValue><ssdm name="p_val_assign_188"/></StgValue>
</operation>

<operation id="2141" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:842  %a_M_real24_load = load float* %a_M_real24_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real24_load"/></StgValue>
</operation>

<operation id="2142" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:843  %a_M_imag55_load = load float* %a_M_imag55_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag55_load"/></StgValue>
</operation>

<operation id="2143" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:844  %b_M_real_24_load = load float* %b_M_real_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_24_load"/></StgValue>
</operation>

<operation id="2144" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:845  %b_M_imag_24_load = load float* %b_M_imag_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_24_load"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2145" st_id="196" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:828  %p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181

]]></Node>
<StgValue><ssdm name="p_val_assign_185"/></StgValue>
</operation>

<operation id="2146" st_id="196" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:829  %p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182

]]></Node>
<StgValue><ssdm name="p_val_assign_186"/></StgValue>
</operation>

<operation id="2147" st_id="196" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:838  %p_val_assign_187 = fsub float %ac_46, %bd_46

]]></Node>
<StgValue><ssdm name="p_val_assign_187"/></StgValue>
</operation>

<operation id="2148" st_id="196" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:839  %p_val_assign_188 = fadd float %bc_46, %ad_46

]]></Node>
<StgValue><ssdm name="p_val_assign_188"/></StgValue>
</operation>

<operation id="2149" st_id="196" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:846  %ac_47 = fmul float %a_M_real24_load, %a_M_imag55_load

]]></Node>
<StgValue><ssdm name="ac_47"/></StgValue>
</operation>

<operation id="2150" st_id="196" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:847  %ad_47 = fmul float %a_M_real24_load, %b_M_imag_24_load

]]></Node>
<StgValue><ssdm name="ad_47"/></StgValue>
</operation>

<operation id="2151" st_id="196" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:848  %bd_47 = fmul float %a_M_imag55_load, %b_M_imag_24_load

]]></Node>
<StgValue><ssdm name="bd_47"/></StgValue>
</operation>

<operation id="2152" st_id="196" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:849  %bc_47 = fmul float %a_M_imag55_load, %b_M_real_24_load

]]></Node>
<StgValue><ssdm name="bc_47"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2153" st_id="197" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:828  %p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181

]]></Node>
<StgValue><ssdm name="p_val_assign_185"/></StgValue>
</operation>

<operation id="2154" st_id="197" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:829  %p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182

]]></Node>
<StgValue><ssdm name="p_val_assign_186"/></StgValue>
</operation>

<operation id="2155" st_id="197" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:838  %p_val_assign_187 = fsub float %ac_46, %bd_46

]]></Node>
<StgValue><ssdm name="p_val_assign_187"/></StgValue>
</operation>

<operation id="2156" st_id="197" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:839  %p_val_assign_188 = fadd float %bc_46, %ad_46

]]></Node>
<StgValue><ssdm name="p_val_assign_188"/></StgValue>
</operation>

<operation id="2157" st_id="197" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:846  %ac_47 = fmul float %a_M_real24_load, %a_M_imag55_load

]]></Node>
<StgValue><ssdm name="ac_47"/></StgValue>
</operation>

<operation id="2158" st_id="197" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:847  %ad_47 = fmul float %a_M_real24_load, %b_M_imag_24_load

]]></Node>
<StgValue><ssdm name="ad_47"/></StgValue>
</operation>

<operation id="2159" st_id="197" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:848  %bd_47 = fmul float %a_M_imag55_load, %b_M_imag_24_load

]]></Node>
<StgValue><ssdm name="bd_47"/></StgValue>
</operation>

<operation id="2160" st_id="197" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:849  %bc_47 = fmul float %a_M_imag55_load, %b_M_real_24_load

]]></Node>
<StgValue><ssdm name="bc_47"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2161" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:57  %a_M_real24_addr_1 = getelementptr [32 x float]* %a_M_real24, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real24_addr_1"/></StgValue>
</operation>

<operation id="2162" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:121  %a_M_imag55_addr_1 = getelementptr [32 x float]* %a_M_imag55, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag55_addr_1"/></StgValue>
</operation>

<operation id="2163" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:187  %b_M_real_24_addr_1 = getelementptr [32 x float]* %b_M_real_24, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_24_addr_1"/></StgValue>
</operation>

<operation id="2164" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:251  %b_M_imag_24_addr_1 = getelementptr [32 x float]* %b_M_imag_24, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_24_addr_1"/></StgValue>
</operation>

<operation id="2165" st_id="198" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:840  %p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185

]]></Node>
<StgValue><ssdm name="p_val_assign_189"/></StgValue>
</operation>

<operation id="2166" st_id="198" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:841  %p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186

]]></Node>
<StgValue><ssdm name="p_val_assign_190"/></StgValue>
</operation>

<operation id="2167" st_id="198" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:850  %p_val_assign_191 = fsub float %ac_47, %bd_47

]]></Node>
<StgValue><ssdm name="p_val_assign_191"/></StgValue>
</operation>

<operation id="2168" st_id="198" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:851  %p_val_assign_192 = fadd float %bc_47, %ad_47

]]></Node>
<StgValue><ssdm name="p_val_assign_192"/></StgValue>
</operation>

<operation id="2169" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:854  %a_M_real24_load_1 = load float* %a_M_real24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real24_load_1"/></StgValue>
</operation>

<operation id="2170" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:855  %a_M_imag55_load_1 = load float* %a_M_imag55_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag55_load_1"/></StgValue>
</operation>

<operation id="2171" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:856  %b_M_real_24_load_1 = load float* %b_M_real_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_24_load_1"/></StgValue>
</operation>

<operation id="2172" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:857  %b_M_imag_24_load_1 = load float* %b_M_imag_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_24_load_1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2173" st_id="199" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:840  %p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185

]]></Node>
<StgValue><ssdm name="p_val_assign_189"/></StgValue>
</operation>

<operation id="2174" st_id="199" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:841  %p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186

]]></Node>
<StgValue><ssdm name="p_val_assign_190"/></StgValue>
</operation>

<operation id="2175" st_id="199" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:850  %p_val_assign_191 = fsub float %ac_47, %bd_47

]]></Node>
<StgValue><ssdm name="p_val_assign_191"/></StgValue>
</operation>

<operation id="2176" st_id="199" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:851  %p_val_assign_192 = fadd float %bc_47, %ad_47

]]></Node>
<StgValue><ssdm name="p_val_assign_192"/></StgValue>
</operation>

<operation id="2177" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:854  %a_M_real24_load_1 = load float* %a_M_real24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real24_load_1"/></StgValue>
</operation>

<operation id="2178" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:855  %a_M_imag55_load_1 = load float* %a_M_imag55_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag55_load_1"/></StgValue>
</operation>

<operation id="2179" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:856  %b_M_real_24_load_1 = load float* %b_M_real_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_24_load_1"/></StgValue>
</operation>

<operation id="2180" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:857  %b_M_imag_24_load_1 = load float* %b_M_imag_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_24_load_1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2181" st_id="200" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:840  %p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185

]]></Node>
<StgValue><ssdm name="p_val_assign_189"/></StgValue>
</operation>

<operation id="2182" st_id="200" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:841  %p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186

]]></Node>
<StgValue><ssdm name="p_val_assign_190"/></StgValue>
</operation>

<operation id="2183" st_id="200" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:850  %p_val_assign_191 = fsub float %ac_47, %bd_47

]]></Node>
<StgValue><ssdm name="p_val_assign_191"/></StgValue>
</operation>

<operation id="2184" st_id="200" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:851  %p_val_assign_192 = fadd float %bc_47, %ad_47

]]></Node>
<StgValue><ssdm name="p_val_assign_192"/></StgValue>
</operation>

<operation id="2185" st_id="200" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:858  %ac_48 = fmul float %a_M_real24_load_1, %a_M_imag55_load_1

]]></Node>
<StgValue><ssdm name="ac_48"/></StgValue>
</operation>

<operation id="2186" st_id="200" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:859  %ad_48 = fmul float %a_M_real24_load_1, %b_M_imag_24_load_1

]]></Node>
<StgValue><ssdm name="ad_48"/></StgValue>
</operation>

<operation id="2187" st_id="200" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:860  %bd_48 = fmul float %a_M_imag55_load_1, %b_M_imag_24_load_1

]]></Node>
<StgValue><ssdm name="bd_48"/></StgValue>
</operation>

<operation id="2188" st_id="200" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:861  %bc_48 = fmul float %a_M_imag55_load_1, %b_M_real_24_load_1

]]></Node>
<StgValue><ssdm name="bc_48"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2189" st_id="201" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:840  %p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185

]]></Node>
<StgValue><ssdm name="p_val_assign_189"/></StgValue>
</operation>

<operation id="2190" st_id="201" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:841  %p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186

]]></Node>
<StgValue><ssdm name="p_val_assign_190"/></StgValue>
</operation>

<operation id="2191" st_id="201" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:850  %p_val_assign_191 = fsub float %ac_47, %bd_47

]]></Node>
<StgValue><ssdm name="p_val_assign_191"/></StgValue>
</operation>

<operation id="2192" st_id="201" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:851  %p_val_assign_192 = fadd float %bc_47, %ad_47

]]></Node>
<StgValue><ssdm name="p_val_assign_192"/></StgValue>
</operation>

<operation id="2193" st_id="201" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:858  %ac_48 = fmul float %a_M_real24_load_1, %a_M_imag55_load_1

]]></Node>
<StgValue><ssdm name="ac_48"/></StgValue>
</operation>

<operation id="2194" st_id="201" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:859  %ad_48 = fmul float %a_M_real24_load_1, %b_M_imag_24_load_1

]]></Node>
<StgValue><ssdm name="ad_48"/></StgValue>
</operation>

<operation id="2195" st_id="201" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:860  %bd_48 = fmul float %a_M_imag55_load_1, %b_M_imag_24_load_1

]]></Node>
<StgValue><ssdm name="bd_48"/></StgValue>
</operation>

<operation id="2196" st_id="201" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:861  %bc_48 = fmul float %a_M_imag55_load_1, %b_M_real_24_load_1

]]></Node>
<StgValue><ssdm name="bc_48"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2197" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:58  %a_M_real25_addr = getelementptr [32 x float]* %a_M_real25, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real25_addr"/></StgValue>
</operation>

<operation id="2198" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:122  %a_M_imag56_addr = getelementptr [32 x float]* %a_M_imag56, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag56_addr"/></StgValue>
</operation>

<operation id="2199" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:188  %b_M_real_25_addr = getelementptr [32 x float]* %b_M_real_25, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_25_addr"/></StgValue>
</operation>

<operation id="2200" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:252  %b_M_imag_25_addr = getelementptr [32 x float]* %b_M_imag_25, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_25_addr"/></StgValue>
</operation>

<operation id="2201" st_id="202" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:852  %p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189

]]></Node>
<StgValue><ssdm name="p_val_assign_193"/></StgValue>
</operation>

<operation id="2202" st_id="202" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:853  %p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190

]]></Node>
<StgValue><ssdm name="p_val_assign_194"/></StgValue>
</operation>

<operation id="2203" st_id="202" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:862  %p_val_assign_195 = fsub float %ac_48, %bd_48

]]></Node>
<StgValue><ssdm name="p_val_assign_195"/></StgValue>
</operation>

<operation id="2204" st_id="202" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:863  %p_val_assign_196 = fadd float %bc_48, %ad_48

]]></Node>
<StgValue><ssdm name="p_val_assign_196"/></StgValue>
</operation>

<operation id="2205" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:866  %a_M_real25_load = load float* %a_M_real25_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real25_load"/></StgValue>
</operation>

<operation id="2206" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:867  %a_M_imag56_load = load float* %a_M_imag56_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag56_load"/></StgValue>
</operation>

<operation id="2207" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:868  %b_M_real_25_load = load float* %b_M_real_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_25_load"/></StgValue>
</operation>

<operation id="2208" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:869  %b_M_imag_25_load = load float* %b_M_imag_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_25_load"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2209" st_id="203" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:852  %p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189

]]></Node>
<StgValue><ssdm name="p_val_assign_193"/></StgValue>
</operation>

<operation id="2210" st_id="203" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:853  %p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190

]]></Node>
<StgValue><ssdm name="p_val_assign_194"/></StgValue>
</operation>

<operation id="2211" st_id="203" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:862  %p_val_assign_195 = fsub float %ac_48, %bd_48

]]></Node>
<StgValue><ssdm name="p_val_assign_195"/></StgValue>
</operation>

<operation id="2212" st_id="203" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:863  %p_val_assign_196 = fadd float %bc_48, %ad_48

]]></Node>
<StgValue><ssdm name="p_val_assign_196"/></StgValue>
</operation>

<operation id="2213" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:866  %a_M_real25_load = load float* %a_M_real25_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real25_load"/></StgValue>
</operation>

<operation id="2214" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:867  %a_M_imag56_load = load float* %a_M_imag56_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag56_load"/></StgValue>
</operation>

<operation id="2215" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:868  %b_M_real_25_load = load float* %b_M_real_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_25_load"/></StgValue>
</operation>

<operation id="2216" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:869  %b_M_imag_25_load = load float* %b_M_imag_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_25_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2217" st_id="204" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:852  %p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189

]]></Node>
<StgValue><ssdm name="p_val_assign_193"/></StgValue>
</operation>

<operation id="2218" st_id="204" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:853  %p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190

]]></Node>
<StgValue><ssdm name="p_val_assign_194"/></StgValue>
</operation>

<operation id="2219" st_id="204" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:862  %p_val_assign_195 = fsub float %ac_48, %bd_48

]]></Node>
<StgValue><ssdm name="p_val_assign_195"/></StgValue>
</operation>

<operation id="2220" st_id="204" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:863  %p_val_assign_196 = fadd float %bc_48, %ad_48

]]></Node>
<StgValue><ssdm name="p_val_assign_196"/></StgValue>
</operation>

<operation id="2221" st_id="204" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:870  %ac_49 = fmul float %a_M_real25_load, %a_M_imag56_load

]]></Node>
<StgValue><ssdm name="ac_49"/></StgValue>
</operation>

<operation id="2222" st_id="204" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:871  %ad_49 = fmul float %a_M_real25_load, %b_M_imag_25_load

]]></Node>
<StgValue><ssdm name="ad_49"/></StgValue>
</operation>

<operation id="2223" st_id="204" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:872  %bd_49 = fmul float %a_M_imag56_load, %b_M_imag_25_load

]]></Node>
<StgValue><ssdm name="bd_49"/></StgValue>
</operation>

<operation id="2224" st_id="204" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:873  %bc_49 = fmul float %a_M_imag56_load, %b_M_real_25_load

]]></Node>
<StgValue><ssdm name="bc_49"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2225" st_id="205" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:852  %p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189

]]></Node>
<StgValue><ssdm name="p_val_assign_193"/></StgValue>
</operation>

<operation id="2226" st_id="205" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:853  %p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190

]]></Node>
<StgValue><ssdm name="p_val_assign_194"/></StgValue>
</operation>

<operation id="2227" st_id="205" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:862  %p_val_assign_195 = fsub float %ac_48, %bd_48

]]></Node>
<StgValue><ssdm name="p_val_assign_195"/></StgValue>
</operation>

<operation id="2228" st_id="205" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:863  %p_val_assign_196 = fadd float %bc_48, %ad_48

]]></Node>
<StgValue><ssdm name="p_val_assign_196"/></StgValue>
</operation>

<operation id="2229" st_id="205" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:870  %ac_49 = fmul float %a_M_real25_load, %a_M_imag56_load

]]></Node>
<StgValue><ssdm name="ac_49"/></StgValue>
</operation>

<operation id="2230" st_id="205" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:871  %ad_49 = fmul float %a_M_real25_load, %b_M_imag_25_load

]]></Node>
<StgValue><ssdm name="ad_49"/></StgValue>
</operation>

<operation id="2231" st_id="205" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:872  %bd_49 = fmul float %a_M_imag56_load, %b_M_imag_25_load

]]></Node>
<StgValue><ssdm name="bd_49"/></StgValue>
</operation>

<operation id="2232" st_id="205" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:873  %bc_49 = fmul float %a_M_imag56_load, %b_M_real_25_load

]]></Node>
<StgValue><ssdm name="bc_49"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2233" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:59  %a_M_real25_addr_1 = getelementptr [32 x float]* %a_M_real25, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real25_addr_1"/></StgValue>
</operation>

<operation id="2234" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:123  %a_M_imag56_addr_1 = getelementptr [32 x float]* %a_M_imag56, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag56_addr_1"/></StgValue>
</operation>

<operation id="2235" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:189  %b_M_real_25_addr_1 = getelementptr [32 x float]* %b_M_real_25, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_25_addr_1"/></StgValue>
</operation>

<operation id="2236" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:253  %b_M_imag_25_addr_1 = getelementptr [32 x float]* %b_M_imag_25, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_25_addr_1"/></StgValue>
</operation>

<operation id="2237" st_id="206" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:864  %p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193

]]></Node>
<StgValue><ssdm name="p_val_assign_197"/></StgValue>
</operation>

<operation id="2238" st_id="206" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:865  %p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194

]]></Node>
<StgValue><ssdm name="p_val_assign_198"/></StgValue>
</operation>

<operation id="2239" st_id="206" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:874  %p_val_assign_199 = fsub float %ac_49, %bd_49

]]></Node>
<StgValue><ssdm name="p_val_assign_199"/></StgValue>
</operation>

<operation id="2240" st_id="206" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:875  %p_val_assign_200 = fadd float %bc_49, %ad_49

]]></Node>
<StgValue><ssdm name="p_val_assign_200"/></StgValue>
</operation>

<operation id="2241" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:878  %a_M_real25_load_1 = load float* %a_M_real25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real25_load_1"/></StgValue>
</operation>

<operation id="2242" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:879  %a_M_imag56_load_1 = load float* %a_M_imag56_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag56_load_1"/></StgValue>
</operation>

<operation id="2243" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:880  %b_M_real_25_load_1 = load float* %b_M_real_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_25_load_1"/></StgValue>
</operation>

<operation id="2244" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:881  %b_M_imag_25_load_1 = load float* %b_M_imag_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_25_load_1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2245" st_id="207" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:864  %p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193

]]></Node>
<StgValue><ssdm name="p_val_assign_197"/></StgValue>
</operation>

<operation id="2246" st_id="207" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:865  %p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194

]]></Node>
<StgValue><ssdm name="p_val_assign_198"/></StgValue>
</operation>

<operation id="2247" st_id="207" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:874  %p_val_assign_199 = fsub float %ac_49, %bd_49

]]></Node>
<StgValue><ssdm name="p_val_assign_199"/></StgValue>
</operation>

<operation id="2248" st_id="207" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:875  %p_val_assign_200 = fadd float %bc_49, %ad_49

]]></Node>
<StgValue><ssdm name="p_val_assign_200"/></StgValue>
</operation>

<operation id="2249" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:878  %a_M_real25_load_1 = load float* %a_M_real25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real25_load_1"/></StgValue>
</operation>

<operation id="2250" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:879  %a_M_imag56_load_1 = load float* %a_M_imag56_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag56_load_1"/></StgValue>
</operation>

<operation id="2251" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:880  %b_M_real_25_load_1 = load float* %b_M_real_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_25_load_1"/></StgValue>
</operation>

<operation id="2252" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:881  %b_M_imag_25_load_1 = load float* %b_M_imag_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_25_load_1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2253" st_id="208" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:864  %p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193

]]></Node>
<StgValue><ssdm name="p_val_assign_197"/></StgValue>
</operation>

<operation id="2254" st_id="208" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:865  %p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194

]]></Node>
<StgValue><ssdm name="p_val_assign_198"/></StgValue>
</operation>

<operation id="2255" st_id="208" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:874  %p_val_assign_199 = fsub float %ac_49, %bd_49

]]></Node>
<StgValue><ssdm name="p_val_assign_199"/></StgValue>
</operation>

<operation id="2256" st_id="208" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:875  %p_val_assign_200 = fadd float %bc_49, %ad_49

]]></Node>
<StgValue><ssdm name="p_val_assign_200"/></StgValue>
</operation>

<operation id="2257" st_id="208" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:882  %ac_50 = fmul float %a_M_real25_load_1, %a_M_imag56_load_1

]]></Node>
<StgValue><ssdm name="ac_50"/></StgValue>
</operation>

<operation id="2258" st_id="208" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:883  %ad_50 = fmul float %a_M_real25_load_1, %b_M_imag_25_load_1

]]></Node>
<StgValue><ssdm name="ad_50"/></StgValue>
</operation>

<operation id="2259" st_id="208" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:884  %bd_50 = fmul float %a_M_imag56_load_1, %b_M_imag_25_load_1

]]></Node>
<StgValue><ssdm name="bd_50"/></StgValue>
</operation>

<operation id="2260" st_id="208" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:885  %bc_50 = fmul float %a_M_imag56_load_1, %b_M_real_25_load_1

]]></Node>
<StgValue><ssdm name="bc_50"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2261" st_id="209" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:864  %p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193

]]></Node>
<StgValue><ssdm name="p_val_assign_197"/></StgValue>
</operation>

<operation id="2262" st_id="209" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:865  %p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194

]]></Node>
<StgValue><ssdm name="p_val_assign_198"/></StgValue>
</operation>

<operation id="2263" st_id="209" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:874  %p_val_assign_199 = fsub float %ac_49, %bd_49

]]></Node>
<StgValue><ssdm name="p_val_assign_199"/></StgValue>
</operation>

<operation id="2264" st_id="209" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:875  %p_val_assign_200 = fadd float %bc_49, %ad_49

]]></Node>
<StgValue><ssdm name="p_val_assign_200"/></StgValue>
</operation>

<operation id="2265" st_id="209" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:882  %ac_50 = fmul float %a_M_real25_load_1, %a_M_imag56_load_1

]]></Node>
<StgValue><ssdm name="ac_50"/></StgValue>
</operation>

<operation id="2266" st_id="209" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:883  %ad_50 = fmul float %a_M_real25_load_1, %b_M_imag_25_load_1

]]></Node>
<StgValue><ssdm name="ad_50"/></StgValue>
</operation>

<operation id="2267" st_id="209" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:884  %bd_50 = fmul float %a_M_imag56_load_1, %b_M_imag_25_load_1

]]></Node>
<StgValue><ssdm name="bd_50"/></StgValue>
</operation>

<operation id="2268" st_id="209" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:885  %bc_50 = fmul float %a_M_imag56_load_1, %b_M_real_25_load_1

]]></Node>
<StgValue><ssdm name="bc_50"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2269" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:60  %a_M_real26_addr = getelementptr [32 x float]* %a_M_real26, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real26_addr"/></StgValue>
</operation>

<operation id="2270" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:124  %a_M_imag57_addr = getelementptr [32 x float]* %a_M_imag57, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag57_addr"/></StgValue>
</operation>

<operation id="2271" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:190  %b_M_real_26_addr = getelementptr [32 x float]* %b_M_real_26, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_26_addr"/></StgValue>
</operation>

<operation id="2272" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:254  %b_M_imag_26_addr = getelementptr [32 x float]* %b_M_imag_26, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_26_addr"/></StgValue>
</operation>

<operation id="2273" st_id="210" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:876  %p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197

]]></Node>
<StgValue><ssdm name="p_val_assign_201"/></StgValue>
</operation>

<operation id="2274" st_id="210" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:877  %p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198

]]></Node>
<StgValue><ssdm name="p_val_assign_202"/></StgValue>
</operation>

<operation id="2275" st_id="210" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:886  %p_val_assign_203 = fsub float %ac_50, %bd_50

]]></Node>
<StgValue><ssdm name="p_val_assign_203"/></StgValue>
</operation>

<operation id="2276" st_id="210" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:887  %p_val_assign_204 = fadd float %bc_50, %ad_50

]]></Node>
<StgValue><ssdm name="p_val_assign_204"/></StgValue>
</operation>

<operation id="2277" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:890  %a_M_real26_load = load float* %a_M_real26_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real26_load"/></StgValue>
</operation>

<operation id="2278" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:891  %a_M_imag57_load = load float* %a_M_imag57_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag57_load"/></StgValue>
</operation>

<operation id="2279" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:892  %b_M_real_26_load = load float* %b_M_real_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_26_load"/></StgValue>
</operation>

<operation id="2280" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:893  %b_M_imag_26_load = load float* %b_M_imag_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_26_load"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2281" st_id="211" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:876  %p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197

]]></Node>
<StgValue><ssdm name="p_val_assign_201"/></StgValue>
</operation>

<operation id="2282" st_id="211" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:877  %p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198

]]></Node>
<StgValue><ssdm name="p_val_assign_202"/></StgValue>
</operation>

<operation id="2283" st_id="211" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:886  %p_val_assign_203 = fsub float %ac_50, %bd_50

]]></Node>
<StgValue><ssdm name="p_val_assign_203"/></StgValue>
</operation>

<operation id="2284" st_id="211" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:887  %p_val_assign_204 = fadd float %bc_50, %ad_50

]]></Node>
<StgValue><ssdm name="p_val_assign_204"/></StgValue>
</operation>

<operation id="2285" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:890  %a_M_real26_load = load float* %a_M_real26_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real26_load"/></StgValue>
</operation>

<operation id="2286" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:891  %a_M_imag57_load = load float* %a_M_imag57_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag57_load"/></StgValue>
</operation>

<operation id="2287" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:892  %b_M_real_26_load = load float* %b_M_real_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_26_load"/></StgValue>
</operation>

<operation id="2288" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:893  %b_M_imag_26_load = load float* %b_M_imag_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_26_load"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2289" st_id="212" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:876  %p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197

]]></Node>
<StgValue><ssdm name="p_val_assign_201"/></StgValue>
</operation>

<operation id="2290" st_id="212" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:877  %p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198

]]></Node>
<StgValue><ssdm name="p_val_assign_202"/></StgValue>
</operation>

<operation id="2291" st_id="212" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:886  %p_val_assign_203 = fsub float %ac_50, %bd_50

]]></Node>
<StgValue><ssdm name="p_val_assign_203"/></StgValue>
</operation>

<operation id="2292" st_id="212" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:887  %p_val_assign_204 = fadd float %bc_50, %ad_50

]]></Node>
<StgValue><ssdm name="p_val_assign_204"/></StgValue>
</operation>

<operation id="2293" st_id="212" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:894  %ac_51 = fmul float %a_M_real26_load, %a_M_imag57_load

]]></Node>
<StgValue><ssdm name="ac_51"/></StgValue>
</operation>

<operation id="2294" st_id="212" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:895  %ad_51 = fmul float %a_M_real26_load, %b_M_imag_26_load

]]></Node>
<StgValue><ssdm name="ad_51"/></StgValue>
</operation>

<operation id="2295" st_id="212" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:896  %bd_51 = fmul float %a_M_imag57_load, %b_M_imag_26_load

]]></Node>
<StgValue><ssdm name="bd_51"/></StgValue>
</operation>

<operation id="2296" st_id="212" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:897  %bc_51 = fmul float %a_M_imag57_load, %b_M_real_26_load

]]></Node>
<StgValue><ssdm name="bc_51"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2297" st_id="213" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:876  %p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197

]]></Node>
<StgValue><ssdm name="p_val_assign_201"/></StgValue>
</operation>

<operation id="2298" st_id="213" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:877  %p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198

]]></Node>
<StgValue><ssdm name="p_val_assign_202"/></StgValue>
</operation>

<operation id="2299" st_id="213" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:886  %p_val_assign_203 = fsub float %ac_50, %bd_50

]]></Node>
<StgValue><ssdm name="p_val_assign_203"/></StgValue>
</operation>

<operation id="2300" st_id="213" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:887  %p_val_assign_204 = fadd float %bc_50, %ad_50

]]></Node>
<StgValue><ssdm name="p_val_assign_204"/></StgValue>
</operation>

<operation id="2301" st_id="213" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:894  %ac_51 = fmul float %a_M_real26_load, %a_M_imag57_load

]]></Node>
<StgValue><ssdm name="ac_51"/></StgValue>
</operation>

<operation id="2302" st_id="213" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:895  %ad_51 = fmul float %a_M_real26_load, %b_M_imag_26_load

]]></Node>
<StgValue><ssdm name="ad_51"/></StgValue>
</operation>

<operation id="2303" st_id="213" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:896  %bd_51 = fmul float %a_M_imag57_load, %b_M_imag_26_load

]]></Node>
<StgValue><ssdm name="bd_51"/></StgValue>
</operation>

<operation id="2304" st_id="213" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:897  %bc_51 = fmul float %a_M_imag57_load, %b_M_real_26_load

]]></Node>
<StgValue><ssdm name="bc_51"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2305" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:61  %a_M_real26_addr_1 = getelementptr [32 x float]* %a_M_real26, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real26_addr_1"/></StgValue>
</operation>

<operation id="2306" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:125  %a_M_imag57_addr_1 = getelementptr [32 x float]* %a_M_imag57, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag57_addr_1"/></StgValue>
</operation>

<operation id="2307" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:191  %b_M_real_26_addr_1 = getelementptr [32 x float]* %b_M_real_26, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_26_addr_1"/></StgValue>
</operation>

<operation id="2308" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:255  %b_M_imag_26_addr_1 = getelementptr [32 x float]* %b_M_imag_26, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_26_addr_1"/></StgValue>
</operation>

<operation id="2309" st_id="214" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:888  %p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201

]]></Node>
<StgValue><ssdm name="p_val_assign_205"/></StgValue>
</operation>

<operation id="2310" st_id="214" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:889  %p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202

]]></Node>
<StgValue><ssdm name="p_val_assign_206"/></StgValue>
</operation>

<operation id="2311" st_id="214" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:898  %p_val_assign_207 = fsub float %ac_51, %bd_51

]]></Node>
<StgValue><ssdm name="p_val_assign_207"/></StgValue>
</operation>

<operation id="2312" st_id="214" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:899  %p_val_assign_208 = fadd float %bc_51, %ad_51

]]></Node>
<StgValue><ssdm name="p_val_assign_208"/></StgValue>
</operation>

<operation id="2313" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:902  %a_M_real26_load_1 = load float* %a_M_real26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real26_load_1"/></StgValue>
</operation>

<operation id="2314" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:903  %a_M_imag57_load_1 = load float* %a_M_imag57_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag57_load_1"/></StgValue>
</operation>

<operation id="2315" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:904  %b_M_real_26_load_1 = load float* %b_M_real_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_26_load_1"/></StgValue>
</operation>

<operation id="2316" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:905  %b_M_imag_26_load_1 = load float* %b_M_imag_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_26_load_1"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2317" st_id="215" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:888  %p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201

]]></Node>
<StgValue><ssdm name="p_val_assign_205"/></StgValue>
</operation>

<operation id="2318" st_id="215" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:889  %p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202

]]></Node>
<StgValue><ssdm name="p_val_assign_206"/></StgValue>
</operation>

<operation id="2319" st_id="215" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:898  %p_val_assign_207 = fsub float %ac_51, %bd_51

]]></Node>
<StgValue><ssdm name="p_val_assign_207"/></StgValue>
</operation>

<operation id="2320" st_id="215" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:899  %p_val_assign_208 = fadd float %bc_51, %ad_51

]]></Node>
<StgValue><ssdm name="p_val_assign_208"/></StgValue>
</operation>

<operation id="2321" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:902  %a_M_real26_load_1 = load float* %a_M_real26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real26_load_1"/></StgValue>
</operation>

<operation id="2322" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:903  %a_M_imag57_load_1 = load float* %a_M_imag57_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag57_load_1"/></StgValue>
</operation>

<operation id="2323" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:904  %b_M_real_26_load_1 = load float* %b_M_real_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_26_load_1"/></StgValue>
</operation>

<operation id="2324" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:905  %b_M_imag_26_load_1 = load float* %b_M_imag_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_26_load_1"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2325" st_id="216" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:888  %p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201

]]></Node>
<StgValue><ssdm name="p_val_assign_205"/></StgValue>
</operation>

<operation id="2326" st_id="216" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:889  %p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202

]]></Node>
<StgValue><ssdm name="p_val_assign_206"/></StgValue>
</operation>

<operation id="2327" st_id="216" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:898  %p_val_assign_207 = fsub float %ac_51, %bd_51

]]></Node>
<StgValue><ssdm name="p_val_assign_207"/></StgValue>
</operation>

<operation id="2328" st_id="216" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:899  %p_val_assign_208 = fadd float %bc_51, %ad_51

]]></Node>
<StgValue><ssdm name="p_val_assign_208"/></StgValue>
</operation>

<operation id="2329" st_id="216" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:906  %ac_52 = fmul float %a_M_real26_load_1, %a_M_imag57_load_1

]]></Node>
<StgValue><ssdm name="ac_52"/></StgValue>
</operation>

<operation id="2330" st_id="216" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:907  %ad_52 = fmul float %a_M_real26_load_1, %b_M_imag_26_load_1

]]></Node>
<StgValue><ssdm name="ad_52"/></StgValue>
</operation>

<operation id="2331" st_id="216" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:908  %bd_52 = fmul float %a_M_imag57_load_1, %b_M_imag_26_load_1

]]></Node>
<StgValue><ssdm name="bd_52"/></StgValue>
</operation>

<operation id="2332" st_id="216" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:909  %bc_52 = fmul float %a_M_imag57_load_1, %b_M_real_26_load_1

]]></Node>
<StgValue><ssdm name="bc_52"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2333" st_id="217" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:888  %p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201

]]></Node>
<StgValue><ssdm name="p_val_assign_205"/></StgValue>
</operation>

<operation id="2334" st_id="217" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:889  %p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202

]]></Node>
<StgValue><ssdm name="p_val_assign_206"/></StgValue>
</operation>

<operation id="2335" st_id="217" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:898  %p_val_assign_207 = fsub float %ac_51, %bd_51

]]></Node>
<StgValue><ssdm name="p_val_assign_207"/></StgValue>
</operation>

<operation id="2336" st_id="217" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:899  %p_val_assign_208 = fadd float %bc_51, %ad_51

]]></Node>
<StgValue><ssdm name="p_val_assign_208"/></StgValue>
</operation>

<operation id="2337" st_id="217" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:906  %ac_52 = fmul float %a_M_real26_load_1, %a_M_imag57_load_1

]]></Node>
<StgValue><ssdm name="ac_52"/></StgValue>
</operation>

<operation id="2338" st_id="217" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:907  %ad_52 = fmul float %a_M_real26_load_1, %b_M_imag_26_load_1

]]></Node>
<StgValue><ssdm name="ad_52"/></StgValue>
</operation>

<operation id="2339" st_id="217" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:908  %bd_52 = fmul float %a_M_imag57_load_1, %b_M_imag_26_load_1

]]></Node>
<StgValue><ssdm name="bd_52"/></StgValue>
</operation>

<operation id="2340" st_id="217" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:909  %bc_52 = fmul float %a_M_imag57_load_1, %b_M_real_26_load_1

]]></Node>
<StgValue><ssdm name="bc_52"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2341" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:62  %a_M_real27_addr = getelementptr [32 x float]* %a_M_real27, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real27_addr"/></StgValue>
</operation>

<operation id="2342" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:126  %a_M_imag58_addr = getelementptr [32 x float]* %a_M_imag58, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag58_addr"/></StgValue>
</operation>

<operation id="2343" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:192  %b_M_real_27_addr = getelementptr [32 x float]* %b_M_real_27, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_27_addr"/></StgValue>
</operation>

<operation id="2344" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:256  %b_M_imag_27_addr = getelementptr [32 x float]* %b_M_imag_27, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_27_addr"/></StgValue>
</operation>

<operation id="2345" st_id="218" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:900  %p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205

]]></Node>
<StgValue><ssdm name="p_val_assign_209"/></StgValue>
</operation>

<operation id="2346" st_id="218" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:901  %p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206

]]></Node>
<StgValue><ssdm name="p_val_assign_210"/></StgValue>
</operation>

<operation id="2347" st_id="218" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:910  %p_val_assign_211 = fsub float %ac_52, %bd_52

]]></Node>
<StgValue><ssdm name="p_val_assign_211"/></StgValue>
</operation>

<operation id="2348" st_id="218" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:911  %p_val_assign_212 = fadd float %bc_52, %ad_52

]]></Node>
<StgValue><ssdm name="p_val_assign_212"/></StgValue>
</operation>

<operation id="2349" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:914  %a_M_real27_load = load float* %a_M_real27_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real27_load"/></StgValue>
</operation>

<operation id="2350" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:915  %a_M_imag58_load = load float* %a_M_imag58_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag58_load"/></StgValue>
</operation>

<operation id="2351" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:916  %b_M_real_27_load = load float* %b_M_real_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_27_load"/></StgValue>
</operation>

<operation id="2352" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:917  %b_M_imag_27_load = load float* %b_M_imag_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_27_load"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2353" st_id="219" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:900  %p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205

]]></Node>
<StgValue><ssdm name="p_val_assign_209"/></StgValue>
</operation>

<operation id="2354" st_id="219" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:901  %p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206

]]></Node>
<StgValue><ssdm name="p_val_assign_210"/></StgValue>
</operation>

<operation id="2355" st_id="219" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:910  %p_val_assign_211 = fsub float %ac_52, %bd_52

]]></Node>
<StgValue><ssdm name="p_val_assign_211"/></StgValue>
</operation>

<operation id="2356" st_id="219" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:911  %p_val_assign_212 = fadd float %bc_52, %ad_52

]]></Node>
<StgValue><ssdm name="p_val_assign_212"/></StgValue>
</operation>

<operation id="2357" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:914  %a_M_real27_load = load float* %a_M_real27_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real27_load"/></StgValue>
</operation>

<operation id="2358" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:915  %a_M_imag58_load = load float* %a_M_imag58_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag58_load"/></StgValue>
</operation>

<operation id="2359" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:916  %b_M_real_27_load = load float* %b_M_real_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_27_load"/></StgValue>
</operation>

<operation id="2360" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:917  %b_M_imag_27_load = load float* %b_M_imag_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_27_load"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2361" st_id="220" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:900  %p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205

]]></Node>
<StgValue><ssdm name="p_val_assign_209"/></StgValue>
</operation>

<operation id="2362" st_id="220" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:901  %p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206

]]></Node>
<StgValue><ssdm name="p_val_assign_210"/></StgValue>
</operation>

<operation id="2363" st_id="220" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:910  %p_val_assign_211 = fsub float %ac_52, %bd_52

]]></Node>
<StgValue><ssdm name="p_val_assign_211"/></StgValue>
</operation>

<operation id="2364" st_id="220" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:911  %p_val_assign_212 = fadd float %bc_52, %ad_52

]]></Node>
<StgValue><ssdm name="p_val_assign_212"/></StgValue>
</operation>

<operation id="2365" st_id="220" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:918  %ac_53 = fmul float %a_M_real27_load, %a_M_imag58_load

]]></Node>
<StgValue><ssdm name="ac_53"/></StgValue>
</operation>

<operation id="2366" st_id="220" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:919  %ad_53 = fmul float %a_M_real27_load, %b_M_imag_27_load

]]></Node>
<StgValue><ssdm name="ad_53"/></StgValue>
</operation>

<operation id="2367" st_id="220" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:920  %bd_53 = fmul float %a_M_imag58_load, %b_M_imag_27_load

]]></Node>
<StgValue><ssdm name="bd_53"/></StgValue>
</operation>

<operation id="2368" st_id="220" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:921  %bc_53 = fmul float %a_M_imag58_load, %b_M_real_27_load

]]></Node>
<StgValue><ssdm name="bc_53"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2369" st_id="221" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:900  %p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205

]]></Node>
<StgValue><ssdm name="p_val_assign_209"/></StgValue>
</operation>

<operation id="2370" st_id="221" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:901  %p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206

]]></Node>
<StgValue><ssdm name="p_val_assign_210"/></StgValue>
</operation>

<operation id="2371" st_id="221" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:910  %p_val_assign_211 = fsub float %ac_52, %bd_52

]]></Node>
<StgValue><ssdm name="p_val_assign_211"/></StgValue>
</operation>

<operation id="2372" st_id="221" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:911  %p_val_assign_212 = fadd float %bc_52, %ad_52

]]></Node>
<StgValue><ssdm name="p_val_assign_212"/></StgValue>
</operation>

<operation id="2373" st_id="221" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:918  %ac_53 = fmul float %a_M_real27_load, %a_M_imag58_load

]]></Node>
<StgValue><ssdm name="ac_53"/></StgValue>
</operation>

<operation id="2374" st_id="221" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:919  %ad_53 = fmul float %a_M_real27_load, %b_M_imag_27_load

]]></Node>
<StgValue><ssdm name="ad_53"/></StgValue>
</operation>

<operation id="2375" st_id="221" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:920  %bd_53 = fmul float %a_M_imag58_load, %b_M_imag_27_load

]]></Node>
<StgValue><ssdm name="bd_53"/></StgValue>
</operation>

<operation id="2376" st_id="221" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:921  %bc_53 = fmul float %a_M_imag58_load, %b_M_real_27_load

]]></Node>
<StgValue><ssdm name="bc_53"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2377" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:63  %a_M_real27_addr_1 = getelementptr [32 x float]* %a_M_real27, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real27_addr_1"/></StgValue>
</operation>

<operation id="2378" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:127  %a_M_imag58_addr_1 = getelementptr [32 x float]* %a_M_imag58, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag58_addr_1"/></StgValue>
</operation>

<operation id="2379" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:193  %b_M_real_27_addr_1 = getelementptr [32 x float]* %b_M_real_27, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_27_addr_1"/></StgValue>
</operation>

<operation id="2380" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:257  %b_M_imag_27_addr_1 = getelementptr [32 x float]* %b_M_imag_27, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_27_addr_1"/></StgValue>
</operation>

<operation id="2381" st_id="222" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:912  %p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209

]]></Node>
<StgValue><ssdm name="p_val_assign_213"/></StgValue>
</operation>

<operation id="2382" st_id="222" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:913  %p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210

]]></Node>
<StgValue><ssdm name="p_val_assign_214"/></StgValue>
</operation>

<operation id="2383" st_id="222" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:922  %p_val_assign_215 = fsub float %ac_53, %bd_53

]]></Node>
<StgValue><ssdm name="p_val_assign_215"/></StgValue>
</operation>

<operation id="2384" st_id="222" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:923  %p_val_assign_216 = fadd float %bc_53, %ad_53

]]></Node>
<StgValue><ssdm name="p_val_assign_216"/></StgValue>
</operation>

<operation id="2385" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:926  %a_M_real27_load_1 = load float* %a_M_real27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real27_load_1"/></StgValue>
</operation>

<operation id="2386" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:927  %a_M_imag58_load_1 = load float* %a_M_imag58_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag58_load_1"/></StgValue>
</operation>

<operation id="2387" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:928  %b_M_real_27_load_1 = load float* %b_M_real_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_27_load_1"/></StgValue>
</operation>

<operation id="2388" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:929  %b_M_imag_27_load_1 = load float* %b_M_imag_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_27_load_1"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2389" st_id="223" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:912  %p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209

]]></Node>
<StgValue><ssdm name="p_val_assign_213"/></StgValue>
</operation>

<operation id="2390" st_id="223" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:913  %p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210

]]></Node>
<StgValue><ssdm name="p_val_assign_214"/></StgValue>
</operation>

<operation id="2391" st_id="223" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:922  %p_val_assign_215 = fsub float %ac_53, %bd_53

]]></Node>
<StgValue><ssdm name="p_val_assign_215"/></StgValue>
</operation>

<operation id="2392" st_id="223" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:923  %p_val_assign_216 = fadd float %bc_53, %ad_53

]]></Node>
<StgValue><ssdm name="p_val_assign_216"/></StgValue>
</operation>

<operation id="2393" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:926  %a_M_real27_load_1 = load float* %a_M_real27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real27_load_1"/></StgValue>
</operation>

<operation id="2394" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:927  %a_M_imag58_load_1 = load float* %a_M_imag58_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag58_load_1"/></StgValue>
</operation>

<operation id="2395" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:928  %b_M_real_27_load_1 = load float* %b_M_real_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_27_load_1"/></StgValue>
</operation>

<operation id="2396" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:929  %b_M_imag_27_load_1 = load float* %b_M_imag_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_27_load_1"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2397" st_id="224" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:912  %p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209

]]></Node>
<StgValue><ssdm name="p_val_assign_213"/></StgValue>
</operation>

<operation id="2398" st_id="224" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:913  %p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210

]]></Node>
<StgValue><ssdm name="p_val_assign_214"/></StgValue>
</operation>

<operation id="2399" st_id="224" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:922  %p_val_assign_215 = fsub float %ac_53, %bd_53

]]></Node>
<StgValue><ssdm name="p_val_assign_215"/></StgValue>
</operation>

<operation id="2400" st_id="224" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:923  %p_val_assign_216 = fadd float %bc_53, %ad_53

]]></Node>
<StgValue><ssdm name="p_val_assign_216"/></StgValue>
</operation>

<operation id="2401" st_id="224" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:930  %ac_54 = fmul float %a_M_real27_load_1, %a_M_imag58_load_1

]]></Node>
<StgValue><ssdm name="ac_54"/></StgValue>
</operation>

<operation id="2402" st_id="224" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:931  %ad_54 = fmul float %a_M_real27_load_1, %b_M_imag_27_load_1

]]></Node>
<StgValue><ssdm name="ad_54"/></StgValue>
</operation>

<operation id="2403" st_id="224" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:932  %bd_54 = fmul float %a_M_imag58_load_1, %b_M_imag_27_load_1

]]></Node>
<StgValue><ssdm name="bd_54"/></StgValue>
</operation>

<operation id="2404" st_id="224" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:933  %bc_54 = fmul float %a_M_imag58_load_1, %b_M_real_27_load_1

]]></Node>
<StgValue><ssdm name="bc_54"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2405" st_id="225" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:912  %p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209

]]></Node>
<StgValue><ssdm name="p_val_assign_213"/></StgValue>
</operation>

<operation id="2406" st_id="225" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:913  %p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210

]]></Node>
<StgValue><ssdm name="p_val_assign_214"/></StgValue>
</operation>

<operation id="2407" st_id="225" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:922  %p_val_assign_215 = fsub float %ac_53, %bd_53

]]></Node>
<StgValue><ssdm name="p_val_assign_215"/></StgValue>
</operation>

<operation id="2408" st_id="225" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:923  %p_val_assign_216 = fadd float %bc_53, %ad_53

]]></Node>
<StgValue><ssdm name="p_val_assign_216"/></StgValue>
</operation>

<operation id="2409" st_id="225" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:930  %ac_54 = fmul float %a_M_real27_load_1, %a_M_imag58_load_1

]]></Node>
<StgValue><ssdm name="ac_54"/></StgValue>
</operation>

<operation id="2410" st_id="225" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:931  %ad_54 = fmul float %a_M_real27_load_1, %b_M_imag_27_load_1

]]></Node>
<StgValue><ssdm name="ad_54"/></StgValue>
</operation>

<operation id="2411" st_id="225" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:932  %bd_54 = fmul float %a_M_imag58_load_1, %b_M_imag_27_load_1

]]></Node>
<StgValue><ssdm name="bd_54"/></StgValue>
</operation>

<operation id="2412" st_id="225" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:933  %bc_54 = fmul float %a_M_imag58_load_1, %b_M_real_27_load_1

]]></Node>
<StgValue><ssdm name="bc_54"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2413" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:64  %a_M_real28_addr = getelementptr [32 x float]* %a_M_real28, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real28_addr"/></StgValue>
</operation>

<operation id="2414" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:128  %a_M_imag59_addr = getelementptr [32 x float]* %a_M_imag59, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag59_addr"/></StgValue>
</operation>

<operation id="2415" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:194  %b_M_real_28_addr = getelementptr [32 x float]* %b_M_real_28, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_28_addr"/></StgValue>
</operation>

<operation id="2416" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:258  %b_M_imag_28_addr = getelementptr [32 x float]* %b_M_imag_28, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_28_addr"/></StgValue>
</operation>

<operation id="2417" st_id="226" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:924  %p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213

]]></Node>
<StgValue><ssdm name="p_val_assign_217"/></StgValue>
</operation>

<operation id="2418" st_id="226" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:925  %p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214

]]></Node>
<StgValue><ssdm name="p_val_assign_218"/></StgValue>
</operation>

<operation id="2419" st_id="226" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:934  %p_val_assign_219 = fsub float %ac_54, %bd_54

]]></Node>
<StgValue><ssdm name="p_val_assign_219"/></StgValue>
</operation>

<operation id="2420" st_id="226" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:935  %p_val_assign_220 = fadd float %bc_54, %ad_54

]]></Node>
<StgValue><ssdm name="p_val_assign_220"/></StgValue>
</operation>

<operation id="2421" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:938  %a_M_real28_load = load float* %a_M_real28_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real28_load"/></StgValue>
</operation>

<operation id="2422" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:939  %a_M_imag59_load = load float* %a_M_imag59_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag59_load"/></StgValue>
</operation>

<operation id="2423" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:940  %b_M_real_28_load = load float* %b_M_real_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_28_load"/></StgValue>
</operation>

<operation id="2424" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:941  %b_M_imag_28_load = load float* %b_M_imag_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_28_load"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2425" st_id="227" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:924  %p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213

]]></Node>
<StgValue><ssdm name="p_val_assign_217"/></StgValue>
</operation>

<operation id="2426" st_id="227" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:925  %p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214

]]></Node>
<StgValue><ssdm name="p_val_assign_218"/></StgValue>
</operation>

<operation id="2427" st_id="227" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:934  %p_val_assign_219 = fsub float %ac_54, %bd_54

]]></Node>
<StgValue><ssdm name="p_val_assign_219"/></StgValue>
</operation>

<operation id="2428" st_id="227" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:935  %p_val_assign_220 = fadd float %bc_54, %ad_54

]]></Node>
<StgValue><ssdm name="p_val_assign_220"/></StgValue>
</operation>

<operation id="2429" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:938  %a_M_real28_load = load float* %a_M_real28_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real28_load"/></StgValue>
</operation>

<operation id="2430" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:939  %a_M_imag59_load = load float* %a_M_imag59_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag59_load"/></StgValue>
</operation>

<operation id="2431" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:940  %b_M_real_28_load = load float* %b_M_real_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_28_load"/></StgValue>
</operation>

<operation id="2432" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:941  %b_M_imag_28_load = load float* %b_M_imag_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_28_load"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2433" st_id="228" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:924  %p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213

]]></Node>
<StgValue><ssdm name="p_val_assign_217"/></StgValue>
</operation>

<operation id="2434" st_id="228" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:925  %p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214

]]></Node>
<StgValue><ssdm name="p_val_assign_218"/></StgValue>
</operation>

<operation id="2435" st_id="228" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:934  %p_val_assign_219 = fsub float %ac_54, %bd_54

]]></Node>
<StgValue><ssdm name="p_val_assign_219"/></StgValue>
</operation>

<operation id="2436" st_id="228" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:935  %p_val_assign_220 = fadd float %bc_54, %ad_54

]]></Node>
<StgValue><ssdm name="p_val_assign_220"/></StgValue>
</operation>

<operation id="2437" st_id="228" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:942  %ac_55 = fmul float %a_M_real28_load, %a_M_imag59_load

]]></Node>
<StgValue><ssdm name="ac_55"/></StgValue>
</operation>

<operation id="2438" st_id="228" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:943  %ad_55 = fmul float %a_M_real28_load, %b_M_imag_28_load

]]></Node>
<StgValue><ssdm name="ad_55"/></StgValue>
</operation>

<operation id="2439" st_id="228" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:944  %bd_55 = fmul float %a_M_imag59_load, %b_M_imag_28_load

]]></Node>
<StgValue><ssdm name="bd_55"/></StgValue>
</operation>

<operation id="2440" st_id="228" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:945  %bc_55 = fmul float %a_M_imag59_load, %b_M_real_28_load

]]></Node>
<StgValue><ssdm name="bc_55"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2441" st_id="229" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:924  %p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213

]]></Node>
<StgValue><ssdm name="p_val_assign_217"/></StgValue>
</operation>

<operation id="2442" st_id="229" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:925  %p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214

]]></Node>
<StgValue><ssdm name="p_val_assign_218"/></StgValue>
</operation>

<operation id="2443" st_id="229" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:934  %p_val_assign_219 = fsub float %ac_54, %bd_54

]]></Node>
<StgValue><ssdm name="p_val_assign_219"/></StgValue>
</operation>

<operation id="2444" st_id="229" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:935  %p_val_assign_220 = fadd float %bc_54, %ad_54

]]></Node>
<StgValue><ssdm name="p_val_assign_220"/></StgValue>
</operation>

<operation id="2445" st_id="229" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:942  %ac_55 = fmul float %a_M_real28_load, %a_M_imag59_load

]]></Node>
<StgValue><ssdm name="ac_55"/></StgValue>
</operation>

<operation id="2446" st_id="229" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:943  %ad_55 = fmul float %a_M_real28_load, %b_M_imag_28_load

]]></Node>
<StgValue><ssdm name="ad_55"/></StgValue>
</operation>

<operation id="2447" st_id="229" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:944  %bd_55 = fmul float %a_M_imag59_load, %b_M_imag_28_load

]]></Node>
<StgValue><ssdm name="bd_55"/></StgValue>
</operation>

<operation id="2448" st_id="229" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:945  %bc_55 = fmul float %a_M_imag59_load, %b_M_real_28_load

]]></Node>
<StgValue><ssdm name="bc_55"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2449" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:65  %a_M_real28_addr_1 = getelementptr [32 x float]* %a_M_real28, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real28_addr_1"/></StgValue>
</operation>

<operation id="2450" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:129  %a_M_imag59_addr_1 = getelementptr [32 x float]* %a_M_imag59, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag59_addr_1"/></StgValue>
</operation>

<operation id="2451" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:195  %b_M_real_28_addr_1 = getelementptr [32 x float]* %b_M_real_28, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_28_addr_1"/></StgValue>
</operation>

<operation id="2452" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:259  %b_M_imag_28_addr_1 = getelementptr [32 x float]* %b_M_imag_28, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_28_addr_1"/></StgValue>
</operation>

<operation id="2453" st_id="230" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:936  %p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217

]]></Node>
<StgValue><ssdm name="p_val_assign_221"/></StgValue>
</operation>

<operation id="2454" st_id="230" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:937  %p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218

]]></Node>
<StgValue><ssdm name="p_val_assign_222"/></StgValue>
</operation>

<operation id="2455" st_id="230" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:946  %p_val_assign_223 = fsub float %ac_55, %bd_55

]]></Node>
<StgValue><ssdm name="p_val_assign_223"/></StgValue>
</operation>

<operation id="2456" st_id="230" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:947  %p_val_assign_224 = fadd float %bc_55, %ad_55

]]></Node>
<StgValue><ssdm name="p_val_assign_224"/></StgValue>
</operation>

<operation id="2457" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:950  %a_M_real28_load_1 = load float* %a_M_real28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real28_load_1"/></StgValue>
</operation>

<operation id="2458" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:951  %a_M_imag59_load_1 = load float* %a_M_imag59_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag59_load_1"/></StgValue>
</operation>

<operation id="2459" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:952  %b_M_real_28_load_1 = load float* %b_M_real_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_28_load_1"/></StgValue>
</operation>

<operation id="2460" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:953  %b_M_imag_28_load_1 = load float* %b_M_imag_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_28_load_1"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2461" st_id="231" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:936  %p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217

]]></Node>
<StgValue><ssdm name="p_val_assign_221"/></StgValue>
</operation>

<operation id="2462" st_id="231" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:937  %p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218

]]></Node>
<StgValue><ssdm name="p_val_assign_222"/></StgValue>
</operation>

<operation id="2463" st_id="231" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:946  %p_val_assign_223 = fsub float %ac_55, %bd_55

]]></Node>
<StgValue><ssdm name="p_val_assign_223"/></StgValue>
</operation>

<operation id="2464" st_id="231" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:947  %p_val_assign_224 = fadd float %bc_55, %ad_55

]]></Node>
<StgValue><ssdm name="p_val_assign_224"/></StgValue>
</operation>

<operation id="2465" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:950  %a_M_real28_load_1 = load float* %a_M_real28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real28_load_1"/></StgValue>
</operation>

<operation id="2466" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:951  %a_M_imag59_load_1 = load float* %a_M_imag59_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag59_load_1"/></StgValue>
</operation>

<operation id="2467" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:952  %b_M_real_28_load_1 = load float* %b_M_real_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_28_load_1"/></StgValue>
</operation>

<operation id="2468" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:953  %b_M_imag_28_load_1 = load float* %b_M_imag_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_28_load_1"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2469" st_id="232" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:936  %p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217

]]></Node>
<StgValue><ssdm name="p_val_assign_221"/></StgValue>
</operation>

<operation id="2470" st_id="232" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:937  %p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218

]]></Node>
<StgValue><ssdm name="p_val_assign_222"/></StgValue>
</operation>

<operation id="2471" st_id="232" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:946  %p_val_assign_223 = fsub float %ac_55, %bd_55

]]></Node>
<StgValue><ssdm name="p_val_assign_223"/></StgValue>
</operation>

<operation id="2472" st_id="232" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:947  %p_val_assign_224 = fadd float %bc_55, %ad_55

]]></Node>
<StgValue><ssdm name="p_val_assign_224"/></StgValue>
</operation>

<operation id="2473" st_id="232" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:954  %ac_56 = fmul float %a_M_real28_load_1, %a_M_imag59_load_1

]]></Node>
<StgValue><ssdm name="ac_56"/></StgValue>
</operation>

<operation id="2474" st_id="232" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:955  %ad_56 = fmul float %a_M_real28_load_1, %b_M_imag_28_load_1

]]></Node>
<StgValue><ssdm name="ad_56"/></StgValue>
</operation>

<operation id="2475" st_id="232" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:956  %bd_56 = fmul float %a_M_imag59_load_1, %b_M_imag_28_load_1

]]></Node>
<StgValue><ssdm name="bd_56"/></StgValue>
</operation>

<operation id="2476" st_id="232" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:957  %bc_56 = fmul float %a_M_imag59_load_1, %b_M_real_28_load_1

]]></Node>
<StgValue><ssdm name="bc_56"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2477" st_id="233" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:936  %p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217

]]></Node>
<StgValue><ssdm name="p_val_assign_221"/></StgValue>
</operation>

<operation id="2478" st_id="233" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:937  %p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218

]]></Node>
<StgValue><ssdm name="p_val_assign_222"/></StgValue>
</operation>

<operation id="2479" st_id="233" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:946  %p_val_assign_223 = fsub float %ac_55, %bd_55

]]></Node>
<StgValue><ssdm name="p_val_assign_223"/></StgValue>
</operation>

<operation id="2480" st_id="233" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:947  %p_val_assign_224 = fadd float %bc_55, %ad_55

]]></Node>
<StgValue><ssdm name="p_val_assign_224"/></StgValue>
</operation>

<operation id="2481" st_id="233" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:954  %ac_56 = fmul float %a_M_real28_load_1, %a_M_imag59_load_1

]]></Node>
<StgValue><ssdm name="ac_56"/></StgValue>
</operation>

<operation id="2482" st_id="233" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:955  %ad_56 = fmul float %a_M_real28_load_1, %b_M_imag_28_load_1

]]></Node>
<StgValue><ssdm name="ad_56"/></StgValue>
</operation>

<operation id="2483" st_id="233" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:956  %bd_56 = fmul float %a_M_imag59_load_1, %b_M_imag_28_load_1

]]></Node>
<StgValue><ssdm name="bd_56"/></StgValue>
</operation>

<operation id="2484" st_id="233" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:957  %bc_56 = fmul float %a_M_imag59_load_1, %b_M_real_28_load_1

]]></Node>
<StgValue><ssdm name="bc_56"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2485" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:66  %a_M_real29_addr = getelementptr [32 x float]* %a_M_real29, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real29_addr"/></StgValue>
</operation>

<operation id="2486" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:130  %a_M_imag60_addr = getelementptr [32 x float]* %a_M_imag60, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag60_addr"/></StgValue>
</operation>

<operation id="2487" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:196  %b_M_real_29_addr = getelementptr [32 x float]* %b_M_real_29, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_29_addr"/></StgValue>
</operation>

<operation id="2488" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:260  %b_M_imag_29_addr = getelementptr [32 x float]* %b_M_imag_29, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_29_addr"/></StgValue>
</operation>

<operation id="2489" st_id="234" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:948  %p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221

]]></Node>
<StgValue><ssdm name="p_val_assign_225"/></StgValue>
</operation>

<operation id="2490" st_id="234" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:949  %p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222

]]></Node>
<StgValue><ssdm name="p_val_assign_226"/></StgValue>
</operation>

<operation id="2491" st_id="234" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:958  %p_val_assign_227 = fsub float %ac_56, %bd_56

]]></Node>
<StgValue><ssdm name="p_val_assign_227"/></StgValue>
</operation>

<operation id="2492" st_id="234" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:959  %p_val_assign_228 = fadd float %bc_56, %ad_56

]]></Node>
<StgValue><ssdm name="p_val_assign_228"/></StgValue>
</operation>

<operation id="2493" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:962  %a_M_real29_load = load float* %a_M_real29_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real29_load"/></StgValue>
</operation>

<operation id="2494" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:963  %a_M_imag60_load = load float* %a_M_imag60_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag60_load"/></StgValue>
</operation>

<operation id="2495" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:964  %b_M_real_29_load = load float* %b_M_real_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_29_load"/></StgValue>
</operation>

<operation id="2496" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:965  %b_M_imag_29_load = load float* %b_M_imag_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_29_load"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2497" st_id="235" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:948  %p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221

]]></Node>
<StgValue><ssdm name="p_val_assign_225"/></StgValue>
</operation>

<operation id="2498" st_id="235" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:949  %p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222

]]></Node>
<StgValue><ssdm name="p_val_assign_226"/></StgValue>
</operation>

<operation id="2499" st_id="235" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:958  %p_val_assign_227 = fsub float %ac_56, %bd_56

]]></Node>
<StgValue><ssdm name="p_val_assign_227"/></StgValue>
</operation>

<operation id="2500" st_id="235" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:959  %p_val_assign_228 = fadd float %bc_56, %ad_56

]]></Node>
<StgValue><ssdm name="p_val_assign_228"/></StgValue>
</operation>

<operation id="2501" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:962  %a_M_real29_load = load float* %a_M_real29_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real29_load"/></StgValue>
</operation>

<operation id="2502" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:963  %a_M_imag60_load = load float* %a_M_imag60_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag60_load"/></StgValue>
</operation>

<operation id="2503" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:964  %b_M_real_29_load = load float* %b_M_real_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_29_load"/></StgValue>
</operation>

<operation id="2504" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:965  %b_M_imag_29_load = load float* %b_M_imag_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_29_load"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2505" st_id="236" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:948  %p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221

]]></Node>
<StgValue><ssdm name="p_val_assign_225"/></StgValue>
</operation>

<operation id="2506" st_id="236" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:949  %p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222

]]></Node>
<StgValue><ssdm name="p_val_assign_226"/></StgValue>
</operation>

<operation id="2507" st_id="236" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:958  %p_val_assign_227 = fsub float %ac_56, %bd_56

]]></Node>
<StgValue><ssdm name="p_val_assign_227"/></StgValue>
</operation>

<operation id="2508" st_id="236" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:959  %p_val_assign_228 = fadd float %bc_56, %ad_56

]]></Node>
<StgValue><ssdm name="p_val_assign_228"/></StgValue>
</operation>

<operation id="2509" st_id="236" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:966  %ac_57 = fmul float %a_M_real29_load, %a_M_imag60_load

]]></Node>
<StgValue><ssdm name="ac_57"/></StgValue>
</operation>

<operation id="2510" st_id="236" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:967  %ad_57 = fmul float %a_M_real29_load, %b_M_imag_29_load

]]></Node>
<StgValue><ssdm name="ad_57"/></StgValue>
</operation>

<operation id="2511" st_id="236" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:968  %bd_57 = fmul float %a_M_imag60_load, %b_M_imag_29_load

]]></Node>
<StgValue><ssdm name="bd_57"/></StgValue>
</operation>

<operation id="2512" st_id="236" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:969  %bc_57 = fmul float %a_M_imag60_load, %b_M_real_29_load

]]></Node>
<StgValue><ssdm name="bc_57"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2513" st_id="237" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:948  %p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221

]]></Node>
<StgValue><ssdm name="p_val_assign_225"/></StgValue>
</operation>

<operation id="2514" st_id="237" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:949  %p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222

]]></Node>
<StgValue><ssdm name="p_val_assign_226"/></StgValue>
</operation>

<operation id="2515" st_id="237" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:958  %p_val_assign_227 = fsub float %ac_56, %bd_56

]]></Node>
<StgValue><ssdm name="p_val_assign_227"/></StgValue>
</operation>

<operation id="2516" st_id="237" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:959  %p_val_assign_228 = fadd float %bc_56, %ad_56

]]></Node>
<StgValue><ssdm name="p_val_assign_228"/></StgValue>
</operation>

<operation id="2517" st_id="237" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:966  %ac_57 = fmul float %a_M_real29_load, %a_M_imag60_load

]]></Node>
<StgValue><ssdm name="ac_57"/></StgValue>
</operation>

<operation id="2518" st_id="237" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:967  %ad_57 = fmul float %a_M_real29_load, %b_M_imag_29_load

]]></Node>
<StgValue><ssdm name="ad_57"/></StgValue>
</operation>

<operation id="2519" st_id="237" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:968  %bd_57 = fmul float %a_M_imag60_load, %b_M_imag_29_load

]]></Node>
<StgValue><ssdm name="bd_57"/></StgValue>
</operation>

<operation id="2520" st_id="237" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:969  %bc_57 = fmul float %a_M_imag60_load, %b_M_real_29_load

]]></Node>
<StgValue><ssdm name="bc_57"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2521" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:67  %a_M_real29_addr_1 = getelementptr [32 x float]* %a_M_real29, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real29_addr_1"/></StgValue>
</operation>

<operation id="2522" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:131  %a_M_imag60_addr_1 = getelementptr [32 x float]* %a_M_imag60, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag60_addr_1"/></StgValue>
</operation>

<operation id="2523" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:197  %b_M_real_29_addr_1 = getelementptr [32 x float]* %b_M_real_29, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_29_addr_1"/></StgValue>
</operation>

<operation id="2524" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:261  %b_M_imag_29_addr_1 = getelementptr [32 x float]* %b_M_imag_29, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_29_addr_1"/></StgValue>
</operation>

<operation id="2525" st_id="238" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:960  %p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225

]]></Node>
<StgValue><ssdm name="p_val_assign_229"/></StgValue>
</operation>

<operation id="2526" st_id="238" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:961  %p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226

]]></Node>
<StgValue><ssdm name="p_val_assign_230"/></StgValue>
</operation>

<operation id="2527" st_id="238" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:970  %p_val_assign_231 = fsub float %ac_57, %bd_57

]]></Node>
<StgValue><ssdm name="p_val_assign_231"/></StgValue>
</operation>

<operation id="2528" st_id="238" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:971  %p_val_assign_232 = fadd float %bc_57, %ad_57

]]></Node>
<StgValue><ssdm name="p_val_assign_232"/></StgValue>
</operation>

<operation id="2529" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:974  %a_M_real29_load_1 = load float* %a_M_real29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real29_load_1"/></StgValue>
</operation>

<operation id="2530" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:975  %a_M_imag60_load_1 = load float* %a_M_imag60_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag60_load_1"/></StgValue>
</operation>

<operation id="2531" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:976  %b_M_real_29_load_1 = load float* %b_M_real_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_29_load_1"/></StgValue>
</operation>

<operation id="2532" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:977  %b_M_imag_29_load_1 = load float* %b_M_imag_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_29_load_1"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2533" st_id="239" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:960  %p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225

]]></Node>
<StgValue><ssdm name="p_val_assign_229"/></StgValue>
</operation>

<operation id="2534" st_id="239" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:961  %p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226

]]></Node>
<StgValue><ssdm name="p_val_assign_230"/></StgValue>
</operation>

<operation id="2535" st_id="239" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:970  %p_val_assign_231 = fsub float %ac_57, %bd_57

]]></Node>
<StgValue><ssdm name="p_val_assign_231"/></StgValue>
</operation>

<operation id="2536" st_id="239" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:971  %p_val_assign_232 = fadd float %bc_57, %ad_57

]]></Node>
<StgValue><ssdm name="p_val_assign_232"/></StgValue>
</operation>

<operation id="2537" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:974  %a_M_real29_load_1 = load float* %a_M_real29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real29_load_1"/></StgValue>
</operation>

<operation id="2538" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:975  %a_M_imag60_load_1 = load float* %a_M_imag60_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag60_load_1"/></StgValue>
</operation>

<operation id="2539" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:976  %b_M_real_29_load_1 = load float* %b_M_real_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_29_load_1"/></StgValue>
</operation>

<operation id="2540" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:977  %b_M_imag_29_load_1 = load float* %b_M_imag_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_29_load_1"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2541" st_id="240" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:960  %p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225

]]></Node>
<StgValue><ssdm name="p_val_assign_229"/></StgValue>
</operation>

<operation id="2542" st_id="240" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:961  %p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226

]]></Node>
<StgValue><ssdm name="p_val_assign_230"/></StgValue>
</operation>

<operation id="2543" st_id="240" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:970  %p_val_assign_231 = fsub float %ac_57, %bd_57

]]></Node>
<StgValue><ssdm name="p_val_assign_231"/></StgValue>
</operation>

<operation id="2544" st_id="240" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:971  %p_val_assign_232 = fadd float %bc_57, %ad_57

]]></Node>
<StgValue><ssdm name="p_val_assign_232"/></StgValue>
</operation>

<operation id="2545" st_id="240" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:978  %ac_58 = fmul float %a_M_real29_load_1, %a_M_imag60_load_1

]]></Node>
<StgValue><ssdm name="ac_58"/></StgValue>
</operation>

<operation id="2546" st_id="240" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:979  %ad_58 = fmul float %a_M_real29_load_1, %b_M_imag_29_load_1

]]></Node>
<StgValue><ssdm name="ad_58"/></StgValue>
</operation>

<operation id="2547" st_id="240" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:980  %bd_58 = fmul float %a_M_imag60_load_1, %b_M_imag_29_load_1

]]></Node>
<StgValue><ssdm name="bd_58"/></StgValue>
</operation>

<operation id="2548" st_id="240" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:981  %bc_58 = fmul float %a_M_imag60_load_1, %b_M_real_29_load_1

]]></Node>
<StgValue><ssdm name="bc_58"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2549" st_id="241" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:960  %p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225

]]></Node>
<StgValue><ssdm name="p_val_assign_229"/></StgValue>
</operation>

<operation id="2550" st_id="241" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:961  %p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226

]]></Node>
<StgValue><ssdm name="p_val_assign_230"/></StgValue>
</operation>

<operation id="2551" st_id="241" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:970  %p_val_assign_231 = fsub float %ac_57, %bd_57

]]></Node>
<StgValue><ssdm name="p_val_assign_231"/></StgValue>
</operation>

<operation id="2552" st_id="241" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:971  %p_val_assign_232 = fadd float %bc_57, %ad_57

]]></Node>
<StgValue><ssdm name="p_val_assign_232"/></StgValue>
</operation>

<operation id="2553" st_id="241" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:978  %ac_58 = fmul float %a_M_real29_load_1, %a_M_imag60_load_1

]]></Node>
<StgValue><ssdm name="ac_58"/></StgValue>
</operation>

<operation id="2554" st_id="241" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:979  %ad_58 = fmul float %a_M_real29_load_1, %b_M_imag_29_load_1

]]></Node>
<StgValue><ssdm name="ad_58"/></StgValue>
</operation>

<operation id="2555" st_id="241" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:980  %bd_58 = fmul float %a_M_imag60_load_1, %b_M_imag_29_load_1

]]></Node>
<StgValue><ssdm name="bd_58"/></StgValue>
</operation>

<operation id="2556" st_id="241" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:981  %bc_58 = fmul float %a_M_imag60_load_1, %b_M_real_29_load_1

]]></Node>
<StgValue><ssdm name="bc_58"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2557" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:68  %a_M_real30_addr = getelementptr [32 x float]* %a_M_real30, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real30_addr"/></StgValue>
</operation>

<operation id="2558" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:132  %a_M_imag61_addr = getelementptr [32 x float]* %a_M_imag61, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag61_addr"/></StgValue>
</operation>

<operation id="2559" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:198  %b_M_real_30_addr = getelementptr [32 x float]* %b_M_real_30, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_30_addr"/></StgValue>
</operation>

<operation id="2560" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:262  %b_M_imag_30_addr = getelementptr [32 x float]* %b_M_imag_30, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_30_addr"/></StgValue>
</operation>

<operation id="2561" st_id="242" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:972  %p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229

]]></Node>
<StgValue><ssdm name="p_val_assign_233"/></StgValue>
</operation>

<operation id="2562" st_id="242" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:973  %p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230

]]></Node>
<StgValue><ssdm name="p_val_assign_234"/></StgValue>
</operation>

<operation id="2563" st_id="242" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:982  %p_val_assign_235 = fsub float %ac_58, %bd_58

]]></Node>
<StgValue><ssdm name="p_val_assign_235"/></StgValue>
</operation>

<operation id="2564" st_id="242" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:983  %p_val_assign_236 = fadd float %bc_58, %ad_58

]]></Node>
<StgValue><ssdm name="p_val_assign_236"/></StgValue>
</operation>

<operation id="2565" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:986  %a_M_real30_load = load float* %a_M_real30_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real30_load"/></StgValue>
</operation>

<operation id="2566" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:987  %a_M_imag61_load = load float* %a_M_imag61_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag61_load"/></StgValue>
</operation>

<operation id="2567" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:988  %b_M_real_30_load = load float* %b_M_real_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_30_load"/></StgValue>
</operation>

<operation id="2568" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:989  %b_M_imag_30_load = load float* %b_M_imag_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_30_load"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2569" st_id="243" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:972  %p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229

]]></Node>
<StgValue><ssdm name="p_val_assign_233"/></StgValue>
</operation>

<operation id="2570" st_id="243" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:973  %p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230

]]></Node>
<StgValue><ssdm name="p_val_assign_234"/></StgValue>
</operation>

<operation id="2571" st_id="243" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:982  %p_val_assign_235 = fsub float %ac_58, %bd_58

]]></Node>
<StgValue><ssdm name="p_val_assign_235"/></StgValue>
</operation>

<operation id="2572" st_id="243" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:983  %p_val_assign_236 = fadd float %bc_58, %ad_58

]]></Node>
<StgValue><ssdm name="p_val_assign_236"/></StgValue>
</operation>

<operation id="2573" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:986  %a_M_real30_load = load float* %a_M_real30_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real30_load"/></StgValue>
</operation>

<operation id="2574" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:987  %a_M_imag61_load = load float* %a_M_imag61_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag61_load"/></StgValue>
</operation>

<operation id="2575" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:988  %b_M_real_30_load = load float* %b_M_real_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_30_load"/></StgValue>
</operation>

<operation id="2576" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:989  %b_M_imag_30_load = load float* %b_M_imag_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_30_load"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2577" st_id="244" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:972  %p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229

]]></Node>
<StgValue><ssdm name="p_val_assign_233"/></StgValue>
</operation>

<operation id="2578" st_id="244" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:973  %p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230

]]></Node>
<StgValue><ssdm name="p_val_assign_234"/></StgValue>
</operation>

<operation id="2579" st_id="244" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:982  %p_val_assign_235 = fsub float %ac_58, %bd_58

]]></Node>
<StgValue><ssdm name="p_val_assign_235"/></StgValue>
</operation>

<operation id="2580" st_id="244" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:983  %p_val_assign_236 = fadd float %bc_58, %ad_58

]]></Node>
<StgValue><ssdm name="p_val_assign_236"/></StgValue>
</operation>

<operation id="2581" st_id="244" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:990  %ac_59 = fmul float %a_M_real30_load, %a_M_imag61_load

]]></Node>
<StgValue><ssdm name="ac_59"/></StgValue>
</operation>

<operation id="2582" st_id="244" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:991  %ad_59 = fmul float %a_M_real30_load, %b_M_imag_30_load

]]></Node>
<StgValue><ssdm name="ad_59"/></StgValue>
</operation>

<operation id="2583" st_id="244" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:992  %bd_59 = fmul float %a_M_imag61_load, %b_M_imag_30_load

]]></Node>
<StgValue><ssdm name="bd_59"/></StgValue>
</operation>

<operation id="2584" st_id="244" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:993  %bc_59 = fmul float %a_M_imag61_load, %b_M_real_30_load

]]></Node>
<StgValue><ssdm name="bc_59"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2585" st_id="245" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:972  %p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229

]]></Node>
<StgValue><ssdm name="p_val_assign_233"/></StgValue>
</operation>

<operation id="2586" st_id="245" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:973  %p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230

]]></Node>
<StgValue><ssdm name="p_val_assign_234"/></StgValue>
</operation>

<operation id="2587" st_id="245" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:982  %p_val_assign_235 = fsub float %ac_58, %bd_58

]]></Node>
<StgValue><ssdm name="p_val_assign_235"/></StgValue>
</operation>

<operation id="2588" st_id="245" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:983  %p_val_assign_236 = fadd float %bc_58, %ad_58

]]></Node>
<StgValue><ssdm name="p_val_assign_236"/></StgValue>
</operation>

<operation id="2589" st_id="245" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:990  %ac_59 = fmul float %a_M_real30_load, %a_M_imag61_load

]]></Node>
<StgValue><ssdm name="ac_59"/></StgValue>
</operation>

<operation id="2590" st_id="245" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:991  %ad_59 = fmul float %a_M_real30_load, %b_M_imag_30_load

]]></Node>
<StgValue><ssdm name="ad_59"/></StgValue>
</operation>

<operation id="2591" st_id="245" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:992  %bd_59 = fmul float %a_M_imag61_load, %b_M_imag_30_load

]]></Node>
<StgValue><ssdm name="bd_59"/></StgValue>
</operation>

<operation id="2592" st_id="245" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:993  %bc_59 = fmul float %a_M_imag61_load, %b_M_real_30_load

]]></Node>
<StgValue><ssdm name="bc_59"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2593" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:69  %a_M_real30_addr_1 = getelementptr [32 x float]* %a_M_real30, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real30_addr_1"/></StgValue>
</operation>

<operation id="2594" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:133  %a_M_imag61_addr_1 = getelementptr [32 x float]* %a_M_imag61, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag61_addr_1"/></StgValue>
</operation>

<operation id="2595" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:199  %b_M_real_30_addr_1 = getelementptr [32 x float]* %b_M_real_30, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_30_addr_1"/></StgValue>
</operation>

<operation id="2596" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:263  %b_M_imag_30_addr_1 = getelementptr [32 x float]* %b_M_imag_30, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_30_addr_1"/></StgValue>
</operation>

<operation id="2597" st_id="246" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:984  %p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233

]]></Node>
<StgValue><ssdm name="p_val_assign_237"/></StgValue>
</operation>

<operation id="2598" st_id="246" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:985  %p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234

]]></Node>
<StgValue><ssdm name="p_val_assign_238"/></StgValue>
</operation>

<operation id="2599" st_id="246" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:994  %p_val_assign_239 = fsub float %ac_59, %bd_59

]]></Node>
<StgValue><ssdm name="p_val_assign_239"/></StgValue>
</operation>

<operation id="2600" st_id="246" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:995  %p_val_assign_240 = fadd float %bc_59, %ad_59

]]></Node>
<StgValue><ssdm name="p_val_assign_240"/></StgValue>
</operation>

<operation id="2601" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:998  %a_M_real30_load_1 = load float* %a_M_real30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real30_load_1"/></StgValue>
</operation>

<operation id="2602" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:999  %a_M_imag61_load_1 = load float* %a_M_imag61_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag61_load_1"/></StgValue>
</operation>

<operation id="2603" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1000  %b_M_real_30_load_1 = load float* %b_M_real_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_30_load_1"/></StgValue>
</operation>

<operation id="2604" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1001  %b_M_imag_30_load_1 = load float* %b_M_imag_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_30_load_1"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2605" st_id="247" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:984  %p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233

]]></Node>
<StgValue><ssdm name="p_val_assign_237"/></StgValue>
</operation>

<operation id="2606" st_id="247" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:985  %p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234

]]></Node>
<StgValue><ssdm name="p_val_assign_238"/></StgValue>
</operation>

<operation id="2607" st_id="247" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:994  %p_val_assign_239 = fsub float %ac_59, %bd_59

]]></Node>
<StgValue><ssdm name="p_val_assign_239"/></StgValue>
</operation>

<operation id="2608" st_id="247" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:995  %p_val_assign_240 = fadd float %bc_59, %ad_59

]]></Node>
<StgValue><ssdm name="p_val_assign_240"/></StgValue>
</operation>

<operation id="2609" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:998  %a_M_real30_load_1 = load float* %a_M_real30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real30_load_1"/></StgValue>
</operation>

<operation id="2610" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:999  %a_M_imag61_load_1 = load float* %a_M_imag61_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag61_load_1"/></StgValue>
</operation>

<operation id="2611" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1000  %b_M_real_30_load_1 = load float* %b_M_real_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_30_load_1"/></StgValue>
</operation>

<operation id="2612" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1001  %b_M_imag_30_load_1 = load float* %b_M_imag_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_30_load_1"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2613" st_id="248" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:984  %p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233

]]></Node>
<StgValue><ssdm name="p_val_assign_237"/></StgValue>
</operation>

<operation id="2614" st_id="248" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:985  %p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234

]]></Node>
<StgValue><ssdm name="p_val_assign_238"/></StgValue>
</operation>

<operation id="2615" st_id="248" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:994  %p_val_assign_239 = fsub float %ac_59, %bd_59

]]></Node>
<StgValue><ssdm name="p_val_assign_239"/></StgValue>
</operation>

<operation id="2616" st_id="248" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:995  %p_val_assign_240 = fadd float %bc_59, %ad_59

]]></Node>
<StgValue><ssdm name="p_val_assign_240"/></StgValue>
</operation>

<operation id="2617" st_id="248" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1002  %ac_60 = fmul float %a_M_real30_load_1, %a_M_imag61_load_1

]]></Node>
<StgValue><ssdm name="ac_60"/></StgValue>
</operation>

<operation id="2618" st_id="248" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1003  %ad_60 = fmul float %a_M_real30_load_1, %b_M_imag_30_load_1

]]></Node>
<StgValue><ssdm name="ad_60"/></StgValue>
</operation>

<operation id="2619" st_id="248" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1004  %bd_60 = fmul float %a_M_imag61_load_1, %b_M_imag_30_load_1

]]></Node>
<StgValue><ssdm name="bd_60"/></StgValue>
</operation>

<operation id="2620" st_id="248" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1005  %bc_60 = fmul float %a_M_imag61_load_1, %b_M_real_30_load_1

]]></Node>
<StgValue><ssdm name="bc_60"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2621" st_id="249" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:984  %p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233

]]></Node>
<StgValue><ssdm name="p_val_assign_237"/></StgValue>
</operation>

<operation id="2622" st_id="249" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:985  %p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234

]]></Node>
<StgValue><ssdm name="p_val_assign_238"/></StgValue>
</operation>

<operation id="2623" st_id="249" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:994  %p_val_assign_239 = fsub float %ac_59, %bd_59

]]></Node>
<StgValue><ssdm name="p_val_assign_239"/></StgValue>
</operation>

<operation id="2624" st_id="249" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:995  %p_val_assign_240 = fadd float %bc_59, %ad_59

]]></Node>
<StgValue><ssdm name="p_val_assign_240"/></StgValue>
</operation>

<operation id="2625" st_id="249" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1002  %ac_60 = fmul float %a_M_real30_load_1, %a_M_imag61_load_1

]]></Node>
<StgValue><ssdm name="ac_60"/></StgValue>
</operation>

<operation id="2626" st_id="249" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1003  %ad_60 = fmul float %a_M_real30_load_1, %b_M_imag_30_load_1

]]></Node>
<StgValue><ssdm name="ad_60"/></StgValue>
</operation>

<operation id="2627" st_id="249" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1004  %bd_60 = fmul float %a_M_imag61_load_1, %b_M_imag_30_load_1

]]></Node>
<StgValue><ssdm name="bd_60"/></StgValue>
</operation>

<operation id="2628" st_id="249" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1005  %bc_60 = fmul float %a_M_imag61_load_1, %b_M_real_30_load_1

]]></Node>
<StgValue><ssdm name="bc_60"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2629" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:70  %a_M_real31_addr = getelementptr [32 x float]* %a_M_real31, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_real31_addr"/></StgValue>
</operation>

<operation id="2630" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:134  %a_M_imag62_addr = getelementptr [32 x float]* %a_M_imag62, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="a_M_imag62_addr"/></StgValue>
</operation>

<operation id="2631" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:200  %b_M_real_31_addr = getelementptr [32 x float]* %b_M_real_31, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_real_31_addr"/></StgValue>
</operation>

<operation id="2632" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:264  %b_M_imag_31_addr = getelementptr [32 x float]* %b_M_imag_31, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="b_M_imag_31_addr"/></StgValue>
</operation>

<operation id="2633" st_id="250" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:996  %p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237

]]></Node>
<StgValue><ssdm name="p_val_assign_241"/></StgValue>
</operation>

<operation id="2634" st_id="250" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:997  %p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238

]]></Node>
<StgValue><ssdm name="p_val_assign_242"/></StgValue>
</operation>

<operation id="2635" st_id="250" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1006  %p_val_assign_243 = fsub float %ac_60, %bd_60

]]></Node>
<StgValue><ssdm name="p_val_assign_243"/></StgValue>
</operation>

<operation id="2636" st_id="250" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1007  %p_val_assign_244 = fadd float %bc_60, %ad_60

]]></Node>
<StgValue><ssdm name="p_val_assign_244"/></StgValue>
</operation>

<operation id="2637" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1010  %a_M_real31_load = load float* %a_M_real31_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real31_load"/></StgValue>
</operation>

<operation id="2638" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1011  %a_M_imag62_load = load float* %a_M_imag62_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag62_load"/></StgValue>
</operation>

<operation id="2639" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1012  %b_M_real_31_load = load float* %b_M_real_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_31_load"/></StgValue>
</operation>

<operation id="2640" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1013  %b_M_imag_31_load = load float* %b_M_imag_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_31_load"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2641" st_id="251" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:996  %p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237

]]></Node>
<StgValue><ssdm name="p_val_assign_241"/></StgValue>
</operation>

<operation id="2642" st_id="251" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:997  %p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238

]]></Node>
<StgValue><ssdm name="p_val_assign_242"/></StgValue>
</operation>

<operation id="2643" st_id="251" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1006  %p_val_assign_243 = fsub float %ac_60, %bd_60

]]></Node>
<StgValue><ssdm name="p_val_assign_243"/></StgValue>
</operation>

<operation id="2644" st_id="251" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1007  %p_val_assign_244 = fadd float %bc_60, %ad_60

]]></Node>
<StgValue><ssdm name="p_val_assign_244"/></StgValue>
</operation>

<operation id="2645" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1010  %a_M_real31_load = load float* %a_M_real31_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_real31_load"/></StgValue>
</operation>

<operation id="2646" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1011  %a_M_imag62_load = load float* %a_M_imag62_addr, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag62_load"/></StgValue>
</operation>

<operation id="2647" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1012  %b_M_real_31_load = load float* %b_M_real_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_31_load"/></StgValue>
</operation>

<operation id="2648" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1013  %b_M_imag_31_load = load float* %b_M_imag_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_31_load"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2649" st_id="252" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:996  %p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237

]]></Node>
<StgValue><ssdm name="p_val_assign_241"/></StgValue>
</operation>

<operation id="2650" st_id="252" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:997  %p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238

]]></Node>
<StgValue><ssdm name="p_val_assign_242"/></StgValue>
</operation>

<operation id="2651" st_id="252" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1006  %p_val_assign_243 = fsub float %ac_60, %bd_60

]]></Node>
<StgValue><ssdm name="p_val_assign_243"/></StgValue>
</operation>

<operation id="2652" st_id="252" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1007  %p_val_assign_244 = fadd float %bc_60, %ad_60

]]></Node>
<StgValue><ssdm name="p_val_assign_244"/></StgValue>
</operation>

<operation id="2653" st_id="252" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1014  %ac_61 = fmul float %a_M_real31_load, %a_M_imag62_load

]]></Node>
<StgValue><ssdm name="ac_61"/></StgValue>
</operation>

<operation id="2654" st_id="252" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1015  %ad_61 = fmul float %a_M_real31_load, %b_M_imag_31_load

]]></Node>
<StgValue><ssdm name="ad_61"/></StgValue>
</operation>

<operation id="2655" st_id="252" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1016  %bd_61 = fmul float %a_M_imag62_load, %b_M_imag_31_load

]]></Node>
<StgValue><ssdm name="bd_61"/></StgValue>
</operation>

<operation id="2656" st_id="252" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1017  %bc_61 = fmul float %a_M_imag62_load, %b_M_real_31_load

]]></Node>
<StgValue><ssdm name="bc_61"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2657" st_id="253" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:996  %p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237

]]></Node>
<StgValue><ssdm name="p_val_assign_241"/></StgValue>
</operation>

<operation id="2658" st_id="253" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:997  %p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238

]]></Node>
<StgValue><ssdm name="p_val_assign_242"/></StgValue>
</operation>

<operation id="2659" st_id="253" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1006  %p_val_assign_243 = fsub float %ac_60, %bd_60

]]></Node>
<StgValue><ssdm name="p_val_assign_243"/></StgValue>
</operation>

<operation id="2660" st_id="253" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1007  %p_val_assign_244 = fadd float %bc_60, %ad_60

]]></Node>
<StgValue><ssdm name="p_val_assign_244"/></StgValue>
</operation>

<operation id="2661" st_id="253" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1014  %ac_61 = fmul float %a_M_real31_load, %a_M_imag62_load

]]></Node>
<StgValue><ssdm name="ac_61"/></StgValue>
</operation>

<operation id="2662" st_id="253" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1015  %ad_61 = fmul float %a_M_real31_load, %b_M_imag_31_load

]]></Node>
<StgValue><ssdm name="ad_61"/></StgValue>
</operation>

<operation id="2663" st_id="253" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1016  %bd_61 = fmul float %a_M_imag62_load, %b_M_imag_31_load

]]></Node>
<StgValue><ssdm name="bd_61"/></StgValue>
</operation>

<operation id="2664" st_id="253" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1017  %bc_61 = fmul float %a_M_imag62_load, %b_M_real_31_load

]]></Node>
<StgValue><ssdm name="bc_61"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2665" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:71  %a_M_real31_addr_1 = getelementptr [32 x float]* %a_M_real31, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_real31_addr_1"/></StgValue>
</operation>

<operation id="2666" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:135  %a_M_imag62_addr_1 = getelementptr [32 x float]* %a_M_imag62, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_M_imag62_addr_1"/></StgValue>
</operation>

<operation id="2667" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:201  %b_M_real_31_addr_1 = getelementptr [32 x float]* %b_M_real_31, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_real_31_addr_1"/></StgValue>
</operation>

<operation id="2668" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L1_begin:265  %b_M_imag_31_addr_1 = getelementptr [32 x float]* %b_M_imag_31, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="b_M_imag_31_addr_1"/></StgValue>
</operation>

<operation id="2669" st_id="254" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1008  %p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241

]]></Node>
<StgValue><ssdm name="p_val_assign_245"/></StgValue>
</operation>

<operation id="2670" st_id="254" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1009  %p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242

]]></Node>
<StgValue><ssdm name="p_val_assign_246"/></StgValue>
</operation>

<operation id="2671" st_id="254" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1018  %p_val_assign_247 = fsub float %ac_61, %bd_61

]]></Node>
<StgValue><ssdm name="p_val_assign_247"/></StgValue>
</operation>

<operation id="2672" st_id="254" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1019  %p_val_assign_248 = fadd float %bc_61, %ad_61

]]></Node>
<StgValue><ssdm name="p_val_assign_248"/></StgValue>
</operation>

<operation id="2673" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1022  %a_M_real31_load_1 = load float* %a_M_real31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real31_load_1"/></StgValue>
</operation>

<operation id="2674" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1023  %a_M_imag62_load_1 = load float* %a_M_imag62_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag62_load_1"/></StgValue>
</operation>

<operation id="2675" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1024  %b_M_real_31_load_1 = load float* %b_M_real_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_31_load_1"/></StgValue>
</operation>

<operation id="2676" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1025  %b_M_imag_31_load_1 = load float* %b_M_imag_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_31_load_1"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2677" st_id="255" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1008  %p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241

]]></Node>
<StgValue><ssdm name="p_val_assign_245"/></StgValue>
</operation>

<operation id="2678" st_id="255" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1009  %p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242

]]></Node>
<StgValue><ssdm name="p_val_assign_246"/></StgValue>
</operation>

<operation id="2679" st_id="255" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1018  %p_val_assign_247 = fsub float %ac_61, %bd_61

]]></Node>
<StgValue><ssdm name="p_val_assign_247"/></StgValue>
</operation>

<operation id="2680" st_id="255" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1019  %p_val_assign_248 = fadd float %bc_61, %ad_61

]]></Node>
<StgValue><ssdm name="p_val_assign_248"/></StgValue>
</operation>

<operation id="2681" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1022  %a_M_real31_load_1 = load float* %a_M_real31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_real31_load_1"/></StgValue>
</operation>

<operation id="2682" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1023  %a_M_imag62_load_1 = load float* %a_M_imag62_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_M_imag62_load_1"/></StgValue>
</operation>

<operation id="2683" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1024  %b_M_real_31_load_1 = load float* %b_M_real_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_real_31_load_1"/></StgValue>
</operation>

<operation id="2684" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="5">
<![CDATA[
L1_begin:1025  %b_M_imag_31_load_1 = load float* %b_M_imag_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_M_imag_31_load_1"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2685" st_id="256" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1008  %p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241

]]></Node>
<StgValue><ssdm name="p_val_assign_245"/></StgValue>
</operation>

<operation id="2686" st_id="256" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1009  %p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242

]]></Node>
<StgValue><ssdm name="p_val_assign_246"/></StgValue>
</operation>

<operation id="2687" st_id="256" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1018  %p_val_assign_247 = fsub float %ac_61, %bd_61

]]></Node>
<StgValue><ssdm name="p_val_assign_247"/></StgValue>
</operation>

<operation id="2688" st_id="256" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1019  %p_val_assign_248 = fadd float %bc_61, %ad_61

]]></Node>
<StgValue><ssdm name="p_val_assign_248"/></StgValue>
</operation>

<operation id="2689" st_id="256" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1026  %ac_62 = fmul float %a_M_real31_load_1, %a_M_imag62_load_1

]]></Node>
<StgValue><ssdm name="ac_62"/></StgValue>
</operation>

<operation id="2690" st_id="256" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1027  %ad_62 = fmul float %a_M_real31_load_1, %b_M_imag_31_load_1

]]></Node>
<StgValue><ssdm name="ad_62"/></StgValue>
</operation>

<operation id="2691" st_id="256" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1028  %bd_62 = fmul float %a_M_imag62_load_1, %b_M_imag_31_load_1

]]></Node>
<StgValue><ssdm name="bd_62"/></StgValue>
</operation>

<operation id="2692" st_id="256" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1029  %bc_62 = fmul float %a_M_imag62_load_1, %b_M_real_31_load_1

]]></Node>
<StgValue><ssdm name="bc_62"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2693" st_id="257" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1008  %p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241

]]></Node>
<StgValue><ssdm name="p_val_assign_245"/></StgValue>
</operation>

<operation id="2694" st_id="257" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1009  %p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242

]]></Node>
<StgValue><ssdm name="p_val_assign_246"/></StgValue>
</operation>

<operation id="2695" st_id="257" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1018  %p_val_assign_247 = fsub float %ac_61, %bd_61

]]></Node>
<StgValue><ssdm name="p_val_assign_247"/></StgValue>
</operation>

<operation id="2696" st_id="257" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1019  %p_val_assign_248 = fadd float %bc_61, %ad_61

]]></Node>
<StgValue><ssdm name="p_val_assign_248"/></StgValue>
</operation>

<operation id="2697" st_id="257" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1026  %ac_62 = fmul float %a_M_real31_load_1, %a_M_imag62_load_1

]]></Node>
<StgValue><ssdm name="ac_62"/></StgValue>
</operation>

<operation id="2698" st_id="257" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1027  %ad_62 = fmul float %a_M_real31_load_1, %b_M_imag_31_load_1

]]></Node>
<StgValue><ssdm name="ad_62"/></StgValue>
</operation>

<operation id="2699" st_id="257" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1028  %bd_62 = fmul float %a_M_imag62_load_1, %b_M_imag_31_load_1

]]></Node>
<StgValue><ssdm name="bd_62"/></StgValue>
</operation>

<operation id="2700" st_id="257" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1029  %bc_62 = fmul float %a_M_imag62_load_1, %b_M_real_31_load_1

]]></Node>
<StgValue><ssdm name="bc_62"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2701" st_id="258" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1020  %p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245

]]></Node>
<StgValue><ssdm name="p_val_assign_249"/></StgValue>
</operation>

<operation id="2702" st_id="258" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1021  %p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246

]]></Node>
<StgValue><ssdm name="p_val_assign_250"/></StgValue>
</operation>

<operation id="2703" st_id="258" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1030  %p_val_assign_251 = fsub float %ac_62, %bd_62

]]></Node>
<StgValue><ssdm name="p_val_assign_251"/></StgValue>
</operation>

<operation id="2704" st_id="258" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1031  %p_val_assign_252 = fadd float %bc_62, %ad_62

]]></Node>
<StgValue><ssdm name="p_val_assign_252"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2705" st_id="259" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1020  %p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245

]]></Node>
<StgValue><ssdm name="p_val_assign_249"/></StgValue>
</operation>

<operation id="2706" st_id="259" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1021  %p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246

]]></Node>
<StgValue><ssdm name="p_val_assign_250"/></StgValue>
</operation>

<operation id="2707" st_id="259" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1030  %p_val_assign_251 = fsub float %ac_62, %bd_62

]]></Node>
<StgValue><ssdm name="p_val_assign_251"/></StgValue>
</operation>

<operation id="2708" st_id="259" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1031  %p_val_assign_252 = fadd float %bc_62, %ad_62

]]></Node>
<StgValue><ssdm name="p_val_assign_252"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2709" st_id="260" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1020  %p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245

]]></Node>
<StgValue><ssdm name="p_val_assign_249"/></StgValue>
</operation>

<operation id="2710" st_id="260" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1021  %p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246

]]></Node>
<StgValue><ssdm name="p_val_assign_250"/></StgValue>
</operation>

<operation id="2711" st_id="260" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1030  %p_val_assign_251 = fsub float %ac_62, %bd_62

]]></Node>
<StgValue><ssdm name="p_val_assign_251"/></StgValue>
</operation>

<operation id="2712" st_id="260" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1031  %p_val_assign_252 = fadd float %bc_62, %ad_62

]]></Node>
<StgValue><ssdm name="p_val_assign_252"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2713" st_id="261" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1020  %p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245

]]></Node>
<StgValue><ssdm name="p_val_assign_249"/></StgValue>
</operation>

<operation id="2714" st_id="261" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1021  %p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246

]]></Node>
<StgValue><ssdm name="p_val_assign_250"/></StgValue>
</operation>

<operation id="2715" st_id="261" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1030  %p_val_assign_251 = fsub float %ac_62, %bd_62

]]></Node>
<StgValue><ssdm name="p_val_assign_251"/></StgValue>
</operation>

<operation id="2716" st_id="261" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1031  %p_val_assign_252 = fadd float %bc_62, %ad_62

]]></Node>
<StgValue><ssdm name="p_val_assign_252"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2717" st_id="262" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1032  %p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249

]]></Node>
<StgValue><ssdm name="p_val_assign_253"/></StgValue>
</operation>

<operation id="2718" st_id="262" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1033  %p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250

]]></Node>
<StgValue><ssdm name="p_val_assign_254"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2719" st_id="263" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1032  %p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249

]]></Node>
<StgValue><ssdm name="p_val_assign_253"/></StgValue>
</operation>

<operation id="2720" st_id="263" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1033  %p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250

]]></Node>
<StgValue><ssdm name="p_val_assign_254"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2721" st_id="264" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1032  %p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249

]]></Node>
<StgValue><ssdm name="p_val_assign_253"/></StgValue>
</operation>

<operation id="2722" st_id="264" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1033  %p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250

]]></Node>
<StgValue><ssdm name="p_val_assign_254"/></StgValue>
</operation>

<operation id="2723" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
branch14:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2724" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
branch13:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2725" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0">
<![CDATA[
branch12:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2726" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0">
<![CDATA[
branch11:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2727" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
branch10:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2728" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch9:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2729" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
branch8:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2730" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
branch15:13  br label %L1_end

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2731" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="2732" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L1_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="2733" st_id="265" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1032  %p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249

]]></Node>
<StgValue><ssdm name="p_val_assign_253"/></StgValue>
</operation>

<operation id="2734" st_id="265" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L1_begin:1033  %p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250

]]></Node>
<StgValue><ssdm name="p_val_assign_254"/></StgValue>
</operation>

<operation id="2735" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32">
<![CDATA[
branch6:0  %out_M_real1307_059_1 = load float* %out_M_real1307_059

]]></Node>
<StgValue><ssdm name="out_M_real1307_059_1"/></StgValue>
</operation>

<operation id="2736" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6:1  %write_flag41_0_load = load i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="write_flag41_0_load"/></StgValue>
</operation>

<operation id="2737" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32">
<![CDATA[
branch6:2  %out_M_real130_060_l_1 = load float* %out_M_real130_060

]]></Node>
<StgValue><ssdm name="out_M_real130_060_l_1"/></StgValue>
</operation>

<operation id="2738" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6:3  %write_flag38_0_load = load i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="write_flag38_0_load"/></StgValue>
</operation>

<operation id="2739" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch6:4  %xor_ln49_7 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_7"/></StgValue>
</operation>

<operation id="2740" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch6:5  %or_ln49_14 = or i1 %write_flag38_0_load, %xor_ln49_7

]]></Node>
<StgValue><ssdm name="or_ln49_14"/></StgValue>
</operation>

<operation id="2741" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch6:6  %select_ln49_14 = select i1 %trunc_ln49, float %out_M_real130_060_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_14"/></StgValue>
</operation>

<operation id="2742" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch6:7  %or_ln49_15 = or i1 %write_flag41_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_15"/></StgValue>
</operation>

<operation id="2743" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch6:8  %select_ln49_15 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1307_059_1

]]></Node>
<StgValue><ssdm name="select_ln49_15"/></StgValue>
</operation>

<operation id="2744" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch6:9  store i1 %or_ln49_14, i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2745" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch6:10  store float %select_ln49_14, float* %out_M_real130_060

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2746" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch6:11  store i1 %or_ln49_15, i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2747" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch6:12  store float %select_ln49_15, float* %out_M_real1307_059

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2748" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32">
<![CDATA[
branch5:0  %out_M_real1296_062_1 = load float* %out_M_real1296_062

]]></Node>
<StgValue><ssdm name="out_M_real1296_062_1"/></StgValue>
</operation>

<operation id="2749" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5:1  %write_flag32_0_load = load i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="write_flag32_0_load"/></StgValue>
</operation>

<operation id="2750" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5:2  %write_flag35_0_load = load i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="write_flag35_0_load"/></StgValue>
</operation>

<operation id="2751" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32">
<![CDATA[
branch5:3  %out_M_real129_063_l_1 = load float* %out_M_real129_063

]]></Node>
<StgValue><ssdm name="out_M_real129_063_l_1"/></StgValue>
</operation>

<operation id="2752" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch5:4  %xor_ln49_6 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_6"/></StgValue>
</operation>

<operation id="2753" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch5:5  %select_ln49_12 = select i1 %trunc_ln49, float %out_M_real129_063_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_12"/></StgValue>
</operation>

<operation id="2754" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch5:6  %or_ln49_12 = or i1 %write_flag35_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_12"/></StgValue>
</operation>

<operation id="2755" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch5:7  %or_ln49_13 = or i1 %write_flag32_0_load, %xor_ln49_6

]]></Node>
<StgValue><ssdm name="or_ln49_13"/></StgValue>
</operation>

<operation id="2756" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch5:8  %select_ln49_13 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1296_062_1

]]></Node>
<StgValue><ssdm name="select_ln49_13"/></StgValue>
</operation>

<operation id="2757" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch5:9  store float %select_ln49_12, float* %out_M_real129_063

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2758" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch5:10  store i1 %or_ln49_12, i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2759" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch5:11  store i1 %or_ln49_13, i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2760" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch5:12  store float %select_ln49_13, float* %out_M_real1296_062

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2761" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4:0  %write_flag26_0_load = load i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="write_flag26_0_load"/></StgValue>
</operation>

<operation id="2762" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32">
<![CDATA[
branch4:1  %out_M_real128_058_l_1 = load float* %out_M_real128_058

]]></Node>
<StgValue><ssdm name="out_M_real128_058_l_1"/></StgValue>
</operation>

<operation id="2763" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4:2  %write_flag29_0_load = load i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="write_flag29_0_load"/></StgValue>
</operation>

<operation id="2764" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32">
<![CDATA[
branch4:3  %out_M_real1285_061_1 = load float* %out_M_real1285_061

]]></Node>
<StgValue><ssdm name="out_M_real1285_061_1"/></StgValue>
</operation>

<operation id="2765" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:4  %xor_ln49_5 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_5"/></StgValue>
</operation>

<operation id="2766" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:5  %select_ln49_10 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1285_061_1

]]></Node>
<StgValue><ssdm name="select_ln49_10"/></StgValue>
</operation>

<operation id="2767" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:6  %or_ln49_10 = or i1 %write_flag29_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_10"/></StgValue>
</operation>

<operation id="2768" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:7  %select_ln49_11 = select i1 %trunc_ln49, float %out_M_real128_058_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_11"/></StgValue>
</operation>

<operation id="2769" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:8  %or_ln49_11 = or i1 %write_flag26_0_load, %xor_ln49_5

]]></Node>
<StgValue><ssdm name="or_ln49_11"/></StgValue>
</operation>

<operation id="2770" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:9  store float %select_ln49_10, float* %out_M_real1285_061

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2771" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4:10  store i1 %or_ln49_10, i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2772" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:11  store float %select_ln49_11, float* %out_M_real128_058

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2773" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4:12  store i1 %or_ln49_11, i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2774" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3:0  %write_flag20_0_load = load i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="write_flag20_0_load"/></StgValue>
</operation>

<operation id="2775" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32">
<![CDATA[
branch3:1  %out_M_real127_052_l_1 = load float* %out_M_real127_052

]]></Node>
<StgValue><ssdm name="out_M_real127_052_l_1"/></StgValue>
</operation>

<operation id="2776" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3:2  %write_flag23_0_load = load i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="write_flag23_0_load"/></StgValue>
</operation>

<operation id="2777" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32">
<![CDATA[
branch3:3  %out_M_real1274_055_1 = load float* %out_M_real1274_055

]]></Node>
<StgValue><ssdm name="out_M_real1274_055_1"/></StgValue>
</operation>

<operation id="2778" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch3:4  %xor_ln49_4 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_4"/></StgValue>
</operation>

<operation id="2779" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch3:5  %select_ln49_8 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1274_055_1

]]></Node>
<StgValue><ssdm name="select_ln49_8"/></StgValue>
</operation>

<operation id="2780" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch3:6  %or_ln49_8 = or i1 %write_flag23_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_8"/></StgValue>
</operation>

<operation id="2781" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch3:7  %select_ln49_9 = select i1 %trunc_ln49, float %out_M_real127_052_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_9"/></StgValue>
</operation>

<operation id="2782" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch3:8  %or_ln49_9 = or i1 %write_flag20_0_load, %xor_ln49_4

]]></Node>
<StgValue><ssdm name="or_ln49_9"/></StgValue>
</operation>

<operation id="2783" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch3:9  store float %select_ln49_8, float* %out_M_real1274_055

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2784" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch3:10  store i1 %or_ln49_8, i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2785" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch3:11  store float %select_ln49_9, float* %out_M_real127_052

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2786" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch3:12  store i1 %or_ln49_9, i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2787" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2:0  %write_flag14_0_load = load i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="write_flag14_0_load"/></StgValue>
</operation>

<operation id="2788" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32">
<![CDATA[
branch2:1  %out_M_real126_046_l_1 = load float* %out_M_real126_046

]]></Node>
<StgValue><ssdm name="out_M_real126_046_l_1"/></StgValue>
</operation>

<operation id="2789" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2:2  %write_flag17_0_load = load i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="write_flag17_0_load"/></StgValue>
</operation>

<operation id="2790" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32">
<![CDATA[
branch2:3  %out_M_real1263_049_1 = load float* %out_M_real1263_049

]]></Node>
<StgValue><ssdm name="out_M_real1263_049_1"/></StgValue>
</operation>

<operation id="2791" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch2:4  %xor_ln49_3 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_3"/></StgValue>
</operation>

<operation id="2792" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch2:5  %select_ln49_6 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1263_049_1

]]></Node>
<StgValue><ssdm name="select_ln49_6"/></StgValue>
</operation>

<operation id="2793" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch2:6  %or_ln49_6 = or i1 %write_flag17_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_6"/></StgValue>
</operation>

<operation id="2794" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch2:7  %select_ln49_7 = select i1 %trunc_ln49, float %out_M_real126_046_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_7"/></StgValue>
</operation>

<operation id="2795" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch2:8  %or_ln49_7 = or i1 %write_flag14_0_load, %xor_ln49_3

]]></Node>
<StgValue><ssdm name="or_ln49_7"/></StgValue>
</operation>

<operation id="2796" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch2:9  store float %select_ln49_6, float* %out_M_real1263_049

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2797" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch2:10  store i1 %or_ln49_6, i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2798" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch2:11  store float %select_ln49_7, float* %out_M_real126_046

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2799" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch2:12  store i1 %or_ln49_7, i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2800" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1:0  %write_flag8_0_load = load i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="write_flag8_0_load"/></StgValue>
</operation>

<operation id="2801" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32">
<![CDATA[
branch1:1  %out_M_real125_040_l_1 = load float* %out_M_real125_040

]]></Node>
<StgValue><ssdm name="out_M_real125_040_l_1"/></StgValue>
</operation>

<operation id="2802" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1:2  %write_flag11_0_load = load i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="write_flag11_0_load"/></StgValue>
</operation>

<operation id="2803" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32">
<![CDATA[
branch1:3  %out_M_real1252_043_1 = load float* %out_M_real1252_043

]]></Node>
<StgValue><ssdm name="out_M_real1252_043_1"/></StgValue>
</operation>

<operation id="2804" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:4  %xor_ln49_2 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_2"/></StgValue>
</operation>

<operation id="2805" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:5  %select_ln49_4 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1252_043_1

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="2806" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:6  %or_ln49_4 = or i1 %write_flag11_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_4"/></StgValue>
</operation>

<operation id="2807" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:7  %select_ln49_5 = select i1 %trunc_ln49, float %out_M_real125_040_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>

<operation id="2808" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:8  %or_ln49_5 = or i1 %write_flag8_0_load, %xor_ln49_2

]]></Node>
<StgValue><ssdm name="or_ln49_5"/></StgValue>
</operation>

<operation id="2809" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:9  store float %select_ln49_4, float* %out_M_real1252_043

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2810" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch1:10  store i1 %or_ln49_4, i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2811" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:11  store float %select_ln49_5, float* %out_M_real125_040

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2812" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch1:12  store i1 %or_ln49_5, i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2813" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0:0  %write_flag_0_load = load i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="2814" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32">
<![CDATA[
branch0:1  %out_M_real_034_load_1 = load float* %out_M_real_034

]]></Node>
<StgValue><ssdm name="out_M_real_034_load_1"/></StgValue>
</operation>

<operation id="2815" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0:2  %write_flag4_0_load = load i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="write_flag4_0_load"/></StgValue>
</operation>

<operation id="2816" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32">
<![CDATA[
branch0:3  %out_M_real16_037_lo_1 = load float* %out_M_real16_037

]]></Node>
<StgValue><ssdm name="out_M_real16_037_lo_1"/></StgValue>
</operation>

<operation id="2817" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:4  %xor_ln49_1 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_1"/></StgValue>
</operation>

<operation id="2818" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:5  %select_ln49_2 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real16_037_lo_1

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="2819" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:6  %or_ln49_2 = or i1 %write_flag4_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_2"/></StgValue>
</operation>

<operation id="2820" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:7  %select_ln49_3 = select i1 %trunc_ln49, float %out_M_real_034_load_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="2821" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:8  %or_ln49_3 = or i1 %write_flag_0_load, %xor_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49_3"/></StgValue>
</operation>

<operation id="2822" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:9  store float %select_ln49_2, float* %out_M_real16_037

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2823" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch0:10  store i1 %or_ln49_2, i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2824" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:11  store float %select_ln49_3, float* %out_M_real_034

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2825" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch0:12  store i1 %or_ln49_3, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2826" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32">
<![CDATA[
branch7:0  %out_M_real1318_056_1 = load float* %out_M_real1318_056

]]></Node>
<StgValue><ssdm name="out_M_real1318_056_1"/></StgValue>
</operation>

<operation id="2827" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7:1  %write_flag47_0_load = load i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="write_flag47_0_load"/></StgValue>
</operation>

<operation id="2828" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32">
<![CDATA[
branch7:2  %out_M_real131_057_l_1 = load float* %out_M_real131_057

]]></Node>
<StgValue><ssdm name="out_M_real131_057_l_1"/></StgValue>
</operation>

<operation id="2829" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7:3  %write_flag44_0_load = load i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="write_flag44_0_load"/></StgValue>
</operation>

<operation id="2830" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch7:4  %xor_ln49 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="2831" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch7:5  %or_ln49 = or i1 %write_flag44_0_load, %xor_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="2832" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch7:6  %select_ln49 = select i1 %trunc_ln49, float %out_M_real131_057_l_1, float %p_val_assign_253

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="2833" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch7:7  %or_ln49_1 = or i1 %write_flag47_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="2834" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch7:8  %select_ln49_1 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1318_056_1

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="2835" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch7:9  store i1 %or_ln49, i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2836" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch7:10  store float %select_ln49, float* %out_M_real131_057

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2837" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch7:11  store i1 %or_ln49_1, i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2838" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch7:12  store float %select_ln49_1, float* %out_M_real1318_056

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2839" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32">
<![CDATA[
branch14:0  %out_M_imag13715_035_2 = load float* %out_M_imag13715_035

]]></Node>
<StgValue><ssdm name="out_M_imag13715_035_2"/></StgValue>
</operation>

<operation id="2840" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14:1  %write_flag89_0_load = load i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="write_flag89_0_load"/></StgValue>
</operation>

<operation id="2841" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32">
<![CDATA[
branch14:2  %out_M_imag137_036_l_1 = load float* %out_M_imag137_036

]]></Node>
<StgValue><ssdm name="out_M_imag137_036_l_1"/></StgValue>
</operation>

<operation id="2842" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14:3  %write_flag86_0_load = load i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="write_flag86_0_load"/></StgValue>
</operation>

<operation id="2843" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch14:4  %xor_ln49_15 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_15"/></StgValue>
</operation>

<operation id="2844" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch14:5  %or_ln49_30 = or i1 %write_flag86_0_load, %xor_ln49_15

]]></Node>
<StgValue><ssdm name="or_ln49_30"/></StgValue>
</operation>

<operation id="2845" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch14:6  %select_ln49_30 = select i1 %trunc_ln49, float %out_M_imag137_036_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_30"/></StgValue>
</operation>

<operation id="2846" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch14:7  %or_ln49_31 = or i1 %write_flag89_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_31"/></StgValue>
</operation>

<operation id="2847" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch14:8  %select_ln49_31 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13715_035_2

]]></Node>
<StgValue><ssdm name="select_ln49_31"/></StgValue>
</operation>

<operation id="2848" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch14:9  store i1 %or_ln49_30, i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2849" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch14:10  store float %select_ln49_30, float* %out_M_imag137_036

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2850" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch14:11  store i1 %or_ln49_31, i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2851" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch14:12  store float %select_ln49_31, float* %out_M_imag13715_035

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2852" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32">
<![CDATA[
branch13:0  %out_M_imag13614_038_2 = load float* %out_M_imag13614_038

]]></Node>
<StgValue><ssdm name="out_M_imag13614_038_2"/></StgValue>
</operation>

<operation id="2853" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13:1  %write_flag83_0_load = load i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="write_flag83_0_load"/></StgValue>
</operation>

<operation id="2854" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32">
<![CDATA[
branch13:2  %out_M_imag136_039_l_1 = load float* %out_M_imag136_039

]]></Node>
<StgValue><ssdm name="out_M_imag136_039_l_1"/></StgValue>
</operation>

<operation id="2855" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13:3  %write_flag80_0_load = load i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="write_flag80_0_load"/></StgValue>
</operation>

<operation id="2856" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:4  %xor_ln49_14 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_14"/></StgValue>
</operation>

<operation id="2857" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:5  %or_ln49_28 = or i1 %write_flag80_0_load, %xor_ln49_14

]]></Node>
<StgValue><ssdm name="or_ln49_28"/></StgValue>
</operation>

<operation id="2858" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch13:6  %select_ln49_28 = select i1 %trunc_ln49, float %out_M_imag136_039_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_28"/></StgValue>
</operation>

<operation id="2859" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:7  %or_ln49_29 = or i1 %write_flag83_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_29"/></StgValue>
</operation>

<operation id="2860" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch13:8  %select_ln49_29 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13614_038_2

]]></Node>
<StgValue><ssdm name="select_ln49_29"/></StgValue>
</operation>

<operation id="2861" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch13:9  store i1 %or_ln49_28, i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2862" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch13:10  store float %select_ln49_28, float* %out_M_imag136_039

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2863" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch13:11  store i1 %or_ln49_29, i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2864" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch13:12  store float %select_ln49_29, float* %out_M_imag13614_038

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2865" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32">
<![CDATA[
branch12:0  %out_M_imag13513_041_2 = load float* %out_M_imag13513_041

]]></Node>
<StgValue><ssdm name="out_M_imag13513_041_2"/></StgValue>
</operation>

<operation id="2866" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12:1  %write_flag77_0_load = load i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="write_flag77_0_load"/></StgValue>
</operation>

<operation id="2867" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32">
<![CDATA[
branch12:2  %out_M_imag135_042_l_1 = load float* %out_M_imag135_042

]]></Node>
<StgValue><ssdm name="out_M_imag135_042_l_1"/></StgValue>
</operation>

<operation id="2868" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12:3  %write_flag74_0_load = load i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="write_flag74_0_load"/></StgValue>
</operation>

<operation id="2869" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch12:4  %xor_ln49_13 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_13"/></StgValue>
</operation>

<operation id="2870" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch12:5  %or_ln49_26 = or i1 %write_flag74_0_load, %xor_ln49_13

]]></Node>
<StgValue><ssdm name="or_ln49_26"/></StgValue>
</operation>

<operation id="2871" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch12:6  %select_ln49_26 = select i1 %trunc_ln49, float %out_M_imag135_042_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_26"/></StgValue>
</operation>

<operation id="2872" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch12:7  %or_ln49_27 = or i1 %write_flag77_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_27"/></StgValue>
</operation>

<operation id="2873" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch12:8  %select_ln49_27 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13513_041_2

]]></Node>
<StgValue><ssdm name="select_ln49_27"/></StgValue>
</operation>

<operation id="2874" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch12:9  store i1 %or_ln49_26, i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2875" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch12:10  store float %select_ln49_26, float* %out_M_imag135_042

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2876" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch12:11  store i1 %or_ln49_27, i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2877" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch12:12  store float %select_ln49_27, float* %out_M_imag13513_041

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2878" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32">
<![CDATA[
branch11:0  %out_M_imag13412_044_2 = load float* %out_M_imag13412_044

]]></Node>
<StgValue><ssdm name="out_M_imag13412_044_2"/></StgValue>
</operation>

<operation id="2879" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11:1  %write_flag71_0_load = load i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="write_flag71_0_load"/></StgValue>
</operation>

<operation id="2880" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32">
<![CDATA[
branch11:2  %out_M_imag134_045_l_1 = load float* %out_M_imag134_045

]]></Node>
<StgValue><ssdm name="out_M_imag134_045_l_1"/></StgValue>
</operation>

<operation id="2881" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11:3  %write_flag68_0_load = load i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="write_flag68_0_load"/></StgValue>
</operation>

<operation id="2882" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch11:4  %xor_ln49_12 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_12"/></StgValue>
</operation>

<operation id="2883" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch11:5  %or_ln49_24 = or i1 %write_flag68_0_load, %xor_ln49_12

]]></Node>
<StgValue><ssdm name="or_ln49_24"/></StgValue>
</operation>

<operation id="2884" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch11:6  %select_ln49_24 = select i1 %trunc_ln49, float %out_M_imag134_045_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_24"/></StgValue>
</operation>

<operation id="2885" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch11:7  %or_ln49_25 = or i1 %write_flag71_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_25"/></StgValue>
</operation>

<operation id="2886" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch11:8  %select_ln49_25 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13412_044_2

]]></Node>
<StgValue><ssdm name="select_ln49_25"/></StgValue>
</operation>

<operation id="2887" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch11:9  store i1 %or_ln49_24, i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2888" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch11:10  store float %select_ln49_24, float* %out_M_imag134_045

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2889" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch11:11  store i1 %or_ln49_25, i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2890" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch11:12  store float %select_ln49_25, float* %out_M_imag13412_044

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2891" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32">
<![CDATA[
branch10:0  %out_M_imag13311_047_2 = load float* %out_M_imag13311_047

]]></Node>
<StgValue><ssdm name="out_M_imag13311_047_2"/></StgValue>
</operation>

<operation id="2892" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10:1  %write_flag65_0_load = load i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="write_flag65_0_load"/></StgValue>
</operation>

<operation id="2893" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32">
<![CDATA[
branch10:2  %out_M_imag133_048_l_1 = load float* %out_M_imag133_048

]]></Node>
<StgValue><ssdm name="out_M_imag133_048_l_1"/></StgValue>
</operation>

<operation id="2894" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10:3  %write_flag62_0_load = load i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="write_flag62_0_load"/></StgValue>
</operation>

<operation id="2895" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch10:4  %xor_ln49_11 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_11"/></StgValue>
</operation>

<operation id="2896" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch10:5  %or_ln49_22 = or i1 %write_flag62_0_load, %xor_ln49_11

]]></Node>
<StgValue><ssdm name="or_ln49_22"/></StgValue>
</operation>

<operation id="2897" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:6  %select_ln49_22 = select i1 %trunc_ln49, float %out_M_imag133_048_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_22"/></StgValue>
</operation>

<operation id="2898" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch10:7  %or_ln49_23 = or i1 %write_flag65_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_23"/></StgValue>
</operation>

<operation id="2899" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:8  %select_ln49_23 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13311_047_2

]]></Node>
<StgValue><ssdm name="select_ln49_23"/></StgValue>
</operation>

<operation id="2900" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch10:9  store i1 %or_ln49_22, i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2901" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:10  store float %select_ln49_22, float* %out_M_imag133_048

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2902" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch10:11  store i1 %or_ln49_23, i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2903" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:12  store float %select_ln49_23, float* %out_M_imag13311_047

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2904" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32">
<![CDATA[
branch9:0  %out_M_imag13210_050_2 = load float* %out_M_imag13210_050

]]></Node>
<StgValue><ssdm name="out_M_imag13210_050_2"/></StgValue>
</operation>

<operation id="2905" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9:1  %write_flag59_0_load = load i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="write_flag59_0_load"/></StgValue>
</operation>

<operation id="2906" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32">
<![CDATA[
branch9:2  %out_M_imag132_051_l_1 = load float* %out_M_imag132_051

]]></Node>
<StgValue><ssdm name="out_M_imag132_051_l_1"/></StgValue>
</operation>

<operation id="2907" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9:3  %write_flag56_0_load = load i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="write_flag56_0_load"/></StgValue>
</operation>

<operation id="2908" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch9:4  %xor_ln49_10 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_10"/></StgValue>
</operation>

<operation id="2909" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch9:5  %or_ln49_20 = or i1 %write_flag56_0_load, %xor_ln49_10

]]></Node>
<StgValue><ssdm name="or_ln49_20"/></StgValue>
</operation>

<operation id="2910" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:6  %select_ln49_20 = select i1 %trunc_ln49, float %out_M_imag132_051_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_20"/></StgValue>
</operation>

<operation id="2911" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch9:7  %or_ln49_21 = or i1 %write_flag59_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_21"/></StgValue>
</operation>

<operation id="2912" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:8  %select_ln49_21 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13210_050_2

]]></Node>
<StgValue><ssdm name="select_ln49_21"/></StgValue>
</operation>

<operation id="2913" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch9:9  store i1 %or_ln49_20, i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2914" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:10  store float %select_ln49_20, float* %out_M_imag132_051

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2915" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch9:11  store i1 %or_ln49_21, i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2916" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:12  store float %select_ln49_21, float* %out_M_imag13210_050

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2917" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32">
<![CDATA[
branch8:0  %out_M_imag9_053_loa_1 = load float* %out_M_imag9_053

]]></Node>
<StgValue><ssdm name="out_M_imag9_053_loa_1"/></StgValue>
</operation>

<operation id="2918" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8:1  %write_flag53_0_load = load i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="write_flag53_0_load"/></StgValue>
</operation>

<operation id="2919" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32">
<![CDATA[
branch8:2  %out_M_imag_054_load_1 = load float* %out_M_imag_054

]]></Node>
<StgValue><ssdm name="out_M_imag_054_load_1"/></StgValue>
</operation>

<operation id="2920" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8:3  %write_flag50_0_load = load i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="write_flag50_0_load"/></StgValue>
</operation>

<operation id="2921" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:4  %xor_ln49_9 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_9"/></StgValue>
</operation>

<operation id="2922" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:5  %or_ln49_18 = or i1 %write_flag50_0_load, %xor_ln49_9

]]></Node>
<StgValue><ssdm name="or_ln49_18"/></StgValue>
</operation>

<operation id="2923" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:6  %select_ln49_18 = select i1 %trunc_ln49, float %out_M_imag_054_load_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_18"/></StgValue>
</operation>

<operation id="2924" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:7  %or_ln49_19 = or i1 %write_flag53_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_19"/></StgValue>
</operation>

<operation id="2925" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:8  %select_ln49_19 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag9_053_loa_1

]]></Node>
<StgValue><ssdm name="select_ln49_19"/></StgValue>
</operation>

<operation id="2926" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch8:9  store i1 %or_ln49_18, i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2927" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:10  store float %select_ln49_18, float* %out_M_imag_054

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2928" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch8:11  store i1 %or_ln49_19, i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2929" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:12  store float %select_ln49_19, float* %out_M_imag9_053

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2930" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32">
<![CDATA[
branch15:0  %out_M_imag13816_032_2 = load float* %out_M_imag13816_032

]]></Node>
<StgValue><ssdm name="out_M_imag13816_032_2"/></StgValue>
</operation>

<operation id="2931" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15:1  %write_flag95_0_load = load i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="write_flag95_0_load"/></StgValue>
</operation>

<operation id="2932" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32">
<![CDATA[
branch15:2  %out_M_imag138_033_l_1 = load float* %out_M_imag138_033

]]></Node>
<StgValue><ssdm name="out_M_imag138_033_l_1"/></StgValue>
</operation>

<operation id="2933" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15:3  %write_flag92_0_load = load i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="write_flag92_0_load"/></StgValue>
</operation>

<operation id="2934" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch15:4  %xor_ln49_8 = xor i1 %trunc_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49_8"/></StgValue>
</operation>

<operation id="2935" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch15:5  %or_ln49_16 = or i1 %write_flag92_0_load, %xor_ln49_8

]]></Node>
<StgValue><ssdm name="or_ln49_16"/></StgValue>
</operation>

<operation id="2936" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15:6  %select_ln49_16 = select i1 %trunc_ln49, float %out_M_imag138_033_l_1, float %p_val_assign_254

]]></Node>
<StgValue><ssdm name="select_ln49_16"/></StgValue>
</operation>

<operation id="2937" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch15:7  %or_ln49_17 = or i1 %write_flag95_0_load, %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_17"/></StgValue>
</operation>

<operation id="2938" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15:8  %select_ln49_17 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13816_032_2

]]></Node>
<StgValue><ssdm name="select_ln49_17"/></StgValue>
</operation>

<operation id="2939" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch15:9  store i1 %or_ln49_16, i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2940" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15:10  store float %select_ln49_16, float* %out_M_imag138_033

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2941" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch15:11  store i1 %or_ln49_17, i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2942" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
<literal name="trunc_ln49_1" val="!3"/>
<literal name="trunc_ln49_1" val="!4"/>
<literal name="trunc_ln49_1" val="!5"/>
<literal name="trunc_ln49_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15:12  store float %select_ln49_17, float* %out_M_imag13816_032

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="2943" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L1_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="2944" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
L1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2945" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32">
<![CDATA[
:0  %out_M_imag13816_032_1 = load float* %out_M_imag13816_032

]]></Node>
<StgValue><ssdm name="out_M_imag13816_032_1"/></StgValue>
</operation>

<operation id="2946" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %write_flag_0_load_1 = load i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load_1"/></StgValue>
</operation>

<operation id="2947" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %write_flag95_0_load_1 = load i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="write_flag95_0_load_1"/></StgValue>
</operation>

<operation id="2948" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32">
<![CDATA[
:3  %out_M_imag138_033_l = load float* %out_M_imag138_033

]]></Node>
<StgValue><ssdm name="out_M_imag138_033_l"/></StgValue>
</operation>

<operation id="2949" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32">
<![CDATA[
:4  %out_M_real_034_load = load float* %out_M_real_034

]]></Node>
<StgValue><ssdm name="out_M_real_034_load"/></StgValue>
</operation>

<operation id="2950" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:5  %write_flag92_0_load_1 = load i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="write_flag92_0_load_1"/></StgValue>
</operation>

<operation id="2951" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32">
<![CDATA[
:6  %out_M_imag13715_035_1 = load float* %out_M_imag13715_035

]]></Node>
<StgValue><ssdm name="out_M_imag13715_035_1"/></StgValue>
</operation>

<operation id="2952" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:7  %write_flag4_0_load_1 = load i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="write_flag4_0_load_1"/></StgValue>
</operation>

<operation id="2953" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:8  %write_flag89_0_load_1 = load i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="write_flag89_0_load_1"/></StgValue>
</operation>

<operation id="2954" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32">
<![CDATA[
:9  %out_M_imag137_036_l = load float* %out_M_imag137_036

]]></Node>
<StgValue><ssdm name="out_M_imag137_036_l"/></StgValue>
</operation>

<operation id="2955" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32">
<![CDATA[
:10  %out_M_real16_037_lo = load float* %out_M_real16_037

]]></Node>
<StgValue><ssdm name="out_M_real16_037_lo"/></StgValue>
</operation>

<operation id="2956" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:11  %write_flag86_0_load_1 = load i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="write_flag86_0_load_1"/></StgValue>
</operation>

<operation id="2957" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32">
<![CDATA[
:12  %out_M_imag13614_038_1 = load float* %out_M_imag13614_038

]]></Node>
<StgValue><ssdm name="out_M_imag13614_038_1"/></StgValue>
</operation>

<operation id="2958" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:13  %write_flag8_0_load_1 = load i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="write_flag8_0_load_1"/></StgValue>
</operation>

<operation id="2959" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:14  %write_flag83_0_load_1 = load i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="write_flag83_0_load_1"/></StgValue>
</operation>

<operation id="2960" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32">
<![CDATA[
:15  %out_M_imag136_039_l = load float* %out_M_imag136_039

]]></Node>
<StgValue><ssdm name="out_M_imag136_039_l"/></StgValue>
</operation>

<operation id="2961" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32">
<![CDATA[
:16  %out_M_real125_040_l = load float* %out_M_real125_040

]]></Node>
<StgValue><ssdm name="out_M_real125_040_l"/></StgValue>
</operation>

<operation id="2962" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:17  %write_flag80_0_load_1 = load i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="write_flag80_0_load_1"/></StgValue>
</operation>

<operation id="2963" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32">
<![CDATA[
:18  %out_M_imag13513_041_1 = load float* %out_M_imag13513_041

]]></Node>
<StgValue><ssdm name="out_M_imag13513_041_1"/></StgValue>
</operation>

<operation id="2964" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:19  %write_flag11_0_load_1 = load i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="write_flag11_0_load_1"/></StgValue>
</operation>

<operation id="2965" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:20  %write_flag77_0_load_1 = load i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="write_flag77_0_load_1"/></StgValue>
</operation>

<operation id="2966" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32">
<![CDATA[
:21  %out_M_imag135_042_l = load float* %out_M_imag135_042

]]></Node>
<StgValue><ssdm name="out_M_imag135_042_l"/></StgValue>
</operation>

<operation id="2967" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32">
<![CDATA[
:22  %out_M_real1252_043_s = load float* %out_M_real1252_043

]]></Node>
<StgValue><ssdm name="out_M_real1252_043_s"/></StgValue>
</operation>

<operation id="2968" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:23  %write_flag74_0_load_1 = load i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="write_flag74_0_load_1"/></StgValue>
</operation>

<operation id="2969" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32">
<![CDATA[
:24  %out_M_imag13412_044_1 = load float* %out_M_imag13412_044

]]></Node>
<StgValue><ssdm name="out_M_imag13412_044_1"/></StgValue>
</operation>

<operation id="2970" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:25  %write_flag14_0_load_1 = load i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="write_flag14_0_load_1"/></StgValue>
</operation>

<operation id="2971" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:26  %write_flag71_0_load_1 = load i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="write_flag71_0_load_1"/></StgValue>
</operation>

<operation id="2972" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32">
<![CDATA[
:27  %out_M_imag134_045_l = load float* %out_M_imag134_045

]]></Node>
<StgValue><ssdm name="out_M_imag134_045_l"/></StgValue>
</operation>

<operation id="2973" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32">
<![CDATA[
:28  %out_M_real126_046_l = load float* %out_M_real126_046

]]></Node>
<StgValue><ssdm name="out_M_real126_046_l"/></StgValue>
</operation>

<operation id="2974" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:29  %write_flag68_0_load_1 = load i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="write_flag68_0_load_1"/></StgValue>
</operation>

<operation id="2975" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
:30  %out_M_imag13311_047_1 = load float* %out_M_imag13311_047

]]></Node>
<StgValue><ssdm name="out_M_imag13311_047_1"/></StgValue>
</operation>

<operation id="2976" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:31  %write_flag17_0_load_1 = load i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="write_flag17_0_load_1"/></StgValue>
</operation>

<operation id="2977" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:32  %write_flag65_0_load_1 = load i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="write_flag65_0_load_1"/></StgValue>
</operation>

<operation id="2978" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32">
<![CDATA[
:33  %out_M_imag133_048_l = load float* %out_M_imag133_048

]]></Node>
<StgValue><ssdm name="out_M_imag133_048_l"/></StgValue>
</operation>

<operation id="2979" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32">
<![CDATA[
:34  %out_M_real1263_049_s = load float* %out_M_real1263_049

]]></Node>
<StgValue><ssdm name="out_M_real1263_049_s"/></StgValue>
</operation>

<operation id="2980" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:35  %write_flag62_0_load_1 = load i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="write_flag62_0_load_1"/></StgValue>
</operation>

<operation id="2981" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32">
<![CDATA[
:36  %out_M_imag13210_050_1 = load float* %out_M_imag13210_050

]]></Node>
<StgValue><ssdm name="out_M_imag13210_050_1"/></StgValue>
</operation>

<operation id="2982" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:37  %write_flag20_0_load_1 = load i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="write_flag20_0_load_1"/></StgValue>
</operation>

<operation id="2983" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:38  %write_flag59_0_load_1 = load i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="write_flag59_0_load_1"/></StgValue>
</operation>

<operation id="2984" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32">
<![CDATA[
:39  %out_M_imag132_051_l = load float* %out_M_imag132_051

]]></Node>
<StgValue><ssdm name="out_M_imag132_051_l"/></StgValue>
</operation>

<operation id="2985" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32">
<![CDATA[
:40  %out_M_real127_052_l = load float* %out_M_real127_052

]]></Node>
<StgValue><ssdm name="out_M_real127_052_l"/></StgValue>
</operation>

<operation id="2986" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:41  %write_flag56_0_load_1 = load i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="write_flag56_0_load_1"/></StgValue>
</operation>

<operation id="2987" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32">
<![CDATA[
:42  %out_M_imag9_053_loa = load float* %out_M_imag9_053

]]></Node>
<StgValue><ssdm name="out_M_imag9_053_loa"/></StgValue>
</operation>

<operation id="2988" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:43  %write_flag23_0_load_1 = load i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="write_flag23_0_load_1"/></StgValue>
</operation>

<operation id="2989" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:44  %write_flag53_0_load_1 = load i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="write_flag53_0_load_1"/></StgValue>
</operation>

<operation id="2990" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32">
<![CDATA[
:45  %out_M_imag_054_load = load float* %out_M_imag_054

]]></Node>
<StgValue><ssdm name="out_M_imag_054_load"/></StgValue>
</operation>

<operation id="2991" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32">
<![CDATA[
:46  %out_M_real1274_055_s = load float* %out_M_real1274_055

]]></Node>
<StgValue><ssdm name="out_M_real1274_055_s"/></StgValue>
</operation>

<operation id="2992" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:47  %write_flag50_0_load_1 = load i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="write_flag50_0_load_1"/></StgValue>
</operation>

<operation id="2993" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32">
<![CDATA[
:48  %out_M_real1318_056_s = load float* %out_M_real1318_056

]]></Node>
<StgValue><ssdm name="out_M_real1318_056_s"/></StgValue>
</operation>

<operation id="2994" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:49  %write_flag26_0_load_1 = load i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="write_flag26_0_load_1"/></StgValue>
</operation>

<operation id="2995" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:50  %write_flag47_0_load_1 = load i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="write_flag47_0_load_1"/></StgValue>
</operation>

<operation id="2996" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32">
<![CDATA[
:51  %out_M_real131_057_l = load float* %out_M_real131_057

]]></Node>
<StgValue><ssdm name="out_M_real131_057_l"/></StgValue>
</operation>

<operation id="2997" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32">
<![CDATA[
:52  %out_M_real128_058_l = load float* %out_M_real128_058

]]></Node>
<StgValue><ssdm name="out_M_real128_058_l"/></StgValue>
</operation>

<operation id="2998" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:53  %write_flag44_0_load_1 = load i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="write_flag44_0_load_1"/></StgValue>
</operation>

<operation id="2999" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32">
<![CDATA[
:54  %out_M_real1307_059_s = load float* %out_M_real1307_059

]]></Node>
<StgValue><ssdm name="out_M_real1307_059_s"/></StgValue>
</operation>

<operation id="3000" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:55  %write_flag29_0_load_1 = load i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="write_flag29_0_load_1"/></StgValue>
</operation>

<operation id="3001" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:56  %write_flag41_0_load_1 = load i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="write_flag41_0_load_1"/></StgValue>
</operation>

<operation id="3002" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32">
<![CDATA[
:57  %out_M_real130_060_l = load float* %out_M_real130_060

]]></Node>
<StgValue><ssdm name="out_M_real130_060_l"/></StgValue>
</operation>

<operation id="3003" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32">
<![CDATA[
:58  %out_M_real1285_061_s = load float* %out_M_real1285_061

]]></Node>
<StgValue><ssdm name="out_M_real1285_061_s"/></StgValue>
</operation>

<operation id="3004" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:59  %write_flag38_0_load_1 = load i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="write_flag38_0_load_1"/></StgValue>
</operation>

<operation id="3005" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32">
<![CDATA[
:60  %out_M_real1296_062_s = load float* %out_M_real1296_062

]]></Node>
<StgValue><ssdm name="out_M_real1296_062_s"/></StgValue>
</operation>

<operation id="3006" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:61  %write_flag32_0_load_1 = load i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="write_flag32_0_load_1"/></StgValue>
</operation>

<operation id="3007" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:62  %write_flag35_0_load_1 = load i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="write_flag35_0_load_1"/></StgValue>
</operation>

<operation id="3008" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32">
<![CDATA[
:63  %out_M_real129_063_l = load float* %out_M_real129_063

]]></Node>
<StgValue><ssdm name="out_M_real129_063_l"/></StgValue>
</operation>

<operation id="3009" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %select_ln51 = select i1 %write_flag_0_load_1, float %out_M_real_034_load, float %out_M_real_0_0_re

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="3010" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %select_ln51_1 = select i1 %write_flag4_0_load_1, float %out_M_real16_037_lo, float %out_M_real_0_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="3011" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %select_ln51_2 = select i1 %write_flag8_0_load_1, float %out_M_real125_040_l, float %out_M_real_1_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="3012" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %select_ln51_3 = select i1 %write_flag11_0_load_1, float %out_M_real1252_043_s, float %out_M_real_1_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="3013" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %select_ln51_4 = select i1 %write_flag14_0_load_1, float %out_M_real126_046_l, float %out_M_real_2_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="3014" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %select_ln51_5 = select i1 %write_flag17_0_load_1, float %out_M_real1263_049_s, float %out_M_real_2_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="3015" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %select_ln51_6 = select i1 %write_flag20_0_load_1, float %out_M_real127_052_l, float %out_M_real_3_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="3016" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %select_ln51_7 = select i1 %write_flag23_0_load_1, float %out_M_real1274_055_s, float %out_M_real_3_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_7"/></StgValue>
</operation>

<operation id="3017" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %select_ln51_8 = select i1 %write_flag26_0_load_1, float %out_M_real128_058_l, float %out_M_real_4_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_8"/></StgValue>
</operation>

<operation id="3018" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %select_ln51_9 = select i1 %write_flag29_0_load_1, float %out_M_real1285_061_s, float %out_M_real_4_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_9"/></StgValue>
</operation>

<operation id="3019" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %select_ln51_10 = select i1 %write_flag32_0_load_1, float %out_M_real129_063_l, float %out_M_real_5_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_10"/></StgValue>
</operation>

<operation id="3020" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %select_ln51_11 = select i1 %write_flag35_0_load_1, float %out_M_real1296_062_s, float %out_M_real_5_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_11"/></StgValue>
</operation>

<operation id="3021" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %select_ln51_12 = select i1 %write_flag38_0_load_1, float %out_M_real130_060_l, float %out_M_real_6_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_12"/></StgValue>
</operation>

<operation id="3022" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %select_ln51_13 = select i1 %write_flag41_0_load_1, float %out_M_real1307_059_s, float %out_M_real_6_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_13"/></StgValue>
</operation>

<operation id="3023" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %select_ln51_14 = select i1 %write_flag44_0_load_1, float %out_M_real131_057_l, float %out_M_real_7_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_14"/></StgValue>
</operation>

<operation id="3024" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %select_ln51_15 = select i1 %write_flag47_0_load_1, float %out_M_real1318_056_s, float %out_M_real_7_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_15"/></StgValue>
</operation>

<operation id="3025" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %select_ln51_16 = select i1 %write_flag50_0_load_1, float %out_M_imag_054_load, float %out_M_imag_0_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_16"/></StgValue>
</operation>

<operation id="3026" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %select_ln51_17 = select i1 %write_flag53_0_load_1, float %out_M_imag9_053_loa, float %out_M_imag_0_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_17"/></StgValue>
</operation>

<operation id="3027" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln51_18 = select i1 %write_flag56_0_load_1, float %out_M_imag132_051_l, float %out_M_imag_1_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_18"/></StgValue>
</operation>

<operation id="3028" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %select_ln51_19 = select i1 %write_flag59_0_load_1, float %out_M_imag13210_050_1, float %out_M_imag_1_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_19"/></StgValue>
</operation>

<operation id="3029" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %select_ln51_20 = select i1 %write_flag62_0_load_1, float %out_M_imag133_048_l, float %out_M_imag_2_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_20"/></StgValue>
</operation>

<operation id="3030" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %select_ln51_21 = select i1 %write_flag65_0_load_1, float %out_M_imag13311_047_1, float %out_M_imag_2_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_21"/></StgValue>
</operation>

<operation id="3031" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %select_ln51_22 = select i1 %write_flag68_0_load_1, float %out_M_imag134_045_l, float %out_M_imag_3_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_22"/></StgValue>
</operation>

<operation id="3032" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %select_ln51_23 = select i1 %write_flag71_0_load_1, float %out_M_imag13412_044_1, float %out_M_imag_3_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_23"/></StgValue>
</operation>

<operation id="3033" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %select_ln51_24 = select i1 %write_flag74_0_load_1, float %out_M_imag135_042_l, float %out_M_imag_4_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_24"/></StgValue>
</operation>

<operation id="3034" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %select_ln51_25 = select i1 %write_flag77_0_load_1, float %out_M_imag13513_041_1, float %out_M_imag_4_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_25"/></StgValue>
</operation>

<operation id="3035" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %select_ln51_26 = select i1 %write_flag80_0_load_1, float %out_M_imag136_039_l, float %out_M_imag_5_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_26"/></StgValue>
</operation>

<operation id="3036" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  %select_ln51_27 = select i1 %write_flag83_0_load_1, float %out_M_imag13614_038_1, float %out_M_imag_5_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_27"/></StgValue>
</operation>

<operation id="3037" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %select_ln51_28 = select i1 %write_flag86_0_load_1, float %out_M_imag137_036_l, float %out_M_imag_6_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_28"/></StgValue>
</operation>

<operation id="3038" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %select_ln51_29 = select i1 %write_flag89_0_load_1, float %out_M_imag13715_035_1, float %out_M_imag_6_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_29"/></StgValue>
</operation>

<operation id="3039" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %select_ln51_30 = select i1 %write_flag92_0_load_1, float %out_M_imag138_033_l, float %out_M_imag_7_0_re

]]></Node>
<StgValue><ssdm name="select_ln51_30"/></StgValue>
</operation>

<operation id="3040" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %select_ln51_31 = select i1 %write_flag95_0_load_1, float %out_M_imag13816_032_1, float %out_M_imag_7_1_re

]]></Node>
<StgValue><ssdm name="select_ln51_31"/></StgValue>
</operation>

<operation id="3041" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:96  %mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %select_ln51, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="3042" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:97  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %select_ln51_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="3043" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:98  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %select_ln51_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="3044" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:99  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %select_ln51_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="3045" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:100  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %select_ln51_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="3046" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:101  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %select_ln51_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="3047" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:102  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %select_ln51_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="3048" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:103  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %select_ln51_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="3049" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:104  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %select_ln51_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="3050" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:105  %mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %select_ln51_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="3051" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:106  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %select_ln51_10, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="3052" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:107  %mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %select_ln51_11, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="3053" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:108  %mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %select_ln51_12, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="3054" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:109  %mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %select_ln51_13, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="3055" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:110  %mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %select_ln51_14, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="3056" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:111  %mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %select_ln51_15, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="3057" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:112  %mrv_15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14, float %select_ln51_16, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="3058" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:113  %mrv_16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_15, float %select_ln51_17, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="3059" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:114  %mrv_17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_16, float %select_ln51_18, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="3060" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:115  %mrv_18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_17, float %select_ln51_19, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="3061" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:116  %mrv_19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_18, float %select_ln51_20, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="3062" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:117  %mrv_20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_19, float %select_ln51_21, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="3063" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:118  %mrv_21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_20, float %select_ln51_22, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="3064" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:119  %mrv_22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_21, float %select_ln51_23, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="3065" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:120  %mrv_23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_22, float %select_ln51_24, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="3066" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:121  %mrv_24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_23, float %select_ln51_25, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="3067" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:122  %mrv_25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_24, float %select_ln51_26, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="3068" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:123  %mrv_26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_25, float %select_ln51_27, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="3069" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:124  %mrv_27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_26, float %select_ln51_28, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="3070" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:125  %mrv_28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_27, float %select_ln51_29, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="3071" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:126  %mrv_29 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_28, float %select_ln51_30, 30

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="3072" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:127  %mrv_30 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_29, float %select_ln51_31, 31

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="3073" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="1024">
<![CDATA[
:128  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_30

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
