# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_3/sim/Segment_Decoder_Score_xup_and4_0_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_4/sim/Segment_Decoder_Score_xup_and4_0_4.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_5/sim/Segment_Decoder_Score_xup_and4_0_5.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_6/sim/Segment_Decoder_Score_xup_and4_0_6.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_7/sim/Segment_Decoder_Score_xup_and4_0_7.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_10/sim/Segment_Decoder_Score_xup_and4_0_10.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_8/sim/Segment_Decoder_Score_xup_and4_0_8.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_11/sim/Segment_Decoder_Score_xup_and4_0_11.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_9/sim/Segment_Decoder_Score_xup_and4_0_9.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_12/sim/Segment_Decoder_Score_xup_and4_0_12.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_inv_0_0/sim/Segment_Decoder_Score_xup_inv_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or4_0_0/sim/Segment_Decoder_Score_xup_or4_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_13/sim/Segment_Decoder_Score_xup_and4_0_13.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_inv_0_1/sim/Segment_Decoder_Score_xup_inv_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ipshared/de8c/xup_or6.srcs/sources_1/new/xup_or6.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or6_0_0/sim/Segment_Decoder_Score_xup_or6_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_14/sim/Segment_Decoder_Score_xup_and4_0_14.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_inv_0_2/sim/Segment_Decoder_Score_xup_inv_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or4_0_1/sim/Segment_Decoder_Score_xup_or4_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_NUM_14_0/sim/Segment_Decoder_Score_NUM_14_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_inv_0_3/sim/Segment_Decoder_Score_xup_inv_0_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ipshared/debf/xup_or5.srcs/sources_1/new/xup_or5.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or5_0_0/sim/Segment_Decoder_Score_xup_or5_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_0/sim/Segment_Decoder_Score_xup_and4_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or6_0_1/sim/Segment_Decoder_Score_xup_or6_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or5_0_1/sim/Segment_Decoder_Score_xup_or5_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_1/sim/Segment_Decoder_Score_xup_and4_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_or4_0_2/sim/Segment_Decoder_Score_xup_or4_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/ip/Segment_Decoder_Score_xup_and4_0_2/sim/Segment_Decoder_Score_xup_and4_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_Score/sim/Segment_Decoder_Score.v" \
"../../../../Slot_Machine_Remake.srcs/sources_1/bd/Segment_Decoder_Score/hdl/Segment_Decoder_Score_wrapper.v" \
"../../../../Slot_Machine_Remake.srcs/sim_1/new/Segment_Decoder_Score_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
