 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : alu
Version: U-2022.12-SP7
Date   : Sun Nov 17 18:53:33 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  totalSumOut_reg_0_/RN (DFFTRX1TS)        0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: totalSumOut_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[36]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_36_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_36_/Q (DFFHQX4TS)        0.26       0.26 r
  totalSumOut[36] (out)                    0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: totalSumOut_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[34]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_34_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_34_/Q (DFFHQX4TS)        0.26       0.26 r
  totalSumOut[34] (out)                    0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: totalSumOut_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_22_/Q (DFFHQX4TS)        0.26       0.26 r
  totalSumOut[22] (out)                    0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: totalSumOut_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_7_/Q (MDFFHQX4TS)        0.27       0.27 r
  totalSumOut[7] (out)                     0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: totalSumOut_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_1_/Q (MDFFHQX4TS)        0.27       0.27 r
  totalSumOut[1] (out)                     0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: totalSumOut_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_38_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_38_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[38] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[37]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_37_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_37_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[37] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[35]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_35_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_35_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[35] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[33]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_33_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_33_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[33] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[32]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_32_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_32_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[32] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_31_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_31_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[31] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_30_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_30_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[30] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_29_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_29_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[29] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_28_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[28] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_27_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_27_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[27] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_26_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_26_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[26] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_25_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_25_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[25] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_24_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_24_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[24] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_23_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_23_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[23] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_21_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_21_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[21] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_20_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_20_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[20] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_19_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_19_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[19] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_18_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_18_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[18] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: totalSumOut_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_16_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_16_/Q (DFFHQX8TS)        0.29       0.29 r
  totalSumOut[16] (out)                    0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rstn (in)                                0.06       0.11 r
  ...
  totalSumOut_reg_16_/D (DFFHQX8TS)        0.23       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_16_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_15_/D (DFFQX1TS)         0.43       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_15_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: totalSumIn[0]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[0] (in)                       0.05       0.10 r
  ...
  totalSumOut_reg_0_/D (DFFTRX1TS)         0.40       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: totalSumOut_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       0.00 r
  totalSumOut_reg_0_/Q (DFFTRX1TS)         0.56       0.56 r
  totalSumOut[0] (out)                     0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_28_/D (DFFHQX8TS)        0.43       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_27_/D (DFFHQX8TS)        0.43       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_27_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_38_/D (DFFHQX8TS)        0.43       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_38_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_37_/D (DFFHQX8TS)        0.43       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_37_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: totalSumOut_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_17_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_17_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[17] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_15_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_15_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[15] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_14_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_14_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[14] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_13_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_13_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[13] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_12_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_12_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[12] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_11_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_11_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[11] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_10_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_10_/Q (DFFQX1TS)         0.61       0.61 r
  totalSumOut[10] (out)                    0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_9_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_9_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[9] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_8_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_8_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[8] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_6_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_6_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[6] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_5_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_5_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[5] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_4_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[4] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_3_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[3] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumOut_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_2_/Q (DFFQX1TS)          0.61       0.61 r
  totalSumOut[2] (out)                     0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: totalSumIn[0]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[0] (in)                       0.05       0.10 r
  ...
  totalSumOut_reg_1_/D0 (MDFFHQX4TS)       0.42       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.20      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_14_/D (DFFQX1TS)         0.68       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_14_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_11_/D (DFFQX1TS)         0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_11_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_8_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_8_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_6_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_6_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_5_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_5_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_4_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_3_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_2_/D (DFFQX1TS)          0.72       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_12_/D (DFFQX1TS)         0.73       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_12_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_10_/D (DFFQX1TS)         0.73       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_10_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_9_/D (DFFQX1TS)          0.73       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_9_/CK (DFFQX1TS)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_1_/S0 (MDFFHQX4TS)       0.62       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.12      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_7_/S0 (MDFFHQX4TS)       0.62       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.12      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_17_/D (DFFQX1TS)         0.75       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_17_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: totalSumIn[33]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[33] (in)                      0.03       0.08 r
  ...
  totalSumOut_reg_35_/D (DFFHQX8TS)        0.75       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_35_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: totalSumIn[32]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[32] (in)                      0.05       0.10 r
  ...
  totalSumOut_reg_32_/D (DFFHQX8TS)        0.67       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_32_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_31_/D (DFFHQX8TS)        0.69       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_31_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_30_/D (DFFHQX8TS)        0.69       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_30_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_24_/D (DFFHQX8TS)        0.69       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_24_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_21_/D (DFFHQX8TS)        0.69       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_21_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_23_/D (DFFHQX8TS)        0.69       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_23_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: totalSumIn[32]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[32] (in)                      0.05       0.10 r
  ...
  totalSumOut_reg_33_/D (DFFHQX8TS)        0.68       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_33_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: totalSumIn[33]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  totalSumIn[33] (in)                      0.02       0.07 f
  ...
  totalSumOut_reg_34_/D (DFFHQX4TS)        0.78       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_34_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_36_/D (DFFHQX4TS)        0.70       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_36_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.12      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_18_/D (DFFHQX8TS)        0.73       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_18_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_19_/D (DFFHQX8TS)        0.73       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_19_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_20_/D (DFFHQX8TS)        0.74       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_20_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_13_/D (DFFQX1TS)         0.96       1.04 f
  data arrival time                                   1.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_13_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_22_/D (DFFHQX4TS)        0.88       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.12      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_26_/D (DFFHQX8TS)        0.97       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_26_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_29_/D (DFFHQX8TS)        0.97       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_29_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rstn (in)                                0.04       0.09 f
  ...
  totalSumOut_reg_25_/D (DFFHQX8TS)        0.97       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_25_/CK (DFFHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: totalSumIn[5]
              (input port clocked by clk)
  Endpoint: totalSumOut_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  totalSumIn[5] (in)                       0.02       0.07 r
  ...
  totalSumOut_reg_7_/D0 (MDFFHQX4TS)       1.03       1.10 f
  data arrival time                                   1.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.20      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                         1.30


1
