

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec  8 09:25:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|  100|    4|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |   96|   96|        13|         12|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 12, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (cond)
	17  / (!cond)
4 --> 
	17  / (exitcond_i)
	5  / (!exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_2 [1/1] 4.38ns
_ifconv:5  %tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_2 to i32

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_1_i_i [1/1] 1.72ns
_ifconv:15  %tmp_1_i_i = sub i8 127, %loc_V

ST_1: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign


 <State 2>: 7.74ns
ST_2: p_Result_s [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_2_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_3_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_5_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_1

ST_2: p_Val2_7_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

ST_2: cond [1/1] 2.52ns (out node of the LUT)
_ifconv:29  %cond = icmp eq i32 %p_Val2_5, 1


 <State 3>: 1.57ns
ST_3: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str25, [1 x i8]* @p_str26, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str27)

ST_3: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str20, [1 x i8]* @p_str21, [1 x i8]* @p_str22, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str23)

ST_3: stg_45 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !87

ST_3: stg_46 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !93

ST_3: stg_47 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_3: stg_48 [1/1] 1.57ns
_ifconv:30  br i1 %cond, label %.preheader, label %._crit_edge


 <State 4>: 1.88ns
ST_4: proc_i [1/1] 0.00ns
.preheader:0  %proc_i = phi i4 [ %proc, %0 ], [ 0, %_ifconv ]

ST_4: exitcond_i [1/1] 1.88ns
.preheader:1  %exitcond_i = icmp eq i4 %proc_i, -8

ST_4: proc [1/1] 0.80ns
.preheader:2  %proc = add i4 %proc_i, 1

ST_4: stg_52 [1/1] 0.00ns
.preheader:3  br i1 %exitcond_i, label %._crit_edge, label %0


 <State 5>: 4.38ns
ST_5: stg_53 [1/1] 4.38ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 6>: 4.38ns
ST_6: stg_54 [1/1] 4.38ns
:9  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 7>: 4.38ns
ST_7: stg_55 [1/1] 4.38ns
:10  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 8>: 4.38ns
ST_8: stg_56 [1/1] 4.38ns
:11  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 9>: 4.38ns
ST_9: stg_57 [1/1] 4.38ns
:12  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 10>: 4.38ns
ST_10: stg_58 [1/1] 4.38ns
:13  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 11>: 4.38ns
ST_11: stg_59 [1/1] 4.38ns
:14  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 12>: 4.38ns
ST_12: stg_60 [1/1] 4.38ns
:15  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 13>: 4.38ns
ST_13: tmp_1_0 [1/1] 4.38ns
:4  %tmp_1_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_13: stg_62 [1/1] 4.38ns
:16  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 14>: 4.38ns
ST_14: tmp_2_0 [1/1] 4.38ns
:5  %tmp_2_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_14: stg_64 [1/1] 4.38ns
:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 15>: 4.38ns
ST_15: tmp_3_0 [1/1] 4.38ns
:6  %tmp_3_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_15: stg_66 [1/1] 4.38ns
:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 16>: 4.38ns
ST_16: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_16: stg_68 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind

ST_16: tmp_16_i [1/1] 0.00ns
:2  %tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)

ST_16: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_16: tmp_4_0 [1/1] 4.38ns
:7  %tmp_4_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_16: stg_72 [1/1] 4.38ns
:19  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)

ST_16: empty_9 [1/1] 0.00ns
:20  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp_16_i)

ST_16: stg_74 [1/1] 0.00ns
:21  br label %.preheader


 <State 17>: 0.00ns
ST_17: stg_75 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
