-- ------------------------------------
library ieee ;
 use ieee . std_logic_1164 . all ;
 -- ------------------------------------
 entity Atividade2 is
 port (
 a , b, c, d: in bit ;
 s, t, u , v, w : out bit
 );
 end entity ;
 -- ------------------------------------
 architecture Atividade2 of Atividade2 is
 begin
 s <= not(a and c);
 t <= not(b and c);
 u <= not(c and d);
 v <= not(a and b);
 w <= not(b and d);
 end architecture ;
-- ------------------------------------