// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mem0_address0,
        mem0_ce0,
        mem0_q0,
        mem0_address1,
        mem0_ce1,
        mem0_we1,
        mem0_d1,
        mem1_address0,
        mem1_ce0,
        mem1_q0,
        mem1_address1,
        mem1_ce1,
        mem1_we1,
        mem1_d1,
        mem2_address0,
        mem2_ce0,
        mem2_q0,
        mem2_address1,
        mem2_ce1,
        mem2_we1,
        mem2_d1,
        mem3_address0,
        mem3_ce0,
        mem3_q0,
        mem3_address1,
        mem3_ce1,
        mem3_we1,
        mem3_d1,
        shift,
        sub_i268,
        empty_15,
        add7,
        sub_i231,
        empty_16,
        mask,
        output_stream_s_din,
        output_stream_s_full_n,
        output_stream_s_write,
        input_stream_s_dout,
        input_stream_s_empty_n,
        input_stream_s_read,
        sub61,
        empty
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] mem0_address0;
output   mem0_ce0;
input  [31:0] mem0_q0;
output  [5:0] mem0_address1;
output   mem0_ce1;
output   mem0_we1;
output  [31:0] mem0_d1;
output  [5:0] mem1_address0;
output   mem1_ce0;
input  [31:0] mem1_q0;
output  [5:0] mem1_address1;
output   mem1_ce1;
output   mem1_we1;
output  [31:0] mem1_d1;
output  [5:0] mem2_address0;
output   mem2_ce0;
input  [31:0] mem2_q0;
output  [5:0] mem2_address1;
output   mem2_ce1;
output   mem2_we1;
output  [31:0] mem2_d1;
output  [5:0] mem3_address0;
output   mem3_ce0;
input  [31:0] mem3_q0;
output  [5:0] mem3_address1;
output   mem3_ce1;
output   mem3_we1;
output  [31:0] mem3_d1;
input  [31:0] shift;
input  [31:0] sub_i268;
input  [0:0] empty_15;
input  [31:0] add7;
input  [31:0] sub_i231;
input  [0:0] empty_16;
input  [5:0] mask;
output  [64:0] output_stream_s_din;
input   output_stream_s_full_n;
output   output_stream_s_write;
input  [64:0] input_stream_s_dout;
input   input_stream_s_empty_n;
output   input_stream_s_read;
input  [31:0] sub61;
input  [9:0] empty;

reg ap_done;
reg ap_idle;
reg mem0_ce0;
reg mem0_ce1;
reg mem0_we1;
reg mem1_ce0;
reg mem1_ce1;
reg mem1_we1;
reg mem2_ce0;
reg mem2_ce1;
reg mem2_we1;
reg mem3_ce0;
reg mem3_ce1;
reg mem3_we1;
reg output_stream_s_write;
reg input_stream_s_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] tw_factors_address0;
reg    tw_factors_ce0;
wire   [31:0] tw_factors_q0;
reg    output_stream_s_blk_n;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln161_reg_2017;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter10_reg;
reg    input_stream_s_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_ln162_fu_822_p2;
wire   [0:0] tmp_nbreadreq_fu_296_p3;
reg   [0:0] set_read_limit_reg_430;
reg   [0:0] set_write_limit_reg_441;
reg   [0:0] set_read_limit_2_reg_452;
reg   [0:0] set_write_limit_2_reg_464;
wire   [0:0] read_mem_idx_fu_575_p3;
reg   [0:0] read_mem_idx_reg_1999;
reg    ap_predicate_op117_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state13_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter1_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter2_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter3_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter4_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter5_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter6_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter7_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter8_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter9_reg;
reg   [0:0] read_mem_idx_reg_1999_pp0_iter10_reg;
wire   [5:0] raddr_fu_642_p2;
reg   [5:0] raddr_reg_2003;
reg   [5:0] raddr_reg_2003_pp0_iter1_reg;
reg   [5:0] raddr_reg_2003_pp0_iter2_reg;
reg   [5:0] raddr_reg_2003_pp0_iter3_reg;
reg   [5:0] raddr_reg_2003_pp0_iter4_reg;
reg   [5:0] raddr_reg_2003_pp0_iter5_reg;
reg   [5:0] raddr_reg_2003_pp0_iter6_reg;
reg   [5:0] raddr_reg_2003_pp0_iter7_reg;
reg   [5:0] raddr_reg_2003_pp0_iter8_reg;
reg   [5:0] raddr_reg_2003_pp0_iter9_reg;
reg   [5:0] raddr_reg_2003_pp0_iter10_reg;
wire   [0:0] write_mem_idx_fu_670_p3;
reg   [0:0] write_mem_idx_reg_2008;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter1_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter2_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter3_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter4_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter5_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter6_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter7_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter8_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter9_reg;
reg   [0:0] write_mem_idx_reg_2008_pp0_iter10_reg;
wire   [5:0] waddr_fu_737_p2;
reg   [5:0] waddr_reg_2012;
reg   [5:0] waddr_reg_2012_pp0_iter1_reg;
reg   [5:0] waddr_reg_2012_pp0_iter2_reg;
reg   [5:0] waddr_reg_2012_pp0_iter3_reg;
reg   [5:0] waddr_reg_2012_pp0_iter4_reg;
reg   [5:0] waddr_reg_2012_pp0_iter5_reg;
reg   [5:0] waddr_reg_2012_pp0_iter6_reg;
reg   [5:0] waddr_reg_2012_pp0_iter7_reg;
reg   [5:0] waddr_reg_2012_pp0_iter8_reg;
reg   [5:0] waddr_reg_2012_pp0_iter9_reg;
wire   [0:0] icmp_ln161_fu_805_p2;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter1_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter2_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter3_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter4_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter5_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter6_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter7_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter8_reg;
reg   [0:0] icmp_ln161_reg_2017_pp0_iter9_reg;
reg   [0:0] or_ln162_reg_2021;
reg   [0:0] or_ln162_reg_2021_pp0_iter1_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter2_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter3_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter4_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter5_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter6_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter7_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter8_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter9_reg;
reg   [0:0] or_ln162_reg_2021_pp0_iter10_reg;
reg   [0:0] tmp_reg_2025;
reg   [0:0] tmp_reg_2025_pp0_iter1_reg;
reg   [0:0] tmp_reg_2025_pp0_iter2_reg;
reg   [0:0] tmp_reg_2025_pp0_iter3_reg;
reg   [0:0] tmp_reg_2025_pp0_iter4_reg;
reg   [0:0] tmp_reg_2025_pp0_iter5_reg;
reg   [0:0] tmp_reg_2025_pp0_iter6_reg;
reg   [0:0] tmp_reg_2025_pp0_iter7_reg;
reg   [0:0] tmp_reg_2025_pp0_iter8_reg;
reg   [0:0] tmp_reg_2025_pp0_iter9_reg;
reg   [0:0] tmp_reg_2025_pp0_iter10_reg;
wire   [31:0] in_even_fu_828_p1;
reg   [31:0] in_even_reg_2029;
reg   [31:0] in_even_reg_2029_pp0_iter1_reg;
reg   [31:0] in_even_reg_2029_pp0_iter2_reg;
reg   [31:0] in_even_reg_2029_pp0_iter3_reg;
reg   [31:0] in_even_reg_2029_pp0_iter4_reg;
reg   [31:0] in_even_reg_2029_pp0_iter5_reg;
reg   [31:0] in_even_reg_2029_pp0_iter6_reg;
reg   [31:0] in_even_reg_2029_pp0_iter7_reg;
reg   [31:0] in_even_reg_2029_pp0_iter8_reg;
reg   [31:0] in_even_reg_2029_pp0_iter9_reg;
reg   [31:0] in_odd_reg_2034;
reg   [31:0] in_odd_reg_2034_pp0_iter1_reg;
reg   [31:0] in_odd_reg_2034_pp0_iter2_reg;
wire   [9:0] tw_idx_fu_863_p2;
reg   [9:0] tw_idx_reg_2039;
reg   [31:0] tw_factor_reg_2049;
reg   [1:0] tmp_s_reg_2064;
reg   [1:0] tmp_4_reg_2070;
reg   [1:0] tmp_5_reg_2075;
reg   [1:0] tmp_6_reg_2080;
reg   [1:0] tmp_7_reg_2085;
reg   [1:0] tmp_8_reg_2090;
reg   [1:0] tmp_9_reg_2095;
reg   [1:0] tmp_10_reg_2100;
reg   [1:0] tmp_11_reg_2105;
reg   [1:0] tmp_12_reg_2110;
reg   [1:0] tmp_13_reg_2115;
reg   [1:0] tmp_14_reg_2120;
reg   [1:0] tmp_15_reg_2125;
reg   [1:0] tmp_16_reg_2130;
reg   [1:0] tmp_17_reg_2135;
reg   [1:0] tmp_18_reg_2140;
reg   [3:0] tmp_19_reg_2145;
reg   [5:0] tmp_20_reg_2150;
reg   [7:0] tmp_21_reg_2155;
reg   [9:0] tmp_22_reg_2160;
reg   [11:0] tmp_23_reg_2165;
reg   [13:0] tmp_24_reg_2170;
reg   [15:0] tmp_25_reg_2175;
reg   [17:0] tmp_26_reg_2180;
reg   [19:0] tmp_27_reg_2185;
reg   [21:0] tmp_28_reg_2190;
reg   [23:0] tmp_29_reg_2195;
reg   [25:0] tmp_30_reg_2200;
reg   [27:0] tmp_31_reg_2205;
reg   [29:0] tmp_33_reg_2210;
reg   [31:0] tmp_34_reg_2215;
wire   [31:0] h_fu_1201_p1;
reg   [31:0] h_reg_2220;
reg   [31:0] h_reg_2220_pp0_iter5_reg;
reg   [31:0] h_reg_2220_pp0_iter6_reg;
wire   [31:0] add_ln66_2_fu_1477_p2;
reg   [31:0] add_ln66_2_reg_2226;
wire   [24:0] add_ln66_5_fu_1499_p2;
reg   [24:0] add_ln66_5_reg_2231;
wire   [16:0] add_ln66_13_fu_1553_p2;
reg   [16:0] add_ln66_13_reg_2236;
reg   [1:0] tmp_35_reg_2241;
reg   [1:0] tmp_32_reg_2246;
wire   [1:0] trunc_ln71_fu_1579_p1;
reg   [1:0] trunc_ln71_reg_2251;
reg   [3:0] tmp_38_reg_2256;
wire   [31:0] d_fu_1604_p2;
reg   [31:0] d_reg_2261;
reg   [31:0] d_reg_2261_pp0_iter7_reg;
reg   [31:0] d_reg_2261_pp0_iter8_reg;
wire   [1:0] add_ln75_fu_1677_p2;
reg   [1:0] add_ln75_reg_2267;
wire   [4:0] add_ln76_2_fu_1706_p2;
reg   [4:0] add_ln76_2_reg_2272;
wire   [32:0] y_fu_1754_p2;
reg   [32:0] y_reg_2277;
wire   [32:0] y_1_fu_1773_p2;
reg   [32:0] y_1_reg_2283;
wire   [31:0] trunc_ln85_fu_1778_p1;
reg   [31:0] trunc_ln85_reg_2288;
wire   [31:0] reduced_fu_1803_p2;
reg   [31:0] reduced_reg_2293;
wire   [31:0] select_ln100_fu_1849_p3;
reg   [31:0] select_ln100_reg_2318;
wire   [31:0] select_ln101_fu_1875_p3;
reg   [31:0] select_ln101_reg_2324;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_phi_mux_set_read_limit_phi_fu_434_p4;
reg   [0:0] ap_phi_mux_set_write_limit_phi_fu_445_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_set_read_limit_2_reg_452;
wire   [0:0] ap_phi_reg_pp0_iter0_set_write_limit_2_reg_464;
reg   [31:0] ap_phi_mux_output_data0_2_phi_fu_482_p4;
wire   [31:0] ap_phi_reg_pp0_iter11_output_data0_2_reg_479;
reg   [31:0] ap_phi_mux_output_data1_2_phi_fu_493_p4;
wire   [31:0] ap_phi_reg_pp0_iter11_output_data1_2_reg_490;
wire   [63:0] zext_ln203_fu_879_p1;
wire   [63:0] zext_ln183_fu_1808_p1;
wire   [63:0] zext_ln205_fu_1896_p1;
reg   [0:0] mem_empty_fu_222;
wire   [0:0] or_ln166_fu_761_p2;
reg   [6:0] write_limit_1_fu_226;
wire   [6:0] read_idx_fu_868_p2;
reg   [6:0] write_limit_fu_230;
reg   [6:0] write_limit_4_fu_791_p4;
reg   [6:0] read_limit_fu_234;
reg   [6:0] read_limit_4_fu_777_p4;
reg   [6:0] read_limit_1_fu_238;
wire   [6:0] write_idx_fu_811_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_501_p0;
wire   [31:0] grp_fu_501_p1;
wire   [31:0] zext_ln152_fu_553_p1;
wire   [31:0] shl_ln152_fu_562_p2;
wire   [31:0] lshr_ln152_fu_557_p2;
wire   [0:0] trunc_ln152_fu_567_p1;
wire   [0:0] trunc_ln152_1_fu_571_p1;
wire   [6:0] add7_readcast_fu_583_p1;
wire   [6:0] sub_i231_readcast_fu_592_p1;
wire   [6:0] shl_ln153_fu_595_p2;
wire   [6:0] lshr_ln153_fu_586_p2;
wire   [6:0] select_ln153_fu_601_p3;
wire   [31:0] zext_ln153_fu_608_p1;
wire   [31:0] lshr_ln153_1_fu_617_p2;
wire   [31:0] shl_ln153_1_fu_612_p2;
wire   [5:0] trunc_ln153_2_fu_622_p1;
wire   [5:0] trunc_ln153_3_fu_626_p1;
wire   [5:0] trunc_ln146_1_fu_549_p1;
wire   [5:0] read_upper_addr_fu_630_p3;
wire   [5:0] read_lower_addr_fu_637_p2;
wire   [31:0] zext_ln156_fu_648_p1;
wire   [31:0] shl_ln156_fu_657_p2;
wire   [31:0] lshr_ln156_fu_652_p2;
wire   [0:0] trunc_ln156_fu_662_p1;
wire   [0:0] trunc_ln156_1_fu_666_p1;
wire   [6:0] add7_readcast53_fu_678_p1;
wire   [6:0] sub_i231_readcast54_fu_687_p1;
wire   [6:0] shl_ln157_fu_690_p2;
wire   [6:0] lshr_ln157_fu_681_p2;
wire   [6:0] select_ln157_fu_696_p3;
wire   [31:0] zext_ln157_fu_703_p1;
wire   [31:0] lshr_ln157_1_fu_712_p2;
wire   [31:0] shl_ln157_1_fu_707_p2;
wire   [5:0] trunc_ln157_2_fu_717_p1;
wire   [5:0] trunc_ln157_3_fu_721_p1;
wire   [5:0] trunc_ln146_fu_545_p1;
wire   [5:0] write_upper_addr_fu_725_p3;
wire   [5:0] write_lower_addr_fu_732_p2;
wire   [0:0] icmp_ln166_fu_749_p2;
wire   [0:0] and_ln166_fu_755_p2;
wire   [0:0] icmp_ln162_fu_743_p2;
wire   [8:0] shl_ln_fu_842_p3;
wire   [31:0] zext_ln202_fu_850_p1;
wire   [31:0] lshr_ln202_fu_854_p2;
wire   [9:0] trunc_ln202_fu_859_p1;
wire   [63:0] grp_fu_501_p2;
wire   [2:0] zext_ln64_2_fu_1244_p1;
wire   [2:0] zext_ln64_3_fu_1247_p1;
wire   [2:0] add_ln61_fu_1253_p2;
wire   [2:0] zext_ln64_1_fu_1241_p1;
wire   [2:0] zext_ln64_fu_1238_p1;
wire   [2:0] add_ln61_1_fu_1263_p2;
wire   [3:0] zext_ln61_5_fu_1269_p1;
wire   [3:0] zext_ln61_4_fu_1259_p1;
wire   [3:0] add_ln61_2_fu_1273_p2;
wire   [2:0] zext_ln63_1_fu_1229_p1;
wire   [2:0] zext_ln63_fu_1226_p1;
wire   [2:0] add_ln61_3_fu_1283_p2;
wire   [2:0] zext_ln63_3_fu_1235_p1;
wire   [2:0] zext_ln63_2_fu_1232_p1;
wire   [2:0] add_ln61_4_fu_1293_p2;
wire   [3:0] zext_ln61_8_fu_1299_p1;
wire   [3:0] zext_ln61_7_fu_1289_p1;
wire   [3:0] add_ln61_5_fu_1303_p2;
wire   [4:0] zext_ln61_9_fu_1309_p1;
wire   [4:0] zext_ln61_6_fu_1279_p1;
wire   [4:0] add_ln61_6_fu_1319_p2;
wire   [2:0] zext_ln61_1_fu_1208_p1;
wire   [2:0] zext_ln61_2_fu_1211_p1;
wire   [2:0] add_ln61_7_fu_1329_p2;
wire   [2:0] zext_ln61_fu_1205_p1;
wire   [2:0] zext_ln62_1_fu_1217_p1;
wire   [2:0] add_ln61_8_fu_1339_p2;
wire   [3:0] zext_ln61_12_fu_1345_p1;
wire   [3:0] zext_ln61_11_fu_1335_p1;
wire   [3:0] add_ln61_9_fu_1349_p2;
wire   [2:0] zext_ln62_fu_1214_p1;
wire   [2:0] zext_ln62_3_fu_1223_p1;
wire   [2:0] add_ln61_10_fu_1359_p2;
wire   [2:0] zext_ln62_2_fu_1220_p1;
wire   [2:0] zext_ln61_3_fu_1250_p1;
wire   [2:0] add_ln61_11_fu_1369_p2;
wire   [3:0] zext_ln61_15_fu_1375_p1;
wire   [3:0] zext_ln61_14_fu_1365_p1;
wire   [3:0] add_ln61_12_fu_1379_p2;
wire   [4:0] zext_ln61_16_fu_1385_p1;
wire   [4:0] zext_ln61_13_fu_1355_p1;
wire   [4:0] add_ln61_13_fu_1395_p2;
wire   [3:0] add_ln61_16_fu_1389_p2;
wire   [3:0] add_ln61_15_fu_1313_p2;
wire   [5:0] zext_ln61_17_fu_1401_p1;
wire   [5:0] zext_ln61_10_fu_1325_p1;
wire   [31:0] zext_ln66_3_fu_1459_p1;
wire   [28:0] zext_ln69_2_fu_1456_p1;
wire   [28:0] zext_ln69_1_fu_1453_p1;
wire   [28:0] add_ln66_1_fu_1467_p2;
wire   [31:0] zext_ln66_4_fu_1473_p1;
wire   [31:0] add_ln66_fu_1462_p2;
wire   [24:0] zext_ln69_fu_1450_p1;
wire   [24:0] zext_ln68_3_fu_1447_p1;
wire   [20:0] zext_ln68_2_fu_1444_p1;
wire   [20:0] zext_ln68_1_fu_1441_p1;
wire   [20:0] add_ln66_4_fu_1489_p2;
wire   [24:0] zext_ln66_5_fu_1495_p1;
wire   [24:0] add_ln66_3_fu_1483_p2;
wire   [16:0] zext_ln68_fu_1438_p1;
wire   [16:0] zext_ln67_3_fu_1435_p1;
wire   [12:0] zext_ln67_2_fu_1432_p1;
wire   [12:0] zext_ln67_1_fu_1429_p1;
wire   [12:0] add_ln66_8_fu_1511_p2;
wire   [16:0] zext_ln66_7_fu_1517_p1;
wire   [16:0] add_ln66_7_fu_1505_p2;
wire   [8:0] zext_ln67_fu_1426_p1;
wire   [8:0] zext_ln66_2_fu_1423_p1;
wire   [4:0] zext_ln66_1_fu_1420_p1;
wire   [4:0] zext_ln66_fu_1417_p1;
wire   [4:0] add_ln66_11_fu_1533_p2;
wire   [8:0] zext_ln66_8_fu_1539_p1;
wire   [8:0] add_ln66_10_fu_1527_p2;
wire   [8:0] add_ln66_12_fu_1543_p2;
wire   [16:0] zext_ln66_9_fu_1549_p1;
wire   [16:0] add_ln66_9_fu_1521_p2;
wire   [5:0] c_fu_1411_p2;
wire   [3:0] add_ln61_14_fu_1405_p2;
wire   [31:0] zext_ln66_6_fu_1593_p1;
wire   [31:0] zext_ln66_10_fu_1601_p1;
wire   [31:0] add_ln66_6_fu_1596_p2;
wire   [2:0] zext_ln71_fu_1610_p1;
wire   [2:0] zext_ln71_2_fu_1616_p1;
wire   [2:0] add_ln71_fu_1619_p2;
wire   [2:0] zext_ln71_1_fu_1613_p1;
wire   [2:0] e_fu_1625_p2;
wire   [0:0] tmp_36_fu_1635_p3;
wire   [1:0] trunc_ln73_fu_1631_p1;
wire   [2:0] zext_ln73_1_fu_1643_p1;
wire   [2:0] zext_ln73_fu_1647_p1;
wire   [2:0] f_fu_1651_p2;
wire   [0:0] tmp_37_fu_1661_p3;
wire   [1:0] zext_ln75_1_fu_1673_p1;
wire   [1:0] trunc_ln75_fu_1657_p1;
wire   [3:0] zext_ln76_fu_1683_p1;
wire   [3:0] add_ln76_fu_1687_p2;
wire   [2:0] zext_ln75_fu_1669_p1;
wire   [2:0] add_ln76_1_fu_1696_p2;
wire   [4:0] zext_ln76_2_fu_1702_p1;
wire   [4:0] zext_ln76_1_fu_1692_p1;
wire   [31:0] g_fu_1712_p3;
wire   [31:0] zext_ln76_3_fu_1719_p1;
wire   [31:0] g_1_fu_1722_p2;
wire   [0:0] icmp_ln79_fu_1728_p2;
wire   [32:0] zext_ln81_1_fu_1737_p1;
wire   [32:0] zext_ln81_fu_1733_p1;
wire   [32:0] add_ln81_fu_1748_p2;
wire   [32:0] conv3_i12_i92_i_i_neg_fu_1740_p3;
wire   [0:0] icmp_ln82_fu_1760_p2;
wire   [32:0] select_ln83_fu_1765_p3;
wire   [32:0] zext_ln84_fu_1782_p1;
wire   [0:0] icmp_ln84_fu_1785_p2;
wire   [31:0] select_ln85_fu_1790_p3;
wire   [31:0] add_ln85_fu_1798_p2;
wire   [32:0] zext_ln98_1_fu_1818_p1;
wire   [32:0] zext_ln98_fu_1815_p1;
wire   [32:0] coeff_even_fu_1821_p2;
wire   [31:0] trunc_ln100_fu_1839_p1;
wire   [0:0] icmp_ln100_fu_1833_p2;
wire   [31:0] add_ln100_fu_1843_p2;
wire   [32:0] coeff_odd_fu_1827_p2;
wire   [31:0] trunc_ln101_fu_1865_p1;
wire   [0:0] tmp_39_fu_1857_p3;
wire   [31:0] add_ln101_fu_1869_p2;
wire   [63:0] output_data_fu_1883_p3;
reg    grp_fu_501_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_pp0;
reg    ap_predicate_op301_load_state12;
reg    ap_enable_operation_301;
reg    ap_enable_state12_pp0_iter10_stage0;
reg    ap_predicate_op320_load_state13;
reg    ap_enable_operation_320;
reg    ap_enable_state13_pp0_iter11_stage0;
reg    ap_predicate_op333_store_state13;
reg    ap_enable_operation_333;
reg    ap_predicate_op303_load_state12;
reg    ap_enable_operation_303;
reg    ap_predicate_op321_load_state13;
reg    ap_enable_operation_321;
reg    ap_predicate_op338_store_state13;
reg    ap_enable_operation_338;
reg    ap_predicate_op305_load_state12;
reg    ap_enable_operation_305;
reg    ap_predicate_op323_load_state13;
reg    ap_enable_operation_323;
reg    ap_predicate_op335_store_state13;
reg    ap_enable_operation_335;
reg    ap_predicate_op307_load_state12;
reg    ap_enable_operation_307;
reg    ap_predicate_op324_load_state13;
reg    ap_enable_operation_324;
reg    ap_predicate_op340_store_state13;
reg    ap_enable_operation_340;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] grp_fu_501_p00;
wire   [63:0] grp_fu_501_p10;
reg    ap_condition_412;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 mem_empty_fu_222 = 1'd0;
#0 write_limit_1_fu_226 = 7'd0;
#0 write_limit_fu_230 = 7'd0;
#0 read_limit_fu_234 = 7'd0;
#0 read_limit_1_fu_238 = 7'd0;
end

bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tw_factors_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tw_factors_address0),
    .ce0(tw_factors_ce0),
    .q0(tw_factors_q0)
);

bf_unit_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_501_p0),
    .din1(grp_fu_501_p1),
    .ce(grp_fu_501_ce),
    .dout(grp_fu_501_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        mem_empty_fu_222 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_set_write_limit_phi_fu_445_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mem_empty_fu_222 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_set_write_limit_phi_fu_445_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mem_empty_fu_222 <= or_ln166_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_limit_1_fu_238 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_fu_805_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        read_limit_1_fu_238 <= write_idx_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_limit_fu_234 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_set_read_limit_phi_fu_434_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        read_limit_fu_234 <= read_limit_4_fu_777_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((icmp_ln161_fu_805_p2 == 1'd1)) begin
            set_read_limit_2_reg_452 <= 1'd0;
        end else if ((icmp_ln161_fu_805_p2 == 1'd0)) begin
            set_read_limit_2_reg_452 <= write_mem_idx_fu_670_p3;
        end else if ((1'b1 == 1'b1)) begin
            set_read_limit_2_reg_452 <= ap_phi_reg_pp0_iter0_set_read_limit_2_reg_452;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        set_read_limit_reg_430 <= set_read_limit_2_reg_452;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        set_read_limit_reg_430 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_296_p3 == 1'd0) & (or_ln162_fu_822_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln162_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        set_write_limit_2_reg_464 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_296_p3 == 1'd1) & (or_ln162_fu_822_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        set_write_limit_2_reg_464 <= read_mem_idx_fu_575_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        set_write_limit_2_reg_464 <= ap_phi_reg_pp0_iter0_set_write_limit_2_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        set_write_limit_reg_441 <= set_write_limit_2_reg_464;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        set_write_limit_reg_441 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_limit_1_fu_226 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_296_p3 == 1'd1) & (or_ln162_fu_822_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        write_limit_1_fu_226 <= read_idx_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_limit_fu_230 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_set_write_limit_phi_fu_445_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        write_limit_fu_230 <= write_limit_4_fu_791_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln66_13_reg_2236 <= add_ln66_13_fu_1553_p2;
        add_ln66_2_reg_2226 <= add_ln66_2_fu_1477_p2;
        add_ln66_5_reg_2231 <= add_ln66_5_fu_1499_p2;
        add_ln75_reg_2267 <= add_ln75_fu_1677_p2;
        add_ln76_2_reg_2272 <= add_ln76_2_fu_1706_p2;
        d_reg_2261 <= d_fu_1604_p2;
        d_reg_2261_pp0_iter7_reg <= d_reg_2261;
        d_reg_2261_pp0_iter8_reg <= d_reg_2261_pp0_iter7_reg;
        h_reg_2220 <= h_fu_1201_p1;
        h_reg_2220_pp0_iter5_reg <= h_reg_2220;
        h_reg_2220_pp0_iter6_reg <= h_reg_2220_pp0_iter5_reg;
        icmp_ln161_reg_2017_pp0_iter10_reg <= icmp_ln161_reg_2017_pp0_iter9_reg;
        icmp_ln161_reg_2017_pp0_iter2_reg <= icmp_ln161_reg_2017_pp0_iter1_reg;
        icmp_ln161_reg_2017_pp0_iter3_reg <= icmp_ln161_reg_2017_pp0_iter2_reg;
        icmp_ln161_reg_2017_pp0_iter4_reg <= icmp_ln161_reg_2017_pp0_iter3_reg;
        icmp_ln161_reg_2017_pp0_iter5_reg <= icmp_ln161_reg_2017_pp0_iter4_reg;
        icmp_ln161_reg_2017_pp0_iter6_reg <= icmp_ln161_reg_2017_pp0_iter5_reg;
        icmp_ln161_reg_2017_pp0_iter7_reg <= icmp_ln161_reg_2017_pp0_iter6_reg;
        icmp_ln161_reg_2017_pp0_iter8_reg <= icmp_ln161_reg_2017_pp0_iter7_reg;
        icmp_ln161_reg_2017_pp0_iter9_reg <= icmp_ln161_reg_2017_pp0_iter8_reg;
        in_even_reg_2029_pp0_iter2_reg <= in_even_reg_2029_pp0_iter1_reg;
        in_even_reg_2029_pp0_iter3_reg <= in_even_reg_2029_pp0_iter2_reg;
        in_even_reg_2029_pp0_iter4_reg <= in_even_reg_2029_pp0_iter3_reg;
        in_even_reg_2029_pp0_iter5_reg <= in_even_reg_2029_pp0_iter4_reg;
        in_even_reg_2029_pp0_iter6_reg <= in_even_reg_2029_pp0_iter5_reg;
        in_even_reg_2029_pp0_iter7_reg <= in_even_reg_2029_pp0_iter6_reg;
        in_even_reg_2029_pp0_iter8_reg <= in_even_reg_2029_pp0_iter7_reg;
        in_even_reg_2029_pp0_iter9_reg <= in_even_reg_2029_pp0_iter8_reg;
        in_odd_reg_2034_pp0_iter2_reg <= in_odd_reg_2034_pp0_iter1_reg;
        or_ln162_reg_2021_pp0_iter10_reg <= or_ln162_reg_2021_pp0_iter9_reg;
        or_ln162_reg_2021_pp0_iter2_reg <= or_ln162_reg_2021_pp0_iter1_reg;
        or_ln162_reg_2021_pp0_iter3_reg <= or_ln162_reg_2021_pp0_iter2_reg;
        or_ln162_reg_2021_pp0_iter4_reg <= or_ln162_reg_2021_pp0_iter3_reg;
        or_ln162_reg_2021_pp0_iter5_reg <= or_ln162_reg_2021_pp0_iter4_reg;
        or_ln162_reg_2021_pp0_iter6_reg <= or_ln162_reg_2021_pp0_iter5_reg;
        or_ln162_reg_2021_pp0_iter7_reg <= or_ln162_reg_2021_pp0_iter6_reg;
        or_ln162_reg_2021_pp0_iter8_reg <= or_ln162_reg_2021_pp0_iter7_reg;
        or_ln162_reg_2021_pp0_iter9_reg <= or_ln162_reg_2021_pp0_iter8_reg;
        raddr_reg_2003_pp0_iter10_reg <= raddr_reg_2003_pp0_iter9_reg;
        raddr_reg_2003_pp0_iter2_reg <= raddr_reg_2003_pp0_iter1_reg;
        raddr_reg_2003_pp0_iter3_reg <= raddr_reg_2003_pp0_iter2_reg;
        raddr_reg_2003_pp0_iter4_reg <= raddr_reg_2003_pp0_iter3_reg;
        raddr_reg_2003_pp0_iter5_reg <= raddr_reg_2003_pp0_iter4_reg;
        raddr_reg_2003_pp0_iter6_reg <= raddr_reg_2003_pp0_iter5_reg;
        raddr_reg_2003_pp0_iter7_reg <= raddr_reg_2003_pp0_iter6_reg;
        raddr_reg_2003_pp0_iter8_reg <= raddr_reg_2003_pp0_iter7_reg;
        raddr_reg_2003_pp0_iter9_reg <= raddr_reg_2003_pp0_iter8_reg;
        read_mem_idx_reg_1999_pp0_iter10_reg <= read_mem_idx_reg_1999_pp0_iter9_reg;
        read_mem_idx_reg_1999_pp0_iter2_reg <= read_mem_idx_reg_1999_pp0_iter1_reg;
        read_mem_idx_reg_1999_pp0_iter3_reg <= read_mem_idx_reg_1999_pp0_iter2_reg;
        read_mem_idx_reg_1999_pp0_iter4_reg <= read_mem_idx_reg_1999_pp0_iter3_reg;
        read_mem_idx_reg_1999_pp0_iter5_reg <= read_mem_idx_reg_1999_pp0_iter4_reg;
        read_mem_idx_reg_1999_pp0_iter6_reg <= read_mem_idx_reg_1999_pp0_iter5_reg;
        read_mem_idx_reg_1999_pp0_iter7_reg <= read_mem_idx_reg_1999_pp0_iter6_reg;
        read_mem_idx_reg_1999_pp0_iter8_reg <= read_mem_idx_reg_1999_pp0_iter7_reg;
        read_mem_idx_reg_1999_pp0_iter9_reg <= read_mem_idx_reg_1999_pp0_iter8_reg;
        reduced_reg_2293 <= reduced_fu_1803_p2;
        select_ln100_reg_2318 <= select_ln100_fu_1849_p3;
        select_ln101_reg_2324 <= select_ln101_fu_1875_p3;
        tmp_10_reg_2100 <= {{grp_fu_501_p2[49:48]}};
        tmp_11_reg_2105 <= {{grp_fu_501_p2[47:46]}};
        tmp_12_reg_2110 <= {{grp_fu_501_p2[45:44]}};
        tmp_13_reg_2115 <= {{grp_fu_501_p2[43:42]}};
        tmp_14_reg_2120 <= {{grp_fu_501_p2[41:40]}};
        tmp_15_reg_2125 <= {{grp_fu_501_p2[39:38]}};
        tmp_16_reg_2130 <= {{grp_fu_501_p2[37:36]}};
        tmp_17_reg_2135 <= {{grp_fu_501_p2[35:34]}};
        tmp_18_reg_2140 <= {{grp_fu_501_p2[33:32]}};
        tmp_19_reg_2145 <= {{grp_fu_501_p2[63:60]}};
        tmp_20_reg_2150 <= {{grp_fu_501_p2[63:58]}};
        tmp_21_reg_2155 <= {{grp_fu_501_p2[63:56]}};
        tmp_22_reg_2160 <= {{grp_fu_501_p2[63:54]}};
        tmp_23_reg_2165 <= {{grp_fu_501_p2[63:52]}};
        tmp_24_reg_2170 <= {{grp_fu_501_p2[63:50]}};
        tmp_25_reg_2175 <= {{grp_fu_501_p2[63:48]}};
        tmp_26_reg_2180 <= {{grp_fu_501_p2[63:46]}};
        tmp_27_reg_2185 <= {{grp_fu_501_p2[63:44]}};
        tmp_28_reg_2190 <= {{grp_fu_501_p2[63:42]}};
        tmp_29_reg_2195 <= {{grp_fu_501_p2[63:40]}};
        tmp_30_reg_2200 <= {{grp_fu_501_p2[63:38]}};
        tmp_31_reg_2205 <= {{grp_fu_501_p2[63:36]}};
        tmp_32_reg_2246 <= {{add_ln61_14_fu_1405_p2[3:2]}};
        tmp_33_reg_2210 <= {{grp_fu_501_p2[63:34]}};
        tmp_34_reg_2215 <= {{grp_fu_501_p2[63:32]}};
        tmp_35_reg_2241 <= {{c_fu_1411_p2[5:4]}};
        tmp_38_reg_2256 <= {{c_fu_1411_p2[5:2]}};
        tmp_4_reg_2070 <= {{grp_fu_501_p2[61:60]}};
        tmp_5_reg_2075 <= {{grp_fu_501_p2[59:58]}};
        tmp_6_reg_2080 <= {{grp_fu_501_p2[57:56]}};
        tmp_7_reg_2085 <= {{grp_fu_501_p2[55:54]}};
        tmp_8_reg_2090 <= {{grp_fu_501_p2[53:52]}};
        tmp_9_reg_2095 <= {{grp_fu_501_p2[51:50]}};
        tmp_reg_2025_pp0_iter10_reg <= tmp_reg_2025_pp0_iter9_reg;
        tmp_reg_2025_pp0_iter2_reg <= tmp_reg_2025_pp0_iter1_reg;
        tmp_reg_2025_pp0_iter3_reg <= tmp_reg_2025_pp0_iter2_reg;
        tmp_reg_2025_pp0_iter4_reg <= tmp_reg_2025_pp0_iter3_reg;
        tmp_reg_2025_pp0_iter5_reg <= tmp_reg_2025_pp0_iter4_reg;
        tmp_reg_2025_pp0_iter6_reg <= tmp_reg_2025_pp0_iter5_reg;
        tmp_reg_2025_pp0_iter7_reg <= tmp_reg_2025_pp0_iter6_reg;
        tmp_reg_2025_pp0_iter8_reg <= tmp_reg_2025_pp0_iter7_reg;
        tmp_reg_2025_pp0_iter9_reg <= tmp_reg_2025_pp0_iter8_reg;
        tmp_s_reg_2064 <= {{grp_fu_501_p2[63:62]}};
        trunc_ln71_reg_2251 <= trunc_ln71_fu_1579_p1;
        trunc_ln85_reg_2288 <= trunc_ln85_fu_1778_p1;
        tw_factor_reg_2049 <= tw_factors_q0;
        waddr_reg_2012_pp0_iter2_reg <= waddr_reg_2012_pp0_iter1_reg;
        waddr_reg_2012_pp0_iter3_reg <= waddr_reg_2012_pp0_iter2_reg;
        waddr_reg_2012_pp0_iter4_reg <= waddr_reg_2012_pp0_iter3_reg;
        waddr_reg_2012_pp0_iter5_reg <= waddr_reg_2012_pp0_iter4_reg;
        waddr_reg_2012_pp0_iter6_reg <= waddr_reg_2012_pp0_iter5_reg;
        waddr_reg_2012_pp0_iter7_reg <= waddr_reg_2012_pp0_iter6_reg;
        waddr_reg_2012_pp0_iter8_reg <= waddr_reg_2012_pp0_iter7_reg;
        waddr_reg_2012_pp0_iter9_reg <= waddr_reg_2012_pp0_iter8_reg;
        write_mem_idx_reg_2008_pp0_iter10_reg <= write_mem_idx_reg_2008_pp0_iter9_reg;
        write_mem_idx_reg_2008_pp0_iter2_reg <= write_mem_idx_reg_2008_pp0_iter1_reg;
        write_mem_idx_reg_2008_pp0_iter3_reg <= write_mem_idx_reg_2008_pp0_iter2_reg;
        write_mem_idx_reg_2008_pp0_iter4_reg <= write_mem_idx_reg_2008_pp0_iter3_reg;
        write_mem_idx_reg_2008_pp0_iter5_reg <= write_mem_idx_reg_2008_pp0_iter4_reg;
        write_mem_idx_reg_2008_pp0_iter6_reg <= write_mem_idx_reg_2008_pp0_iter5_reg;
        write_mem_idx_reg_2008_pp0_iter7_reg <= write_mem_idx_reg_2008_pp0_iter6_reg;
        write_mem_idx_reg_2008_pp0_iter8_reg <= write_mem_idx_reg_2008_pp0_iter7_reg;
        write_mem_idx_reg_2008_pp0_iter9_reg <= write_mem_idx_reg_2008_pp0_iter8_reg;
        y_1_reg_2283 <= y_1_fu_1773_p2;
        y_reg_2277 <= y_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln161_reg_2017 <= icmp_ln161_fu_805_p2;
        icmp_ln161_reg_2017_pp0_iter1_reg <= icmp_ln161_reg_2017;
        in_even_reg_2029 <= in_even_fu_828_p1;
        in_even_reg_2029_pp0_iter1_reg <= in_even_reg_2029;
        in_odd_reg_2034 <= {{input_stream_s_dout[63:32]}};
        in_odd_reg_2034_pp0_iter1_reg <= in_odd_reg_2034;
        or_ln162_reg_2021 <= or_ln162_fu_822_p2;
        or_ln162_reg_2021_pp0_iter1_reg <= or_ln162_reg_2021;
        raddr_reg_2003 <= raddr_fu_642_p2;
        raddr_reg_2003_pp0_iter1_reg <= raddr_reg_2003;
        read_mem_idx_reg_1999 <= read_mem_idx_fu_575_p3;
        read_mem_idx_reg_1999_pp0_iter1_reg <= read_mem_idx_reg_1999;
        tmp_reg_2025 <= tmp_nbreadreq_fu_296_p3;
        tmp_reg_2025_pp0_iter1_reg <= tmp_reg_2025;
        tw_idx_reg_2039 <= tw_idx_fu_863_p2;
        waddr_reg_2012 <= waddr_fu_737_p2;
        waddr_reg_2012_pp0_iter1_reg <= waddr_reg_2012;
        write_mem_idx_reg_2008 <= write_mem_idx_fu_670_p3;
        write_mem_idx_reg_2008_pp0_iter1_reg <= write_mem_idx_reg_2008;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0)) begin
        if ((write_mem_idx_reg_2008_pp0_iter10_reg == 1'd1)) begin
            ap_phi_mux_output_data0_2_phi_fu_482_p4 = mem1_q0;
        end else if ((write_mem_idx_reg_2008_pp0_iter10_reg == 1'd0)) begin
            ap_phi_mux_output_data0_2_phi_fu_482_p4 = mem0_q0;
        end else begin
            ap_phi_mux_output_data0_2_phi_fu_482_p4 = ap_phi_reg_pp0_iter11_output_data0_2_reg_479;
        end
    end else begin
        ap_phi_mux_output_data0_2_phi_fu_482_p4 = ap_phi_reg_pp0_iter11_output_data0_2_reg_479;
    end
end

always @ (*) begin
    if ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0)) begin
        if ((write_mem_idx_reg_2008_pp0_iter10_reg == 1'd1)) begin
            ap_phi_mux_output_data1_2_phi_fu_493_p4 = mem3_q0;
        end else if ((write_mem_idx_reg_2008_pp0_iter10_reg == 1'd0)) begin
            ap_phi_mux_output_data1_2_phi_fu_493_p4 = mem2_q0;
        end else begin
            ap_phi_mux_output_data1_2_phi_fu_493_p4 = ap_phi_reg_pp0_iter11_output_data1_2_reg_490;
        end
    end else begin
        ap_phi_mux_output_data1_2_phi_fu_493_p4 = ap_phi_reg_pp0_iter11_output_data1_2_reg_490;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_set_read_limit_phi_fu_434_p4 = set_read_limit_2_reg_452;
    end else begin
        ap_phi_mux_set_read_limit_phi_fu_434_p4 = set_read_limit_reg_430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_set_write_limit_phi_fu_445_p4 = set_write_limit_2_reg_464;
    end else begin
        ap_phi_mux_set_write_limit_phi_fu_445_p4 = set_write_limit_reg_441;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_501_ce = 1'b1;
    end else begin
        grp_fu_501_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_296_p3 == 1'd1) & (or_ln162_fu_822_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_stream_s_blk_n = input_stream_s_empty_n;
    end else begin
        input_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op117_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_stream_s_read = 1'b1;
    end else begin
        input_stream_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        mem0_ce0 = 1'b1;
    end else begin
        mem0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        mem0_ce1 = 1'b1;
    end else begin
        mem0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd0))) begin
        mem0_we1 = 1'b1;
    end else begin
        mem0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        mem1_ce0 = 1'b1;
    end else begin
        mem1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        mem1_ce1 = 1'b1;
    end else begin
        mem1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd0))) begin
        mem1_we1 = 1'b1;
    end else begin
        mem1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        mem2_ce0 = 1'b1;
    end else begin
        mem2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        mem2_ce1 = 1'b1;
    end else begin
        mem2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd1))) begin
        mem2_we1 = 1'b1;
    end else begin
        mem2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        mem3_ce0 = 1'b1;
    end else begin
        mem3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        mem3_ce1 = 1'b1;
    end else begin
        mem3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd1))) begin
        mem3_we1 = 1'b1;
    end else begin
        mem3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        output_stream_s_blk_n = output_stream_s_full_n;
    end else begin
        output_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        output_stream_s_write = 1'b1;
    end else begin
        output_stream_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tw_factors_ce0 = 1'b1;
    end else begin
        tw_factors_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add7_readcast53_fu_678_p1 = add7[6:0];

assign add7_readcast_fu_583_p1 = add7[6:0];

assign add_ln100_fu_1843_p2 = (trunc_ln100_fu_1839_p1 + 32'd1073741823);

assign add_ln101_fu_1869_p2 = ($signed(trunc_ln101_fu_1865_p1) + $signed(32'd3221225473));

assign add_ln61_10_fu_1359_p2 = (zext_ln62_fu_1214_p1 + zext_ln62_3_fu_1223_p1);

assign add_ln61_11_fu_1369_p2 = (zext_ln62_2_fu_1220_p1 + zext_ln61_3_fu_1250_p1);

assign add_ln61_12_fu_1379_p2 = (zext_ln61_15_fu_1375_p1 + zext_ln61_14_fu_1365_p1);

assign add_ln61_13_fu_1395_p2 = (zext_ln61_16_fu_1385_p1 + zext_ln61_13_fu_1355_p1);

assign add_ln61_14_fu_1405_p2 = (add_ln61_16_fu_1389_p2 + add_ln61_15_fu_1313_p2);

assign add_ln61_15_fu_1313_p2 = (add_ln61_5_fu_1303_p2 + add_ln61_2_fu_1273_p2);

assign add_ln61_16_fu_1389_p2 = (add_ln61_12_fu_1379_p2 + add_ln61_9_fu_1349_p2);

assign add_ln61_1_fu_1263_p2 = (zext_ln64_1_fu_1241_p1 + zext_ln64_fu_1238_p1);

assign add_ln61_2_fu_1273_p2 = (zext_ln61_5_fu_1269_p1 + zext_ln61_4_fu_1259_p1);

assign add_ln61_3_fu_1283_p2 = (zext_ln63_1_fu_1229_p1 + zext_ln63_fu_1226_p1);

assign add_ln61_4_fu_1293_p2 = (zext_ln63_3_fu_1235_p1 + zext_ln63_2_fu_1232_p1);

assign add_ln61_5_fu_1303_p2 = (zext_ln61_8_fu_1299_p1 + zext_ln61_7_fu_1289_p1);

assign add_ln61_6_fu_1319_p2 = (zext_ln61_9_fu_1309_p1 + zext_ln61_6_fu_1279_p1);

assign add_ln61_7_fu_1329_p2 = (zext_ln61_1_fu_1208_p1 + zext_ln61_2_fu_1211_p1);

assign add_ln61_8_fu_1339_p2 = (zext_ln61_fu_1205_p1 + zext_ln62_1_fu_1217_p1);

assign add_ln61_9_fu_1349_p2 = (zext_ln61_12_fu_1345_p1 + zext_ln61_11_fu_1335_p1);

assign add_ln61_fu_1253_p2 = (zext_ln64_2_fu_1244_p1 + zext_ln64_3_fu_1247_p1);

assign add_ln66_10_fu_1527_p2 = (zext_ln67_fu_1426_p1 + zext_ln66_2_fu_1423_p1);

assign add_ln66_11_fu_1533_p2 = (zext_ln66_1_fu_1420_p1 + zext_ln66_fu_1417_p1);

assign add_ln66_12_fu_1543_p2 = (zext_ln66_8_fu_1539_p1 + add_ln66_10_fu_1527_p2);

assign add_ln66_13_fu_1553_p2 = (zext_ln66_9_fu_1549_p1 + add_ln66_9_fu_1521_p2);

assign add_ln66_1_fu_1467_p2 = (zext_ln69_2_fu_1456_p1 + zext_ln69_1_fu_1453_p1);

assign add_ln66_2_fu_1477_p2 = (zext_ln66_4_fu_1473_p1 + add_ln66_fu_1462_p2);

assign add_ln66_3_fu_1483_p2 = (zext_ln69_fu_1450_p1 + zext_ln68_3_fu_1447_p1);

assign add_ln66_4_fu_1489_p2 = (zext_ln68_2_fu_1444_p1 + zext_ln68_1_fu_1441_p1);

assign add_ln66_5_fu_1499_p2 = (zext_ln66_5_fu_1495_p1 + add_ln66_3_fu_1483_p2);

assign add_ln66_6_fu_1596_p2 = (zext_ln66_6_fu_1593_p1 + add_ln66_2_reg_2226);

assign add_ln66_7_fu_1505_p2 = (zext_ln68_fu_1438_p1 + zext_ln67_3_fu_1435_p1);

assign add_ln66_8_fu_1511_p2 = (zext_ln67_2_fu_1432_p1 + zext_ln67_1_fu_1429_p1);

assign add_ln66_9_fu_1521_p2 = (zext_ln66_7_fu_1517_p1 + add_ln66_7_fu_1505_p2);

assign add_ln66_fu_1462_p2 = (tmp_34_reg_2215 + zext_ln66_3_fu_1459_p1);

assign add_ln71_fu_1619_p2 = (zext_ln71_fu_1610_p1 + zext_ln71_2_fu_1616_p1);

assign add_ln75_fu_1677_p2 = (zext_ln75_1_fu_1673_p1 + trunc_ln75_fu_1657_p1);

assign add_ln76_1_fu_1696_p2 = (zext_ln75_fu_1669_p1 + zext_ln71_fu_1610_p1);

assign add_ln76_2_fu_1706_p2 = (zext_ln76_2_fu_1702_p1 + zext_ln76_1_fu_1692_p1);

assign add_ln76_fu_1687_p2 = (tmp_38_reg_2256 + zext_ln76_fu_1683_p1);

assign add_ln81_fu_1748_p2 = (zext_ln81_1_fu_1737_p1 + zext_ln81_fu_1733_p1);

assign add_ln85_fu_1798_p2 = (select_ln85_fu_1790_p3 + trunc_ln85_reg_2288);

assign and_ln166_fu_755_p2 = (icmp_ln166_fu_749_p2 & ap_phi_mux_set_read_limit_phi_fu_434_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter11)) | ((1'b1 == ap_block_state2_pp0_stage0_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter11)) | ((1'b1 == ap_block_state2_pp0_stage0_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter11)) | ((1'b1 == ap_block_state2_pp0_stage0_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11 = ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (output_stream_s_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((input_stream_s_empty_n == 1'b0) & (ap_predicate_op117_read_state2 == 1'b1));
end

always @ (*) begin
    ap_condition_412 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_301 = (ap_predicate_op301_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_303 = (ap_predicate_op303_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_305 = (ap_predicate_op305_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_307 = (ap_predicate_op307_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_320 = (ap_predicate_op320_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_321 = (ap_predicate_op321_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_323 = (ap_predicate_op323_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_324 = (ap_predicate_op324_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_333 = (ap_predicate_op333_store_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_335 = (ap_predicate_op335_store_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_338 = (ap_predicate_op338_store_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_340 = (ap_predicate_op340_store_state13 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state12_pp0_iter10_stage0 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state13_pp0_iter11_stage0 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_set_read_limit_2_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter0_set_write_limit_2_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter11_output_data0_2_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter11_output_data1_2_reg_490 = 'bx;

always @ (*) begin
    ap_predicate_op117_read_state2 = ((tmp_nbreadreq_fu_296_p3 == 1'd1) & (or_ln162_fu_822_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op301_load_state12 = ((icmp_ln161_reg_2017_pp0_iter9_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op303_load_state12 = ((icmp_ln161_reg_2017_pp0_iter9_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op305_load_state12 = ((icmp_ln161_reg_2017_pp0_iter9_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op307_load_state12 = ((icmp_ln161_reg_2017_pp0_iter9_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op320_load_state13 = ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op321_load_state13 = ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_load_state13 = ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter10_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op324_load_state13 = ((icmp_ln161_reg_2017_pp0_iter10_reg == 1'd0) & (write_mem_idx_reg_2008_pp0_iter10_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op333_store_state13 = ((tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op335_store_state13 = ((tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_store_state13 = ((tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op340_store_state13 = ((tmp_reg_2025_pp0_iter10_reg == 1'd1) & (or_ln162_reg_2021_pp0_iter10_reg == 1'd1) & (read_mem_idx_reg_1999_pp0_iter10_reg == 1'd1));
end

assign ap_ready = 1'b0;

assign c_fu_1411_p2 = (zext_ln61_17_fu_1401_p1 + zext_ln61_10_fu_1325_p1);

assign coeff_even_fu_1821_p2 = (zext_ln98_1_fu_1818_p1 + zext_ln98_fu_1815_p1);

assign coeff_odd_fu_1827_p2 = (zext_ln98_fu_1815_p1 - zext_ln98_1_fu_1818_p1);

assign conv3_i12_i92_i_i_neg_fu_1740_p3 = ((icmp_ln79_fu_1728_p2[0:0] == 1'b1) ? 33'd5368709119 : 33'd0);

assign d_fu_1604_p2 = (zext_ln66_10_fu_1601_p1 + add_ln66_6_fu_1596_p2);

assign e_fu_1625_p2 = (add_ln71_fu_1619_p2 + zext_ln71_1_fu_1613_p1);

assign f_fu_1651_p2 = (zext_ln73_1_fu_1643_p1 + zext_ln73_fu_1647_p1);

assign g_1_fu_1722_p2 = (g_fu_1712_p3 - zext_ln76_3_fu_1719_p1);

assign g_fu_1712_p3 = {{add_ln75_reg_2267}, {30'd0}};

assign grp_fu_501_p0 = grp_fu_501_p00;

assign grp_fu_501_p00 = tw_factor_reg_2049;

assign grp_fu_501_p1 = grp_fu_501_p10;

assign grp_fu_501_p10 = in_odd_reg_2034_pp0_iter2_reg;

assign h_fu_1201_p1 = grp_fu_501_p2[31:0];

assign icmp_ln100_fu_1833_p2 = ((coeff_even_fu_1821_p2 > 33'd3221225472) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_805_p2 = ((write_limit_fu_230 == read_limit_1_fu_238) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_743_p2 = ((read_limit_fu_234 != write_limit_1_fu_226) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_749_p2 = ((read_limit_1_fu_238 == write_limit_1_fu_226) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1728_p2 = ((h_reg_2220_pp0_iter6_reg > 32'd3221225473) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_1760_p2 = ((y_reg_2277 > 33'd3221225473) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1785_p2 = ((y_1_reg_2283 < zext_ln84_fu_1782_p1) ? 1'b1 : 1'b0);

assign in_even_fu_828_p1 = input_stream_s_dout[31:0];

assign lshr_ln152_fu_557_p2 = zext_ln152_fu_553_p1 >> shift;

assign lshr_ln153_1_fu_617_p2 = zext_ln153_fu_608_p1 >> sub_i268;

assign lshr_ln153_fu_586_p2 = write_limit_1_fu_226 >> add7_readcast_fu_583_p1;

assign lshr_ln156_fu_652_p2 = zext_ln156_fu_648_p1 >> shift;

assign lshr_ln157_1_fu_712_p2 = zext_ln157_fu_703_p1 >> sub_i268;

assign lshr_ln157_fu_681_p2 = read_limit_1_fu_238 >> add7_readcast53_fu_678_p1;

assign lshr_ln202_fu_854_p2 = zext_ln202_fu_850_p1 >> sub61;

assign mem0_address0 = zext_ln183_fu_1808_p1;

assign mem0_address1 = zext_ln205_fu_1896_p1;

assign mem0_d1 = select_ln100_reg_2318;

assign mem1_address0 = zext_ln183_fu_1808_p1;

assign mem1_address1 = zext_ln205_fu_1896_p1;

assign mem1_d1 = select_ln101_reg_2324;

assign mem2_address0 = zext_ln183_fu_1808_p1;

assign mem2_address1 = zext_ln205_fu_1896_p1;

assign mem2_d1 = select_ln100_reg_2318;

assign mem3_address0 = zext_ln183_fu_1808_p1;

assign mem3_address1 = zext_ln205_fu_1896_p1;

assign mem3_d1 = select_ln101_reg_2324;

assign or_ln162_fu_822_p2 = (mem_empty_fu_222 | icmp_ln162_fu_743_p2);

assign or_ln166_fu_761_p2 = (mem_empty_fu_222 | and_ln166_fu_755_p2);

assign output_data_fu_1883_p3 = {{ap_phi_mux_output_data1_2_phi_fu_493_p4}, {ap_phi_mux_output_data0_2_phi_fu_482_p4}};

assign output_stream_s_din = output_data_fu_1883_p3;

assign raddr_fu_642_p2 = (read_upper_addr_fu_630_p3 | read_lower_addr_fu_637_p2);

assign read_idx_fu_868_p2 = (write_limit_1_fu_226 + 7'd1);

always @ (*) begin
    read_limit_4_fu_777_p4 = read_limit_1_fu_238;
    read_limit_4_fu_777_p4[shift] = |(1'd0);
end

assign read_lower_addr_fu_637_p2 = (trunc_ln146_1_fu_549_p1 & mask);

assign read_mem_idx_fu_575_p3 = ((empty_15[0:0] == 1'b1) ? trunc_ln152_fu_567_p1 : trunc_ln152_1_fu_571_p1);

assign read_upper_addr_fu_630_p3 = ((empty_15[0:0] == 1'b1) ? trunc_ln153_2_fu_622_p1 : trunc_ln153_3_fu_626_p1);

assign reduced_fu_1803_p2 = (add_ln85_fu_1798_p2 - d_reg_2261_pp0_iter8_reg);

assign select_ln100_fu_1849_p3 = ((icmp_ln100_fu_1833_p2[0:0] == 1'b1) ? add_ln100_fu_1843_p2 : trunc_ln100_fu_1839_p1);

assign select_ln101_fu_1875_p3 = ((tmp_39_fu_1857_p3[0:0] == 1'b1) ? add_ln101_fu_1869_p2 : trunc_ln101_fu_1865_p1);

assign select_ln153_fu_601_p3 = ((empty_16[0:0] == 1'b1) ? shl_ln153_fu_595_p2 : lshr_ln153_fu_586_p2);

assign select_ln157_fu_696_p3 = ((empty_16[0:0] == 1'b1) ? shl_ln157_fu_690_p2 : lshr_ln157_fu_681_p2);

assign select_ln83_fu_1765_p3 = ((icmp_ln82_fu_1760_p2[0:0] == 1'b1) ? 33'd3221225473 : 33'd0);

assign select_ln85_fu_1790_p3 = ((icmp_ln84_fu_1785_p2[0:0] == 1'b1) ? 32'd3221225473 : 32'd0);

assign shl_ln152_fu_562_p2 = zext_ln152_fu_553_p1 << sub_i268;

assign shl_ln153_1_fu_612_p2 = zext_ln153_fu_608_p1 << shift;

assign shl_ln153_fu_595_p2 = write_limit_1_fu_226 << sub_i231_readcast_fu_592_p1;

assign shl_ln156_fu_657_p2 = zext_ln156_fu_648_p1 << sub_i268;

assign shl_ln157_1_fu_707_p2 = zext_ln157_fu_703_p1 << shift;

assign shl_ln157_fu_690_p2 = read_limit_1_fu_238 << sub_i231_readcast54_fu_687_p1;

assign shl_ln_fu_842_p3 = {{write_limit_1_fu_226}, {2'd0}};

assign sub_i231_readcast54_fu_687_p1 = sub_i231[6:0];

assign sub_i231_readcast_fu_592_p1 = sub_i231[6:0];

assign tmp_36_fu_1635_p3 = e_fu_1625_p2[32'd2];

assign tmp_37_fu_1661_p3 = f_fu_1651_p2[32'd2];

assign tmp_39_fu_1857_p3 = coeff_odd_fu_1827_p2[32'd32];

assign tmp_nbreadreq_fu_296_p3 = input_stream_s_empty_n;

assign trunc_ln100_fu_1839_p1 = coeff_even_fu_1821_p2[31:0];

assign trunc_ln101_fu_1865_p1 = coeff_odd_fu_1827_p2[31:0];

assign trunc_ln146_1_fu_549_p1 = write_limit_1_fu_226[5:0];

assign trunc_ln146_fu_545_p1 = read_limit_1_fu_238[5:0];

assign trunc_ln152_1_fu_571_p1 = lshr_ln152_fu_557_p2[0:0];

assign trunc_ln152_fu_567_p1 = shl_ln152_fu_562_p2[0:0];

assign trunc_ln153_2_fu_622_p1 = lshr_ln153_1_fu_617_p2[5:0];

assign trunc_ln153_3_fu_626_p1 = shl_ln153_1_fu_612_p2[5:0];

assign trunc_ln156_1_fu_666_p1 = lshr_ln156_fu_652_p2[0:0];

assign trunc_ln156_fu_662_p1 = shl_ln156_fu_657_p2[0:0];

assign trunc_ln157_2_fu_717_p1 = lshr_ln157_1_fu_712_p2[5:0];

assign trunc_ln157_3_fu_721_p1 = shl_ln157_1_fu_707_p2[5:0];

assign trunc_ln202_fu_859_p1 = lshr_ln202_fu_854_p2[9:0];

assign trunc_ln71_fu_1579_p1 = add_ln61_14_fu_1405_p2[1:0];

assign trunc_ln73_fu_1631_p1 = e_fu_1625_p2[1:0];

assign trunc_ln75_fu_1657_p1 = f_fu_1651_p2[1:0];

assign trunc_ln85_fu_1778_p1 = y_1_fu_1773_p2[31:0];

assign tw_factors_address0 = zext_ln203_fu_879_p1;

assign tw_idx_fu_863_p2 = (trunc_ln202_fu_859_p1 + empty);

assign waddr_fu_737_p2 = (write_upper_addr_fu_725_p3 | write_lower_addr_fu_732_p2);

assign write_idx_fu_811_p2 = (read_limit_1_fu_238 + 7'd1);

always @ (*) begin
    write_limit_4_fu_791_p4 = write_limit_1_fu_226;
    write_limit_4_fu_791_p4[shift] = |(1'd0);
end

assign write_lower_addr_fu_732_p2 = (trunc_ln146_fu_545_p1 & mask);

assign write_mem_idx_fu_670_p3 = ((empty_15[0:0] == 1'b1) ? trunc_ln156_fu_662_p1 : trunc_ln156_1_fu_666_p1);

assign write_upper_addr_fu_725_p3 = ((empty_15[0:0] == 1'b1) ? trunc_ln157_2_fu_717_p1 : trunc_ln157_3_fu_721_p1);

assign y_1_fu_1773_p2 = (y_reg_2277 - select_ln83_fu_1765_p3);

assign y_fu_1754_p2 = (add_ln81_fu_1748_p2 + conv3_i12_i92_i_i_neg_fu_1740_p3);

assign zext_ln152_fu_553_p1 = write_limit_1_fu_226;

assign zext_ln153_fu_608_p1 = select_ln153_fu_601_p3;

assign zext_ln156_fu_648_p1 = read_limit_1_fu_238;

assign zext_ln157_fu_703_p1 = select_ln157_fu_696_p3;

assign zext_ln183_fu_1808_p1 = waddr_reg_2012_pp0_iter9_reg;

assign zext_ln202_fu_850_p1 = shl_ln_fu_842_p3;

assign zext_ln203_fu_879_p1 = tw_idx_reg_2039;

assign zext_ln205_fu_1896_p1 = raddr_reg_2003_pp0_iter10_reg;

assign zext_ln61_10_fu_1325_p1 = add_ln61_6_fu_1319_p2;

assign zext_ln61_11_fu_1335_p1 = add_ln61_7_fu_1329_p2;

assign zext_ln61_12_fu_1345_p1 = add_ln61_8_fu_1339_p2;

assign zext_ln61_13_fu_1355_p1 = add_ln61_9_fu_1349_p2;

assign zext_ln61_14_fu_1365_p1 = add_ln61_10_fu_1359_p2;

assign zext_ln61_15_fu_1375_p1 = add_ln61_11_fu_1369_p2;

assign zext_ln61_16_fu_1385_p1 = add_ln61_12_fu_1379_p2;

assign zext_ln61_17_fu_1401_p1 = add_ln61_13_fu_1395_p2;

assign zext_ln61_1_fu_1208_p1 = tmp_4_reg_2070;

assign zext_ln61_2_fu_1211_p1 = tmp_5_reg_2075;

assign zext_ln61_3_fu_1250_p1 = tmp_18_reg_2140;

assign zext_ln61_4_fu_1259_p1 = add_ln61_fu_1253_p2;

assign zext_ln61_5_fu_1269_p1 = add_ln61_1_fu_1263_p2;

assign zext_ln61_6_fu_1279_p1 = add_ln61_2_fu_1273_p2;

assign zext_ln61_7_fu_1289_p1 = add_ln61_3_fu_1283_p2;

assign zext_ln61_8_fu_1299_p1 = add_ln61_4_fu_1293_p2;

assign zext_ln61_9_fu_1309_p1 = add_ln61_5_fu_1303_p2;

assign zext_ln61_fu_1205_p1 = tmp_s_reg_2064;

assign zext_ln62_1_fu_1217_p1 = tmp_7_reg_2085;

assign zext_ln62_2_fu_1220_p1 = tmp_8_reg_2090;

assign zext_ln62_3_fu_1223_p1 = tmp_9_reg_2095;

assign zext_ln62_fu_1214_p1 = tmp_6_reg_2080;

assign zext_ln63_1_fu_1229_p1 = tmp_11_reg_2105;

assign zext_ln63_2_fu_1232_p1 = tmp_12_reg_2110;

assign zext_ln63_3_fu_1235_p1 = tmp_13_reg_2115;

assign zext_ln63_fu_1226_p1 = tmp_10_reg_2100;

assign zext_ln64_1_fu_1241_p1 = tmp_15_reg_2125;

assign zext_ln64_2_fu_1244_p1 = tmp_16_reg_2130;

assign zext_ln64_3_fu_1247_p1 = tmp_17_reg_2135;

assign zext_ln64_fu_1238_p1 = tmp_14_reg_2120;

assign zext_ln66_10_fu_1601_p1 = add_ln66_13_reg_2236;

assign zext_ln66_1_fu_1420_p1 = tmp_19_reg_2145;

assign zext_ln66_2_fu_1423_p1 = tmp_20_reg_2150;

assign zext_ln66_3_fu_1459_p1 = tmp_33_reg_2210;

assign zext_ln66_4_fu_1473_p1 = add_ln66_1_fu_1467_p2;

assign zext_ln66_5_fu_1495_p1 = add_ln66_4_fu_1489_p2;

assign zext_ln66_6_fu_1593_p1 = add_ln66_5_reg_2231;

assign zext_ln66_7_fu_1517_p1 = add_ln66_8_fu_1511_p2;

assign zext_ln66_8_fu_1539_p1 = add_ln66_11_fu_1533_p2;

assign zext_ln66_9_fu_1549_p1 = add_ln66_12_fu_1543_p2;

assign zext_ln66_fu_1417_p1 = tmp_s_reg_2064;

assign zext_ln67_1_fu_1429_p1 = tmp_22_reg_2160;

assign zext_ln67_2_fu_1432_p1 = tmp_23_reg_2165;

assign zext_ln67_3_fu_1435_p1 = tmp_24_reg_2170;

assign zext_ln67_fu_1426_p1 = tmp_21_reg_2155;

assign zext_ln68_1_fu_1441_p1 = tmp_26_reg_2180;

assign zext_ln68_2_fu_1444_p1 = tmp_27_reg_2185;

assign zext_ln68_3_fu_1447_p1 = tmp_28_reg_2190;

assign zext_ln68_fu_1438_p1 = tmp_25_reg_2175;

assign zext_ln69_1_fu_1453_p1 = tmp_30_reg_2200;

assign zext_ln69_2_fu_1456_p1 = tmp_31_reg_2205;

assign zext_ln69_fu_1450_p1 = tmp_29_reg_2195;

assign zext_ln71_1_fu_1613_p1 = tmp_32_reg_2246;

assign zext_ln71_2_fu_1616_p1 = trunc_ln71_reg_2251;

assign zext_ln71_fu_1610_p1 = tmp_35_reg_2241;

assign zext_ln73_1_fu_1643_p1 = tmp_36_fu_1635_p3;

assign zext_ln73_fu_1647_p1 = trunc_ln73_fu_1631_p1;

assign zext_ln75_1_fu_1673_p1 = tmp_37_fu_1661_p3;

assign zext_ln75_fu_1669_p1 = tmp_37_fu_1661_p3;

assign zext_ln76_1_fu_1692_p1 = add_ln76_fu_1687_p2;

assign zext_ln76_2_fu_1702_p1 = add_ln76_1_fu_1696_p2;

assign zext_ln76_3_fu_1719_p1 = add_ln76_2_reg_2272;

assign zext_ln76_fu_1683_p1 = tmp_36_fu_1635_p3;

assign zext_ln81_1_fu_1737_p1 = h_reg_2220_pp0_iter6_reg;

assign zext_ln81_fu_1733_p1 = g_1_fu_1722_p2;

assign zext_ln84_fu_1782_p1 = d_reg_2261_pp0_iter8_reg;

assign zext_ln98_1_fu_1818_p1 = reduced_reg_2293;

assign zext_ln98_fu_1815_p1 = in_even_reg_2029_pp0_iter9_reg;

endmodule //bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP
