read -sv run_verilog_mid/adder_32b_14_63_5452ab4018463d1597f98a4c98499786.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_63_5452ab4018463d1597f98a4c98499786_yosys.v
