[2025-02-04 21:19:18.315520] |==============================================================================|
[2025-02-04 21:19:18.315657] |=========                      OpenRAM v1.2.48                       =========|
[2025-02-04 21:19:18.315719] |=========                                                            =========|
[2025-02-04 21:19:18.315764] |=========               VLSI Design and Automation Lab               =========|
[2025-02-04 21:19:18.315819] |=========        Computer Science and Engineering Department         =========|
[2025-02-04 21:19:18.315877] |=========            University of California Santa Cruz             =========|
[2025-02-04 21:19:18.315932] |=========                                                            =========|
[2025-02-04 21:19:18.315974] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-02-04 21:19:18.316027] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-02-04 21:19:18.316068] |=========                See LICENSE for license info                =========|
[2025-02-04 21:19:18.316110] |==============================================================================|
[2025-02-04 21:19:18.316156] ** Start: 02/04/2025 21:19:18
[2025-02-04 21:19:18.316200] Technology: freepdk45
[2025-02-04 21:19:18.316257] Total size: 1024 bits
[2025-02-04 21:19:18.316304] Word size: 4
Words: 32
Banks: 8
[2025-02-04 21:19:18.316375] RW ports: 1
R-only ports: 0
W-only ports: 0
[2025-02-04 21:19:18.316424] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-02-04 21:19:18.316469] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-02-04 21:19:18.316527] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-02-04 21:19:18.316592] Words per row: 8
[2025-02-04 21:19:18.316642] Output files are: 
[2025-02-04 21:19:18.316702] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.lvs
[2025-02-04 21:19:18.316745] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.sp
[2025-02-04 21:19:18.316787] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.v
[2025-02-04 21:19:18.316828] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.lib
[2025-02-04 21:19:18.316870] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.py
[2025-02-04 21:19:18.316912] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.html
[2025-02-04 21:19:18.316954] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.log
[2025-02-04 21:19:18.316996] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.lef
[2025-02-04 21:19:18.317037] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_4b_32_1rw_freepdk45.gds
