{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709897545130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709897545130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 04:32:25 2024 " "Processing started: Fri Mar 08 04:32:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709897545130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709897545130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_pv -c FSM_pv " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_pv -c FSM_pv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709897545131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709897545443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709897545443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/lab3/fsm.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/pknad/documents/eee333_verilog/lab3/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709897551413 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709897551413 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASCII27Seg " "Found entity 3: ASCII27Seg" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709897551413 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM_pv " "Found entity 4: FSM_pv" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709897551413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709897551413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_pv " "Elaborating entity \"FSM_pv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709897551439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM1\"" {  } { { "../FSM.sv" "FSM1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709897551444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII27Seg ASCII27Seg:ASEG0 " "Elaborating entity \"ASCII27Seg\" for hierarchy \"ASCII27Seg:ASEG0\"" {  } { { "../FSM.sv" "ASEG0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709897551445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[1\] GND " "Pin \"SEG1\[1\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[2\] GND " "Pin \"SEG1\[2\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[3\] GND " "Pin \"SEG1\[3\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[4\] GND " "Pin \"SEG1\[4\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[1\] VCC " "Pin \"SEG3\[1\]\" is stuck at VCC" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[2\] GND " "Pin \"SEG3\[2\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[6\] GND " "Pin \"SEG3\[6\]\" is stuck at GND" {  } { { "../FSM.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab3/FSM.sv" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709897551788 "|FSM_pv|SEG3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709897551788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709897551839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709897552228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709897552228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709897552275 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709897552275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709897552275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709897552275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709897552285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 04:32:32 2024 " "Processing ended: Fri Mar 08 04:32:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709897552285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709897552285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709897552285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709897552285 ""}
