[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3678171 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3678171 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3678171 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12671537 heartbeat IPC: 1.112 cumulative IPC: 1.112 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22630149 heartbeat IPC: 1.004 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33661812 heartbeat IPC: 0.9065 cumulative IPC: 1.001 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 38846160 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 38846160 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.03 instructions: 40000001 cycles: 38846160
CPU 0 Branch Prediction Accuracy: 96.25% MPKI: 10.46 Average ROB Occupancy at Mispredict: 36.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.912
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457629 HIT:     419903 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457629 HIT:     419903 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685173 HIT:     467497 MISS:     217676 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359565 HIT:     291999 MISS:      67566 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96857 HIT:       6468 MISS:      90389 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142887 HIT:     142578 MISS:        309 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85864 HIT:      26452 MISS:      59412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6749893 HIT:    6665176 MISS:      84717 MSHR_MERGE:      27609
cpu0->cpu0_L1I LOAD         ACCESS:    6749893 HIT:    6665176 MISS:      84717 MSHR_MERGE:      27609
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13125525 HIT:   12112314 MISS:    1013211 MSHR_MERGE:     528025
cpu0->cpu0_L1D LOAD         ACCESS:    8040110 HIT:    7510979 MISS:     529131 MSHR_MERGE:     226669
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991787 HIT:    4595170 MISS:     396617 MSHR_MERGE:     299757
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93628 HIT:       6165 MISS:      87463 MSHR_MERGE:       1599
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5771325 HIT:    5659335 MISS:     111990 MSHR_MERGE:      50815
cpu0->cpu0_ITLB LOAD         ACCESS:    5771325 HIT:    5659335 MISS:     111990 MSHR_MERGE:      50815
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.405 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12425396 HIT:   11706858 MISS:     718538 MSHR_MERGE:     322084
cpu0->cpu0_DTLB LOAD         ACCESS:   12425396 HIT:   11706858 MISS:     718538 MSHR_MERGE:     322084
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.03 cycles
cpu0->LLC TOTAL        ACCESS:     335264 HIT:     194437 MISS:     140827 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67566 HIT:      36534 MISS:      31032 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90389 HIT:      10906 MISS:      79483 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117897 HIT:     117815 MISS:         82 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59412 HIT:      29182 MISS:      30230 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1324
  ROW_BUFFER_MISS:     139414
  AVG DBUS CONGESTED CYCLE: 11.25
Channel 0 WQ ROW_BUFFER_HIT:      10895
  ROW_BUFFER_MISS:      73817
  FULL:          0
Channel 0 REFRESHES ISSUED:       3237
