
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004007                       # Number of seconds simulated
sim_ticks                                  4006560000                       # Number of ticks simulated
final_tick                                 4006560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93141                       # Simulator instruction rate (inst/s)
host_op_rate                                   143599                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25916173                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   154.60                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5366                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12858911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72856515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85715427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12858911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12858911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12858911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72856515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85715427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4006481500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.766328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   314.882663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.876807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          164     23.80%     23.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           88     12.77%     36.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41      5.95%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      5.95%     48.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119     17.27%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      3.05%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.03%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      3.92%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          174     25.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          689                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12858911.385328061879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 72856515.314883589745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25916750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    242737000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32194.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53220.13                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    168041250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               268653750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31315.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50065.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        85.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     746642.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         123542640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63914100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11193120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       347682900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       252624000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        624237900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1449461445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            361.772055                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3836189750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     25172000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      52260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2415958250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    657872000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      92801750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    762496000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1237170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16464840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             44071830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4007520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       165919590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        82798080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        813366300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1184062350                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            295.530917                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3898670750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8783500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3319212750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    215619500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76443500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    363880750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326341                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326341                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290270                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1396                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                352                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290270                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270632                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19638                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1831                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4869964                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110728                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           524                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            73                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626104                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8013121                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14501446                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326341                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272028                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6300680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6496                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           330                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1626061                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1197                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7956304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.813071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.476832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4319833     54.29%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   369733      4.65%     58.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115115      1.45%     60.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   175021      2.20%     62.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   258508      3.25%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   142694      1.79%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   308290      3.87%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   477501      6.00%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1789609     22.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7956304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040726                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.809713                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   634919                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4409752                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1554073                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1354312                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3248                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22353678                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3248                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1173923                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  168355                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2848                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2368545                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4239385                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22339526                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1353                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 318648                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3758967                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24327                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21670757                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48525343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24906997                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701251                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   157829                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 91                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6996164                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527015                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098391                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2085359                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22313717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  73                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22362761                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               837                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          113867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       156731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7956304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.810697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.083529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1175323     14.77%     14.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1267250     15.93%     30.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1499180     18.84%     49.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1212779     15.24%     64.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1130017     14.20%     78.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              823987     10.36%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              363964      4.57%     93.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              235405      2.96%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              248399      3.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7956304                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49755     66.56%     66.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2192      2.93%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.01%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            21598     28.89%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    665      0.89%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   421      0.56%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                76      0.10%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35609      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210837     32.24%     32.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1154      0.01%     32.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196849     18.77%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  394      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  823      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  965      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 601      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                219      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097268      9.38%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097359      9.38%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62989      0.28%     70.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13629      0.06%     70.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4546395     20.33%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097641      9.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22362761                       # Type of FU issued
system.cpu.iq.rate                           2.790768                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       74756                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003343                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22656218                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7461402                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7314893                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30101201                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966450                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949361                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7339405                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15062503                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16957                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7336                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        86372                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3248                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   77048                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 78971                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22313790                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               123                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527015                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    765                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 76238                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            976                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2847                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3823                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22355754                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4607735                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7007                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6718460                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313871                       # Number of branches executed
system.cpu.iew.exec_stores                    2110725                       # Number of stores executed
system.cpu.iew.exec_rate                     2.789893                       # Inst execution rate
system.cpu.iew.wb_sent                       22265819                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22264254                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13517249                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19210570                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.778475                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703636                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113923                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3080                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7939365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.796184                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.334996                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2675941     33.70%     33.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2539544     31.99%     65.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        41574      0.52%     66.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12671      0.16%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       297635      3.75%     70.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26860      0.34%     70.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       118437      1.49%     71.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       309869      3.90%     75.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1916834     24.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7939365                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1916834                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28336376                       # The number of ROB reads
system.cpu.rob.rob_writes                    44644805                       # The number of ROB writes
system.cpu.timesIdled                             508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.556491                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.556491                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.796973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.796973                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24961385                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956769                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688423                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851461                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577671                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774533                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7351011                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           994.845108                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6851437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             41006                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.083768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   994.845108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55133262                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55133262                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4703921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4703921                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106510                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6810431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6810431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6810431                       # number of overall hits
system.cpu.dcache.overall_hits::total         6810431                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          437                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76101                       # number of overall misses
system.cpu.dcache.overall_misses::total         76101                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1527356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1527356000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33360000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33360000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1560716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1560716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1560716000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1560716000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886532                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015831                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000207                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011051                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20186.032988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20186.032988                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76338.672769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76338.672769                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20508.482149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20508.482149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20508.482149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20508.482149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               517                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.580271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17915                       # number of writebacks
system.cpu.dcache.writebacks::total             17915                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35090                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35095                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35095                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40574                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          432                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        41006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        41006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41006                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    863470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    863470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32660500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32660500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    896130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    896130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    896130500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    896130500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21281.362449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21281.362449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75603.009259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75603.009259                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21853.643369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21853.643369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21853.643369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21853.643369                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21481                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.158499                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1992.348039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.158499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252938                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252938                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624940                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624940                       # number of overall hits
system.cpu.icache.overall_hits::total         1624940                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1121                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1121                       # number of overall misses
system.cpu.icache.overall_misses::total          1121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81846499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81846499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81846499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81846499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81846499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81846499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1626061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1626061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1626061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1626061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1626061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1626061                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73012.041927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73012.041927                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73012.041927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73012.041927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73012.041927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73012.041927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64065999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64065999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64065999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64065999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64065999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64065999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78512.253676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78512.253676                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78512.253676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78512.253676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78512.253676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78512.253676                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4423.665657                       # Cycle average of tags in use
system.l2.tags.total_refs                       81923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.267052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.197133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3676.468525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163757                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    660750                       # Number of tag accesses
system.l2.tags.data_accesses                   660750                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        17915                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17915                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36428                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36445                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36456                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data               36445                       # number of overall hits
system.l2.overall_hits::total                   36456                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4146                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5366                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5366                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31825000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62721000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62721000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    419478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    419478500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    451303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        514024500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62721000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    451303500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       514024500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        17915                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17915                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            41006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           41006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41822                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.960648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960648                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986520                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102184                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128306                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128306                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76686.746988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76686.746988                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77914.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77914.285714                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101176.676315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101176.676315                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77914.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98948.366586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95792.862467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77914.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98948.366586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95792.862467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4146                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5366                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    378018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    378018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    405693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    460364500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    405693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    460364500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.960648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102184                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128306                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128306                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66686.746988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66686.746988                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67914.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67914.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91176.676315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91176.676315                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67914.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88948.366586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85792.862467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67914.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88948.366586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85792.862467                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4951                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5366                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2683000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14632750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4006560000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40574                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3770944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3828928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011977                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41816     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58969500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61509000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
