

================================================================
== Vivado HLS Report for 'fir_top'
================================================================
* Date:           Thu Apr 15 12:40:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     5001|     5001| 20.004 us | 20.004 us |  5002|  5002| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |             |          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |   Instance  |  Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |dummy_be_U0  |dummy_be  |     5001|     5001| 20.004 us | 20.004 us |  5001|  5001|   none  |
        |dummy_fe_U0  |dummy_fe  |     5001|     5001| 20.004 us | 20.004 us |  5001|  5001|   none  |
        |run_U0       |run       |        9|        9| 36.000 ns | 36.000 ns |     9|     9|   none  |
        +-------------+----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      12|    -|
|FIFO             |        0|      -|      10|      80|    -|
|Instance         |        0|     48|     349|     463|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     48|     359|     555|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      8|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------+----------+---------+-------+-----+-----+-----+
    |   Instance  |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------+----------+---------+-------+-----+-----+-----+
    |dummy_be_U0  |dummy_be  |        0|      0|   68|  116|    0|
    |dummy_fe_U0  |dummy_fe  |        0|      0|   45|  134|    0|
    |run_U0       |run       |        0|     48|  236|  213|    0|
    +-------------+----------+---------+-------+-----+-----+-----+
    |Total        |          |        0|     48|  349|  463|    0|
    +-------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |fir_in_channel_U   |        0|  5|   0|    -|     1|   16|       16|
    |fir_out_channel_U  |        0|  5|   0|    -|     1|   40|       40|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 10|   0|    0|     2|   56|       56|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                   |    and   |      0|  0|   6|           1|           1|
    |dummy_fe_U0_start_full_n  |    and   |      0|  0|   6|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  12|           2|           2|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|din_i_V_dout     |  in |   16|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_empty_n  |  in |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_read     | out |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_q_V_dout     |  in |   16|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_empty_n  |  in |    1|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_read     | out |    1|   ap_fifo  |    din_q_V   |    pointer   |
|dout_i_V_din     | out |   40|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_full_n  |  in |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_write   | out |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_q_V_din     | out |   40|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_full_n  |  in |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_write   | out |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    fir_top   | return value |
+-----------------+-----+-----+------------+--------------+--------------+

