aag 252 3 50 1 199
2
4
6
8 1
10 115
12 127
14 133
16 139
18 145
20 151
22 157
24 163
26 169
28 175
30 181
32 187
34 193
36 199
38 205
40 211
42 217
44 223
46 229
48 235
50 241
52 247
54 253
56 259
58 265
60 271
62 279
64 287
66 295
68 303
70 311
72 319
74 327
76 335
78 343
80 351
82 359
84 367
86 375
88 383
90 391
92 399
94 407
96 415
98 423
100 431
102 439
104 447
106 455
504
108 7 8
110 2 108
112 10 109
114 111 113
116 2 11
118 108 116
120 58 118
122 12 119
124 121 123
126 8 124
128 12 118
130 14 119
132 129 131
134 14 118
136 16 119
138 135 137
140 16 118
142 18 119
144 141 143
146 18 118
148 20 119
150 147 149
152 20 118
154 22 119
156 153 155
158 22 118
160 24 119
162 159 161
164 24 118
166 26 119
168 165 167
170 26 118
172 28 119
174 171 173
176 28 118
178 30 119
180 177 179
182 30 118
184 32 119
186 183 185
188 32 118
190 34 119
192 189 191
194 34 118
196 36 119
198 195 197
200 36 118
202 38 119
204 201 203
206 38 118
208 40 119
210 207 209
212 40 118
214 42 119
216 213 215
218 42 118
220 44 119
222 219 221
224 44 118
226 46 119
228 225 227
230 46 118
232 48 119
234 231 233
236 48 118
238 50 119
240 237 239
242 50 118
244 52 119
246 243 245
248 52 118
250 54 119
252 249 251
254 54 118
256 56 119
258 255 257
260 56 118
262 58 119
264 261 263
266 4 128
268 60 129
270 267 269
272 62 129
274 4 134
276 135 272
278 275 277
280 64 129
282 4 140
284 141 280
286 283 285
288 66 129
290 4 146
292 147 288
294 291 293
296 68 129
298 4 152
300 153 296
302 299 301
304 70 129
306 4 158
308 159 304
310 307 309
312 72 129
314 4 164
316 165 312
318 315 317
320 74 129
322 4 170
324 171 320
326 323 325
328 76 129
330 4 176
332 177 328
334 331 333
336 78 129
338 4 182
340 183 336
342 339 341
344 80 129
346 4 188
348 189 344
350 347 349
352 82 129
354 4 194
356 195 352
358 355 357
360 84 129
362 4 200
364 201 360
366 363 365
368 86 129
370 4 206
372 207 368
374 371 373
376 88 129
378 4 212
380 213 376
382 379 381
384 90 129
386 4 218
388 219 384
390 387 389
392 92 129
394 4 224
396 225 392
398 395 397
400 94 129
402 4 230
404 231 400
406 403 405
408 96 129
410 4 236
412 237 408
414 411 413
416 98 129
418 4 242
420 243 416
422 419 421
424 100 129
426 4 248
428 249 424
430 427 429
432 102 129
434 4 254
436 255 432
438 435 437
440 104 129
442 4 260
444 261 440
446 443 445
448 106 129
450 4 120
452 121 448
454 451 453
456 12 108
458 60 63
460 64 67
462 68 70
464 73 74
466 76 78
468 80 82
470 84 87
472 89 91
474 93 94
476 97 98
478 101 102
480 105 107
482 458 460
484 462 464
486 466 468
488 470 472
490 474 476
492 478 480
494 482 484
496 486 488
498 490 492
500 494 496
502 498 500
504 456 502
i0 SCLK
i1 MOSI
i2 NOT_CS
l0 init
l1 prev_SCLK
l2 mask_0
l3 mask_1
l4 mask_2
l5 mask_3
l6 mask_4
l7 mask_5
l8 mask_6
l9 mask_7
l10 mask_8
l11 mask_9
l12 mask_10
l13 mask_11
l14 mask_12
l15 mask_13
l16 mask_14
l17 mask_15
l18 mask_16
l19 mask_17
l20 mask_18
l21 mask_19
l22 mask_20
l23 mask_21
l24 mask_22
l25 mask_23
l26 bit_0
l27 bit_1
l28 bit_2
l29 bit_3
l30 bit_4
l31 bit_5
l32 bit_6
l33 bit_7
l34 bit_8
l35 bit_9
l36 bit_10
l37 bit_11
l38 bit_12
l39 bit_13
l40 bit_14
l41 bit_15
l42 bit_16
l43 bit_17
l44 bit_18
l45 bit_19
l46 bit_20
l47 bit_21
l48 bit_22
l49 bit_23
o0 MISO
c
--------------------------------------------------------------------------------
This circuit implements a simplified Serial Peripheral Interface (SPI) sub that
repeatedly receives 24 bits of data from a SPI main and outputs the MISO signal.
The circuit sets MISO to high after receiving the bit sequence
101011011111100001010100 (the first 24 bits of Euler's number).
---
The circuit ignores any inputs during the first cycle and instead initializes
internal latches as necessary. Afterwards, NOT_CS must be set to low for the
circuit to become active. A single bit of data is received from MOSI during the
rising edge of SCLK. The internal buffer is reset after every 24 received bits.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is SATISFIABLE.
