// Auto-generated by OpenLane
module dig(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input trigger,
  output[7:0] counter_out
);
endmodule
