# Homework 03: Synchronizer VHDL

## Overview
A synchronizer implemented with two d-flipflops to address metastability was modeled in VHDL with a behavioral structure. It was tested using a provided self-checking testbench.

## Deliverables
![Successful transcript](/docs/assets/hw-03_test_passed_transcript.jpg)
![Output waveform](/docs/assets/hw-03_waveform.jpg)
