Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 06:54:29 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_drc -file lab9_drc_routed.rpt -pb lab9_drc_routed.pb -rpx lab9_drc_routed.rpx
| Design       : lab9
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1440
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1440       |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net password_buffer_reg[0][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][0]_LDC_i_1/O, cell password_buffer_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net password_buffer_reg[0][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][10]_LDC_i_1/O, cell password_buffer_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net password_buffer_reg[0][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][11]_LDC_i_1/O, cell password_buffer_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net password_buffer_reg[0][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][12]_LDC_i_1/O, cell password_buffer_reg[0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net password_buffer_reg[0][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][13]_LDC_i_1/O, cell password_buffer_reg[0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net password_buffer_reg[0][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][14]_LDC_i_1/O, cell password_buffer_reg[0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net password_buffer_reg[0][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][15]_LDC_i_1/O, cell password_buffer_reg[0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net password_buffer_reg[0][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][16]_LDC_i_1/O, cell password_buffer_reg[0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net password_buffer_reg[0][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][17]_LDC_i_1/O, cell password_buffer_reg[0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net password_buffer_reg[0][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][18]_LDC_i_1/O, cell password_buffer_reg[0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net password_buffer_reg[0][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][19]_LDC_i_1/O, cell password_buffer_reg[0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net password_buffer_reg[0][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][1]_LDC_i_1/O, cell password_buffer_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net password_buffer_reg[0][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][20]_LDC_i_1/O, cell password_buffer_reg[0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net password_buffer_reg[0][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][21]_LDC_i_1/O, cell password_buffer_reg[0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net password_buffer_reg[0][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][22]_LDC_i_1/O, cell password_buffer_reg[0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net password_buffer_reg[0][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][23]_LDC_i_1/O, cell password_buffer_reg[0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net password_buffer_reg[0][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][24]_LDC_i_1/O, cell password_buffer_reg[0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net password_buffer_reg[0][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][25]_LDC_i_1/O, cell password_buffer_reg[0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net password_buffer_reg[0][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][26]_LDC_i_1/O, cell password_buffer_reg[0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net password_buffer_reg[0][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][27]_LDC_i_1/O, cell password_buffer_reg[0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net password_buffer_reg[0][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][28]_LDC_i_1/O, cell password_buffer_reg[0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net password_buffer_reg[0][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][29]_LDC_i_1/O, cell password_buffer_reg[0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net password_buffer_reg[0][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][2]_LDC_i_1/O, cell password_buffer_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net password_buffer_reg[0][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][30]_LDC_i_1/O, cell password_buffer_reg[0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net password_buffer_reg[0][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][31]_LDC_i_1/O, cell password_buffer_reg[0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net password_buffer_reg[0][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][32]_LDC_i_1/O, cell password_buffer_reg[0][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net password_buffer_reg[0][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][33]_LDC_i_1/O, cell password_buffer_reg[0][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net password_buffer_reg[0][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][34]_LDC_i_1/O, cell password_buffer_reg[0][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net password_buffer_reg[0][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][35]_LDC_i_1/O, cell password_buffer_reg[0][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net password_buffer_reg[0][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][36]_LDC_i_1/O, cell password_buffer_reg[0][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net password_buffer_reg[0][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][37]_LDC_i_1/O, cell password_buffer_reg[0][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net password_buffer_reg[0][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][38]_LDC_i_1/O, cell password_buffer_reg[0][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net password_buffer_reg[0][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][39]_LDC_i_1/O, cell password_buffer_reg[0][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net password_buffer_reg[0][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][3]_LDC_i_1/O, cell password_buffer_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net password_buffer_reg[0][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][40]_LDC_i_1/O, cell password_buffer_reg[0][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net password_buffer_reg[0][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][41]_LDC_i_1/O, cell password_buffer_reg[0][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net password_buffer_reg[0][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][42]_LDC_i_1/O, cell password_buffer_reg[0][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net password_buffer_reg[0][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][43]_LDC_i_1/O, cell password_buffer_reg[0][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net password_buffer_reg[0][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][44]_LDC_i_1/O, cell password_buffer_reg[0][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net password_buffer_reg[0][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][45]_LDC_i_1/O, cell password_buffer_reg[0][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net password_buffer_reg[0][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][46]_LDC_i_1/O, cell password_buffer_reg[0][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net password_buffer_reg[0][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][47]_LDC_i_1/O, cell password_buffer_reg[0][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net password_buffer_reg[0][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][48]_LDC_i_1/O, cell password_buffer_reg[0][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net password_buffer_reg[0][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][49]_LDC_i_1/O, cell password_buffer_reg[0][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net password_buffer_reg[0][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][4]_LDC_i_1/O, cell password_buffer_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net password_buffer_reg[0][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][50]_LDC_i_1/O, cell password_buffer_reg[0][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net password_buffer_reg[0][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][51]_LDC_i_1/O, cell password_buffer_reg[0][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net password_buffer_reg[0][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][52]_LDC_i_1/O, cell password_buffer_reg[0][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net password_buffer_reg[0][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][53]_LDC_i_1/O, cell password_buffer_reg[0][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net password_buffer_reg[0][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][54]_LDC_i_1/O, cell password_buffer_reg[0][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net password_buffer_reg[0][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][55]_LDC_i_1/O, cell password_buffer_reg[0][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net password_buffer_reg[0][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][56]_LDC_i_1/O, cell password_buffer_reg[0][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net password_buffer_reg[0][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][57]_LDC_i_1/O, cell password_buffer_reg[0][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net password_buffer_reg[0][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][58]_LDC_i_1/O, cell password_buffer_reg[0][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net password_buffer_reg[0][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][59]_LDC_i_1/O, cell password_buffer_reg[0][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net password_buffer_reg[0][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][5]_LDC_i_1/O, cell password_buffer_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net password_buffer_reg[0][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][60]_LDC_i_1/O, cell password_buffer_reg[0][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net password_buffer_reg[0][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][61]_LDC_i_1/O, cell password_buffer_reg[0][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net password_buffer_reg[0][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][62]_LDC_i_1/O, cell password_buffer_reg[0][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net password_buffer_reg[0][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][63]_LDC_i_1/O, cell password_buffer_reg[0][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net password_buffer_reg[0][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][64]_LDC_i_1/O, cell password_buffer_reg[0][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net password_buffer_reg[0][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][65]_LDC_i_1/O, cell password_buffer_reg[0][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net password_buffer_reg[0][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][66]_LDC_i_1/O, cell password_buffer_reg[0][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net password_buffer_reg[0][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][67]_LDC_i_1/O, cell password_buffer_reg[0][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net password_buffer_reg[0][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][68]_LDC_i_1/O, cell password_buffer_reg[0][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net password_buffer_reg[0][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][69]_LDC_i_1/O, cell password_buffer_reg[0][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net password_buffer_reg[0][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][6]_LDC_i_1/O, cell password_buffer_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net password_buffer_reg[0][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][70]_LDC_i_1/O, cell password_buffer_reg[0][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net password_buffer_reg[0][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][71]_LDC_i_1/O, cell password_buffer_reg[0][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net password_buffer_reg[0][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][7]_LDC_i_1/O, cell password_buffer_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net password_buffer_reg[0][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][8]_LDC_i_1/O, cell password_buffer_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net password_buffer_reg[0][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[0][9]_LDC_i_1/O, cell password_buffer_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net password_buffer_reg[1][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][0]_LDC_i_1/O, cell password_buffer_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net password_buffer_reg[1][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][10]_LDC_i_1/O, cell password_buffer_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net password_buffer_reg[1][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][11]_LDC_i_1/O, cell password_buffer_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net password_buffer_reg[1][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][12]_LDC_i_1/O, cell password_buffer_reg[1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net password_buffer_reg[1][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][13]_LDC_i_1/O, cell password_buffer_reg[1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net password_buffer_reg[1][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][14]_LDC_i_1/O, cell password_buffer_reg[1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net password_buffer_reg[1][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][15]_LDC_i_1/O, cell password_buffer_reg[1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net password_buffer_reg[1][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][16]_LDC_i_1/O, cell password_buffer_reg[1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net password_buffer_reg[1][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][17]_LDC_i_1/O, cell password_buffer_reg[1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net password_buffer_reg[1][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][18]_LDC_i_1/O, cell password_buffer_reg[1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net password_buffer_reg[1][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][19]_LDC_i_1/O, cell password_buffer_reg[1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net password_buffer_reg[1][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][1]_LDC_i_1/O, cell password_buffer_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net password_buffer_reg[1][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][20]_LDC_i_1/O, cell password_buffer_reg[1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net password_buffer_reg[1][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][21]_LDC_i_1/O, cell password_buffer_reg[1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net password_buffer_reg[1][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][22]_LDC_i_1/O, cell password_buffer_reg[1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net password_buffer_reg[1][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][23]_LDC_i_1/O, cell password_buffer_reg[1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net password_buffer_reg[1][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][24]_LDC_i_1/O, cell password_buffer_reg[1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net password_buffer_reg[1][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][25]_LDC_i_1/O, cell password_buffer_reg[1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net password_buffer_reg[1][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][26]_LDC_i_1/O, cell password_buffer_reg[1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net password_buffer_reg[1][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][27]_LDC_i_1/O, cell password_buffer_reg[1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net password_buffer_reg[1][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][28]_LDC_i_1/O, cell password_buffer_reg[1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net password_buffer_reg[1][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][29]_LDC_i_1/O, cell password_buffer_reg[1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net password_buffer_reg[1][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][2]_LDC_i_1/O, cell password_buffer_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net password_buffer_reg[1][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][30]_LDC_i_1/O, cell password_buffer_reg[1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net password_buffer_reg[1][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][31]_LDC_i_1/O, cell password_buffer_reg[1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net password_buffer_reg[1][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][32]_LDC_i_1/O, cell password_buffer_reg[1][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net password_buffer_reg[1][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][33]_LDC_i_1/O, cell password_buffer_reg[1][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net password_buffer_reg[1][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][34]_LDC_i_1/O, cell password_buffer_reg[1][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net password_buffer_reg[1][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][35]_LDC_i_1/O, cell password_buffer_reg[1][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net password_buffer_reg[1][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][36]_LDC_i_1/O, cell password_buffer_reg[1][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net password_buffer_reg[1][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][37]_LDC_i_1/O, cell password_buffer_reg[1][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net password_buffer_reg[1][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][38]_LDC_i_1/O, cell password_buffer_reg[1][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net password_buffer_reg[1][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][39]_LDC_i_1/O, cell password_buffer_reg[1][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net password_buffer_reg[1][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][3]_LDC_i_1/O, cell password_buffer_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net password_buffer_reg[1][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][40]_LDC_i_1/O, cell password_buffer_reg[1][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net password_buffer_reg[1][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][41]_LDC_i_1/O, cell password_buffer_reg[1][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net password_buffer_reg[1][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][42]_LDC_i_1/O, cell password_buffer_reg[1][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net password_buffer_reg[1][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][43]_LDC_i_1/O, cell password_buffer_reg[1][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net password_buffer_reg[1][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][44]_LDC_i_1/O, cell password_buffer_reg[1][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net password_buffer_reg[1][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][45]_LDC_i_1/O, cell password_buffer_reg[1][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net password_buffer_reg[1][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][46]_LDC_i_1/O, cell password_buffer_reg[1][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net password_buffer_reg[1][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][47]_LDC_i_1/O, cell password_buffer_reg[1][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net password_buffer_reg[1][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][48]_LDC_i_1/O, cell password_buffer_reg[1][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net password_buffer_reg[1][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][49]_LDC_i_1/O, cell password_buffer_reg[1][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net password_buffer_reg[1][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][4]_LDC_i_1/O, cell password_buffer_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net password_buffer_reg[1][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][50]_LDC_i_1/O, cell password_buffer_reg[1][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net password_buffer_reg[1][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][51]_LDC_i_1/O, cell password_buffer_reg[1][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net password_buffer_reg[1][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][52]_LDC_i_1/O, cell password_buffer_reg[1][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net password_buffer_reg[1][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][53]_LDC_i_1/O, cell password_buffer_reg[1][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net password_buffer_reg[1][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][54]_LDC_i_1/O, cell password_buffer_reg[1][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net password_buffer_reg[1][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][55]_LDC_i_1/O, cell password_buffer_reg[1][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net password_buffer_reg[1][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][56]_LDC_i_1/O, cell password_buffer_reg[1][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net password_buffer_reg[1][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][57]_LDC_i_1/O, cell password_buffer_reg[1][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net password_buffer_reg[1][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][58]_LDC_i_1/O, cell password_buffer_reg[1][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net password_buffer_reg[1][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][59]_LDC_i_1/O, cell password_buffer_reg[1][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net password_buffer_reg[1][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][5]_LDC_i_1/O, cell password_buffer_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net password_buffer_reg[1][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][60]_LDC_i_1/O, cell password_buffer_reg[1][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net password_buffer_reg[1][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][61]_LDC_i_1/O, cell password_buffer_reg[1][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net password_buffer_reg[1][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][62]_LDC_i_1/O, cell password_buffer_reg[1][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net password_buffer_reg[1][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][63]_LDC_i_1/O, cell password_buffer_reg[1][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net password_buffer_reg[1][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][64]_LDC_i_1/O, cell password_buffer_reg[1][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net password_buffer_reg[1][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][65]_LDC_i_1/O, cell password_buffer_reg[1][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net password_buffer_reg[1][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][66]_LDC_i_1/O, cell password_buffer_reg[1][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net password_buffer_reg[1][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][67]_LDC_i_1/O, cell password_buffer_reg[1][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net password_buffer_reg[1][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][68]_LDC_i_1/O, cell password_buffer_reg[1][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net password_buffer_reg[1][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][69]_LDC_i_1/O, cell password_buffer_reg[1][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net password_buffer_reg[1][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][6]_LDC_i_1/O, cell password_buffer_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net password_buffer_reg[1][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][70]_LDC_i_1/O, cell password_buffer_reg[1][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net password_buffer_reg[1][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][71]_LDC_i_1/O, cell password_buffer_reg[1][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net password_buffer_reg[1][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][7]_LDC_i_1/O, cell password_buffer_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net password_buffer_reg[1][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][8]_LDC_i_1/O, cell password_buffer_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net password_buffer_reg[1][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[1][9]_LDC_i_1/O, cell password_buffer_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net password_buffer_reg[2][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][0]_LDC_i_1/O, cell password_buffer_reg[2][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net password_buffer_reg[2][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][10]_LDC_i_1/O, cell password_buffer_reg[2][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net password_buffer_reg[2][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][11]_LDC_i_1/O, cell password_buffer_reg[2][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net password_buffer_reg[2][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][12]_LDC_i_1/O, cell password_buffer_reg[2][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net password_buffer_reg[2][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][13]_LDC_i_1/O, cell password_buffer_reg[2][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net password_buffer_reg[2][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][14]_LDC_i_1/O, cell password_buffer_reg[2][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net password_buffer_reg[2][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][15]_LDC_i_1/O, cell password_buffer_reg[2][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net password_buffer_reg[2][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][16]_LDC_i_1/O, cell password_buffer_reg[2][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net password_buffer_reg[2][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][17]_LDC_i_1/O, cell password_buffer_reg[2][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net password_buffer_reg[2][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][18]_LDC_i_1/O, cell password_buffer_reg[2][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net password_buffer_reg[2][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][19]_LDC_i_1/O, cell password_buffer_reg[2][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net password_buffer_reg[2][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][1]_LDC_i_1/O, cell password_buffer_reg[2][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net password_buffer_reg[2][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][20]_LDC_i_1/O, cell password_buffer_reg[2][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net password_buffer_reg[2][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][21]_LDC_i_1/O, cell password_buffer_reg[2][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net password_buffer_reg[2][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][22]_LDC_i_1/O, cell password_buffer_reg[2][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net password_buffer_reg[2][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][23]_LDC_i_1/O, cell password_buffer_reg[2][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net password_buffer_reg[2][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][24]_LDC_i_1/O, cell password_buffer_reg[2][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net password_buffer_reg[2][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][25]_LDC_i_1/O, cell password_buffer_reg[2][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net password_buffer_reg[2][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][26]_LDC_i_1/O, cell password_buffer_reg[2][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net password_buffer_reg[2][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][27]_LDC_i_1/O, cell password_buffer_reg[2][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net password_buffer_reg[2][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][28]_LDC_i_1/O, cell password_buffer_reg[2][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net password_buffer_reg[2][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][29]_LDC_i_1/O, cell password_buffer_reg[2][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net password_buffer_reg[2][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][2]_LDC_i_1/O, cell password_buffer_reg[2][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net password_buffer_reg[2][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][30]_LDC_i_1/O, cell password_buffer_reg[2][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net password_buffer_reg[2][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][31]_LDC_i_1/O, cell password_buffer_reg[2][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net password_buffer_reg[2][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][32]_LDC_i_1/O, cell password_buffer_reg[2][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net password_buffer_reg[2][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][33]_LDC_i_1/O, cell password_buffer_reg[2][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net password_buffer_reg[2][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][34]_LDC_i_1/O, cell password_buffer_reg[2][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net password_buffer_reg[2][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][35]_LDC_i_1/O, cell password_buffer_reg[2][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net password_buffer_reg[2][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][36]_LDC_i_1/O, cell password_buffer_reg[2][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net password_buffer_reg[2][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][37]_LDC_i_1/O, cell password_buffer_reg[2][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net password_buffer_reg[2][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][38]_LDC_i_1/O, cell password_buffer_reg[2][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net password_buffer_reg[2][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][39]_LDC_i_1/O, cell password_buffer_reg[2][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net password_buffer_reg[2][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][3]_LDC_i_1/O, cell password_buffer_reg[2][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net password_buffer_reg[2][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][40]_LDC_i_1/O, cell password_buffer_reg[2][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net password_buffer_reg[2][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][41]_LDC_i_1/O, cell password_buffer_reg[2][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net password_buffer_reg[2][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][42]_LDC_i_1/O, cell password_buffer_reg[2][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net password_buffer_reg[2][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][43]_LDC_i_1/O, cell password_buffer_reg[2][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net password_buffer_reg[2][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][44]_LDC_i_1/O, cell password_buffer_reg[2][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net password_buffer_reg[2][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][45]_LDC_i_1/O, cell password_buffer_reg[2][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net password_buffer_reg[2][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][46]_LDC_i_1/O, cell password_buffer_reg[2][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net password_buffer_reg[2][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][47]_LDC_i_1/O, cell password_buffer_reg[2][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net password_buffer_reg[2][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][48]_LDC_i_1/O, cell password_buffer_reg[2][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net password_buffer_reg[2][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][49]_LDC_i_1/O, cell password_buffer_reg[2][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net password_buffer_reg[2][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][4]_LDC_i_1/O, cell password_buffer_reg[2][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net password_buffer_reg[2][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][50]_LDC_i_1/O, cell password_buffer_reg[2][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net password_buffer_reg[2][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][51]_LDC_i_1/O, cell password_buffer_reg[2][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net password_buffer_reg[2][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][52]_LDC_i_1/O, cell password_buffer_reg[2][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net password_buffer_reg[2][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][53]_LDC_i_1/O, cell password_buffer_reg[2][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net password_buffer_reg[2][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][54]_LDC_i_1/O, cell password_buffer_reg[2][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net password_buffer_reg[2][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][55]_LDC_i_1/O, cell password_buffer_reg[2][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net password_buffer_reg[2][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][56]_LDC_i_1/O, cell password_buffer_reg[2][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net password_buffer_reg[2][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][57]_LDC_i_1/O, cell password_buffer_reg[2][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net password_buffer_reg[2][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][58]_LDC_i_1/O, cell password_buffer_reg[2][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net password_buffer_reg[2][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][59]_LDC_i_1/O, cell password_buffer_reg[2][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net password_buffer_reg[2][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][5]_LDC_i_1/O, cell password_buffer_reg[2][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net password_buffer_reg[2][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][60]_LDC_i_1/O, cell password_buffer_reg[2][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net password_buffer_reg[2][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][61]_LDC_i_1/O, cell password_buffer_reg[2][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net password_buffer_reg[2][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][62]_LDC_i_1/O, cell password_buffer_reg[2][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net password_buffer_reg[2][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][63]_LDC_i_1/O, cell password_buffer_reg[2][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net password_buffer_reg[2][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][64]_LDC_i_1/O, cell password_buffer_reg[2][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net password_buffer_reg[2][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][65]_LDC_i_1/O, cell password_buffer_reg[2][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net password_buffer_reg[2][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][66]_LDC_i_1/O, cell password_buffer_reg[2][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net password_buffer_reg[2][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][67]_LDC_i_1/O, cell password_buffer_reg[2][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net password_buffer_reg[2][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][68]_LDC_i_1/O, cell password_buffer_reg[2][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net password_buffer_reg[2][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][69]_LDC_i_1/O, cell password_buffer_reg[2][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net password_buffer_reg[2][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][6]_LDC_i_1/O, cell password_buffer_reg[2][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net password_buffer_reg[2][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][70]_LDC_i_1/O, cell password_buffer_reg[2][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net password_buffer_reg[2][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][71]_LDC_i_1/O, cell password_buffer_reg[2][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net password_buffer_reg[2][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][7]_LDC_i_1/O, cell password_buffer_reg[2][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net password_buffer_reg[2][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][8]_LDC_i_1/O, cell password_buffer_reg[2][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net password_buffer_reg[2][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[2][9]_LDC_i_1/O, cell password_buffer_reg[2][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net password_buffer_reg[3][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][0]_LDC_i_1/O, cell password_buffer_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net password_buffer_reg[3][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][10]_LDC_i_1/O, cell password_buffer_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net password_buffer_reg[3][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][11]_LDC_i_1/O, cell password_buffer_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net password_buffer_reg[3][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][12]_LDC_i_1/O, cell password_buffer_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net password_buffer_reg[3][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][13]_LDC_i_1/O, cell password_buffer_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net password_buffer_reg[3][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][14]_LDC_i_1/O, cell password_buffer_reg[3][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net password_buffer_reg[3][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][15]_LDC_i_1/O, cell password_buffer_reg[3][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net password_buffer_reg[3][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][16]_LDC_i_1/O, cell password_buffer_reg[3][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net password_buffer_reg[3][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][17]_LDC_i_1/O, cell password_buffer_reg[3][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net password_buffer_reg[3][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][18]_LDC_i_1/O, cell password_buffer_reg[3][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net password_buffer_reg[3][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][19]_LDC_i_1/O, cell password_buffer_reg[3][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net password_buffer_reg[3][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][1]_LDC_i_1/O, cell password_buffer_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net password_buffer_reg[3][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][20]_LDC_i_1/O, cell password_buffer_reg[3][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net password_buffer_reg[3][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][21]_LDC_i_1/O, cell password_buffer_reg[3][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net password_buffer_reg[3][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][22]_LDC_i_1/O, cell password_buffer_reg[3][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net password_buffer_reg[3][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][23]_LDC_i_1/O, cell password_buffer_reg[3][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net password_buffer_reg[3][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][24]_LDC_i_1/O, cell password_buffer_reg[3][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net password_buffer_reg[3][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][25]_LDC_i_1/O, cell password_buffer_reg[3][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net password_buffer_reg[3][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][26]_LDC_i_1/O, cell password_buffer_reg[3][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net password_buffer_reg[3][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][27]_LDC_i_1/O, cell password_buffer_reg[3][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net password_buffer_reg[3][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][28]_LDC_i_1/O, cell password_buffer_reg[3][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net password_buffer_reg[3][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][29]_LDC_i_1/O, cell password_buffer_reg[3][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net password_buffer_reg[3][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][2]_LDC_i_1/O, cell password_buffer_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net password_buffer_reg[3][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][30]_LDC_i_1/O, cell password_buffer_reg[3][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net password_buffer_reg[3][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][31]_LDC_i_1/O, cell password_buffer_reg[3][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net password_buffer_reg[3][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][32]_LDC_i_1/O, cell password_buffer_reg[3][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net password_buffer_reg[3][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][33]_LDC_i_1/O, cell password_buffer_reg[3][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net password_buffer_reg[3][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][34]_LDC_i_1/O, cell password_buffer_reg[3][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net password_buffer_reg[3][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][35]_LDC_i_1/O, cell password_buffer_reg[3][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net password_buffer_reg[3][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][36]_LDC_i_1/O, cell password_buffer_reg[3][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net password_buffer_reg[3][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][37]_LDC_i_1/O, cell password_buffer_reg[3][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net password_buffer_reg[3][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][38]_LDC_i_1/O, cell password_buffer_reg[3][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net password_buffer_reg[3][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][39]_LDC_i_1/O, cell password_buffer_reg[3][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net password_buffer_reg[3][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][3]_LDC_i_1/O, cell password_buffer_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net password_buffer_reg[3][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][40]_LDC_i_1/O, cell password_buffer_reg[3][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net password_buffer_reg[3][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][41]_LDC_i_1/O, cell password_buffer_reg[3][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net password_buffer_reg[3][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][42]_LDC_i_1/O, cell password_buffer_reg[3][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net password_buffer_reg[3][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][43]_LDC_i_1/O, cell password_buffer_reg[3][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net password_buffer_reg[3][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][44]_LDC_i_1/O, cell password_buffer_reg[3][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net password_buffer_reg[3][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][45]_LDC_i_1/O, cell password_buffer_reg[3][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net password_buffer_reg[3][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][46]_LDC_i_1/O, cell password_buffer_reg[3][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net password_buffer_reg[3][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][47]_LDC_i_1/O, cell password_buffer_reg[3][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net password_buffer_reg[3][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][48]_LDC_i_1/O, cell password_buffer_reg[3][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net password_buffer_reg[3][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][49]_LDC_i_1/O, cell password_buffer_reg[3][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net password_buffer_reg[3][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][4]_LDC_i_1/O, cell password_buffer_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net password_buffer_reg[3][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][50]_LDC_i_1/O, cell password_buffer_reg[3][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net password_buffer_reg[3][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][51]_LDC_i_1/O, cell password_buffer_reg[3][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net password_buffer_reg[3][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][52]_LDC_i_1/O, cell password_buffer_reg[3][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net password_buffer_reg[3][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][53]_LDC_i_1/O, cell password_buffer_reg[3][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net password_buffer_reg[3][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][54]_LDC_i_1/O, cell password_buffer_reg[3][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net password_buffer_reg[3][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][55]_LDC_i_1/O, cell password_buffer_reg[3][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net password_buffer_reg[3][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][56]_LDC_i_1/O, cell password_buffer_reg[3][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net password_buffer_reg[3][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][57]_LDC_i_1/O, cell password_buffer_reg[3][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net password_buffer_reg[3][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][58]_LDC_i_1/O, cell password_buffer_reg[3][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net password_buffer_reg[3][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][59]_LDC_i_1/O, cell password_buffer_reg[3][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net password_buffer_reg[3][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][5]_LDC_i_1/O, cell password_buffer_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net password_buffer_reg[3][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][60]_LDC_i_1/O, cell password_buffer_reg[3][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net password_buffer_reg[3][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][61]_LDC_i_1/O, cell password_buffer_reg[3][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net password_buffer_reg[3][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][62]_LDC_i_1/O, cell password_buffer_reg[3][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net password_buffer_reg[3][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][63]_LDC_i_1/O, cell password_buffer_reg[3][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net password_buffer_reg[3][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][64]_LDC_i_1/O, cell password_buffer_reg[3][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net password_buffer_reg[3][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][65]_LDC_i_1/O, cell password_buffer_reg[3][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net password_buffer_reg[3][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][66]_LDC_i_1/O, cell password_buffer_reg[3][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net password_buffer_reg[3][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][67]_LDC_i_1/O, cell password_buffer_reg[3][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net password_buffer_reg[3][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][68]_LDC_i_1/O, cell password_buffer_reg[3][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net password_buffer_reg[3][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][69]_LDC_i_1/O, cell password_buffer_reg[3][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net password_buffer_reg[3][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][6]_LDC_i_1/O, cell password_buffer_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net password_buffer_reg[3][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][70]_LDC_i_1/O, cell password_buffer_reg[3][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net password_buffer_reg[3][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][71]_LDC_i_1/O, cell password_buffer_reg[3][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net password_buffer_reg[3][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][7]_LDC_i_1/O, cell password_buffer_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net password_buffer_reg[3][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][8]_LDC_i_1/O, cell password_buffer_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net password_buffer_reg[3][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[3][9]_LDC_i_1/O, cell password_buffer_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net password_buffer_reg[4][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][0]_LDC_i_1/O, cell password_buffer_reg[4][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net password_buffer_reg[4][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][10]_LDC_i_1/O, cell password_buffer_reg[4][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net password_buffer_reg[4][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][11]_LDC_i_1/O, cell password_buffer_reg[4][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net password_buffer_reg[4][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][12]_LDC_i_1/O, cell password_buffer_reg[4][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net password_buffer_reg[4][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][13]_LDC_i_1/O, cell password_buffer_reg[4][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net password_buffer_reg[4][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][14]_LDC_i_1/O, cell password_buffer_reg[4][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net password_buffer_reg[4][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][15]_LDC_i_1/O, cell password_buffer_reg[4][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net password_buffer_reg[4][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][16]_LDC_i_1/O, cell password_buffer_reg[4][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net password_buffer_reg[4][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][17]_LDC_i_1/O, cell password_buffer_reg[4][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net password_buffer_reg[4][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][18]_LDC_i_1/O, cell password_buffer_reg[4][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net password_buffer_reg[4][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][19]_LDC_i_1/O, cell password_buffer_reg[4][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net password_buffer_reg[4][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][1]_LDC_i_1/O, cell password_buffer_reg[4][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net password_buffer_reg[4][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][20]_LDC_i_1/O, cell password_buffer_reg[4][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net password_buffer_reg[4][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][21]_LDC_i_1/O, cell password_buffer_reg[4][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net password_buffer_reg[4][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][22]_LDC_i_1/O, cell password_buffer_reg[4][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net password_buffer_reg[4][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][23]_LDC_i_1/O, cell password_buffer_reg[4][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net password_buffer_reg[4][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][24]_LDC_i_1/O, cell password_buffer_reg[4][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net password_buffer_reg[4][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][25]_LDC_i_1/O, cell password_buffer_reg[4][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net password_buffer_reg[4][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][26]_LDC_i_1/O, cell password_buffer_reg[4][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net password_buffer_reg[4][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][27]_LDC_i_1/O, cell password_buffer_reg[4][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net password_buffer_reg[4][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][28]_LDC_i_1/O, cell password_buffer_reg[4][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net password_buffer_reg[4][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][29]_LDC_i_1/O, cell password_buffer_reg[4][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net password_buffer_reg[4][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][2]_LDC_i_1/O, cell password_buffer_reg[4][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net password_buffer_reg[4][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][30]_LDC_i_1/O, cell password_buffer_reg[4][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net password_buffer_reg[4][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][31]_LDC_i_1/O, cell password_buffer_reg[4][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net password_buffer_reg[4][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][32]_LDC_i_1/O, cell password_buffer_reg[4][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net password_buffer_reg[4][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][33]_LDC_i_1/O, cell password_buffer_reg[4][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net password_buffer_reg[4][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][34]_LDC_i_1/O, cell password_buffer_reg[4][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net password_buffer_reg[4][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][35]_LDC_i_1/O, cell password_buffer_reg[4][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net password_buffer_reg[4][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][36]_LDC_i_1/O, cell password_buffer_reg[4][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net password_buffer_reg[4][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][37]_LDC_i_1/O, cell password_buffer_reg[4][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net password_buffer_reg[4][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][38]_LDC_i_1/O, cell password_buffer_reg[4][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net password_buffer_reg[4][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][39]_LDC_i_1/O, cell password_buffer_reg[4][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net password_buffer_reg[4][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][3]_LDC_i_1/O, cell password_buffer_reg[4][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net password_buffer_reg[4][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][40]_LDC_i_1/O, cell password_buffer_reg[4][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net password_buffer_reg[4][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][41]_LDC_i_1/O, cell password_buffer_reg[4][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net password_buffer_reg[4][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][42]_LDC_i_1/O, cell password_buffer_reg[4][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net password_buffer_reg[4][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][43]_LDC_i_1/O, cell password_buffer_reg[4][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net password_buffer_reg[4][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][44]_LDC_i_1/O, cell password_buffer_reg[4][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net password_buffer_reg[4][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][45]_LDC_i_1/O, cell password_buffer_reg[4][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net password_buffer_reg[4][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][46]_LDC_i_1/O, cell password_buffer_reg[4][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net password_buffer_reg[4][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][47]_LDC_i_1/O, cell password_buffer_reg[4][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net password_buffer_reg[4][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][48]_LDC_i_1/O, cell password_buffer_reg[4][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net password_buffer_reg[4][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][49]_LDC_i_1/O, cell password_buffer_reg[4][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net password_buffer_reg[4][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][4]_LDC_i_1/O, cell password_buffer_reg[4][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net password_buffer_reg[4][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][50]_LDC_i_1/O, cell password_buffer_reg[4][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net password_buffer_reg[4][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][51]_LDC_i_1/O, cell password_buffer_reg[4][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net password_buffer_reg[4][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][52]_LDC_i_1/O, cell password_buffer_reg[4][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net password_buffer_reg[4][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][53]_LDC_i_1/O, cell password_buffer_reg[4][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net password_buffer_reg[4][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][54]_LDC_i_1/O, cell password_buffer_reg[4][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net password_buffer_reg[4][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][55]_LDC_i_1/O, cell password_buffer_reg[4][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net password_buffer_reg[4][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][56]_LDC_i_1/O, cell password_buffer_reg[4][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net password_buffer_reg[4][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][57]_LDC_i_1/O, cell password_buffer_reg[4][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net password_buffer_reg[4][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][58]_LDC_i_1/O, cell password_buffer_reg[4][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net password_buffer_reg[4][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][59]_LDC_i_1/O, cell password_buffer_reg[4][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net password_buffer_reg[4][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][5]_LDC_i_1/O, cell password_buffer_reg[4][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net password_buffer_reg[4][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][60]_LDC_i_1/O, cell password_buffer_reg[4][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net password_buffer_reg[4][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][61]_LDC_i_1/O, cell password_buffer_reg[4][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net password_buffer_reg[4][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][62]_LDC_i_1/O, cell password_buffer_reg[4][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net password_buffer_reg[4][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][63]_LDC_i_1/O, cell password_buffer_reg[4][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net password_buffer_reg[4][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][64]_LDC_i_1/O, cell password_buffer_reg[4][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net password_buffer_reg[4][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][65]_LDC_i_1/O, cell password_buffer_reg[4][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net password_buffer_reg[4][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][66]_LDC_i_1/O, cell password_buffer_reg[4][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net password_buffer_reg[4][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][67]_LDC_i_1/O, cell password_buffer_reg[4][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net password_buffer_reg[4][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][68]_LDC_i_1/O, cell password_buffer_reg[4][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net password_buffer_reg[4][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][69]_LDC_i_1/O, cell password_buffer_reg[4][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net password_buffer_reg[4][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][6]_LDC_i_1/O, cell password_buffer_reg[4][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net password_buffer_reg[4][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][70]_LDC_i_1/O, cell password_buffer_reg[4][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net password_buffer_reg[4][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][71]_LDC_i_1/O, cell password_buffer_reg[4][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net password_buffer_reg[4][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][7]_LDC_i_1/O, cell password_buffer_reg[4][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net password_buffer_reg[4][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][8]_LDC_i_1/O, cell password_buffer_reg[4][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net password_buffer_reg[4][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[4][9]_LDC_i_1/O, cell password_buffer_reg[4][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net password_buffer_reg[5][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][0]_LDC_i_1/O, cell password_buffer_reg[5][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net password_buffer_reg[5][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][10]_LDC_i_1/O, cell password_buffer_reg[5][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net password_buffer_reg[5][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][11]_LDC_i_1/O, cell password_buffer_reg[5][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net password_buffer_reg[5][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][12]_LDC_i_1/O, cell password_buffer_reg[5][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net password_buffer_reg[5][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][13]_LDC_i_1/O, cell password_buffer_reg[5][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net password_buffer_reg[5][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][14]_LDC_i_1/O, cell password_buffer_reg[5][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net password_buffer_reg[5][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][15]_LDC_i_1/O, cell password_buffer_reg[5][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net password_buffer_reg[5][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][16]_LDC_i_1/O, cell password_buffer_reg[5][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net password_buffer_reg[5][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][17]_LDC_i_1/O, cell password_buffer_reg[5][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net password_buffer_reg[5][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][18]_LDC_i_1/O, cell password_buffer_reg[5][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net password_buffer_reg[5][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][19]_LDC_i_1/O, cell password_buffer_reg[5][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net password_buffer_reg[5][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][1]_LDC_i_1/O, cell password_buffer_reg[5][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net password_buffer_reg[5][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][20]_LDC_i_1/O, cell password_buffer_reg[5][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net password_buffer_reg[5][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][21]_LDC_i_1/O, cell password_buffer_reg[5][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net password_buffer_reg[5][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][22]_LDC_i_1/O, cell password_buffer_reg[5][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net password_buffer_reg[5][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][23]_LDC_i_1/O, cell password_buffer_reg[5][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net password_buffer_reg[5][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][24]_LDC_i_1/O, cell password_buffer_reg[5][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net password_buffer_reg[5][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][25]_LDC_i_1/O, cell password_buffer_reg[5][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net password_buffer_reg[5][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][26]_LDC_i_1/O, cell password_buffer_reg[5][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net password_buffer_reg[5][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][27]_LDC_i_1/O, cell password_buffer_reg[5][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net password_buffer_reg[5][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][28]_LDC_i_1/O, cell password_buffer_reg[5][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net password_buffer_reg[5][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][29]_LDC_i_1/O, cell password_buffer_reg[5][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net password_buffer_reg[5][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][2]_LDC_i_1/O, cell password_buffer_reg[5][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net password_buffer_reg[5][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][30]_LDC_i_1/O, cell password_buffer_reg[5][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net password_buffer_reg[5][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][31]_LDC_i_1/O, cell password_buffer_reg[5][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net password_buffer_reg[5][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][32]_LDC_i_1/O, cell password_buffer_reg[5][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net password_buffer_reg[5][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][33]_LDC_i_1/O, cell password_buffer_reg[5][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net password_buffer_reg[5][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][34]_LDC_i_1/O, cell password_buffer_reg[5][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net password_buffer_reg[5][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][35]_LDC_i_1/O, cell password_buffer_reg[5][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net password_buffer_reg[5][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][36]_LDC_i_1/O, cell password_buffer_reg[5][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net password_buffer_reg[5][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][37]_LDC_i_1/O, cell password_buffer_reg[5][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net password_buffer_reg[5][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][38]_LDC_i_1/O, cell password_buffer_reg[5][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net password_buffer_reg[5][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][39]_LDC_i_1/O, cell password_buffer_reg[5][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net password_buffer_reg[5][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][3]_LDC_i_1/O, cell password_buffer_reg[5][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net password_buffer_reg[5][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][40]_LDC_i_1/O, cell password_buffer_reg[5][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net password_buffer_reg[5][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][41]_LDC_i_1/O, cell password_buffer_reg[5][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net password_buffer_reg[5][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][42]_LDC_i_1/O, cell password_buffer_reg[5][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net password_buffer_reg[5][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][43]_LDC_i_1/O, cell password_buffer_reg[5][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net password_buffer_reg[5][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][44]_LDC_i_1/O, cell password_buffer_reg[5][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net password_buffer_reg[5][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][45]_LDC_i_1/O, cell password_buffer_reg[5][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net password_buffer_reg[5][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][46]_LDC_i_1/O, cell password_buffer_reg[5][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net password_buffer_reg[5][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][47]_LDC_i_1/O, cell password_buffer_reg[5][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net password_buffer_reg[5][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][48]_LDC_i_1/O, cell password_buffer_reg[5][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net password_buffer_reg[5][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][49]_LDC_i_1/O, cell password_buffer_reg[5][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net password_buffer_reg[5][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][4]_LDC_i_1/O, cell password_buffer_reg[5][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net password_buffer_reg[5][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][50]_LDC_i_1/O, cell password_buffer_reg[5][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net password_buffer_reg[5][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][51]_LDC_i_1/O, cell password_buffer_reg[5][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net password_buffer_reg[5][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][52]_LDC_i_1/O, cell password_buffer_reg[5][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net password_buffer_reg[5][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][53]_LDC_i_1/O, cell password_buffer_reg[5][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net password_buffer_reg[5][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][54]_LDC_i_1/O, cell password_buffer_reg[5][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net password_buffer_reg[5][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][55]_LDC_i_1/O, cell password_buffer_reg[5][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net password_buffer_reg[5][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][56]_LDC_i_1/O, cell password_buffer_reg[5][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net password_buffer_reg[5][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][57]_LDC_i_1/O, cell password_buffer_reg[5][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net password_buffer_reg[5][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][58]_LDC_i_1/O, cell password_buffer_reg[5][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net password_buffer_reg[5][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][59]_LDC_i_1/O, cell password_buffer_reg[5][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net password_buffer_reg[5][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][5]_LDC_i_1/O, cell password_buffer_reg[5][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net password_buffer_reg[5][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][60]_LDC_i_1/O, cell password_buffer_reg[5][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net password_buffer_reg[5][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][61]_LDC_i_1/O, cell password_buffer_reg[5][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net password_buffer_reg[5][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][62]_LDC_i_1/O, cell password_buffer_reg[5][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net password_buffer_reg[5][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][63]_LDC_i_1/O, cell password_buffer_reg[5][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net password_buffer_reg[5][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][64]_LDC_i_1/O, cell password_buffer_reg[5][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net password_buffer_reg[5][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][65]_LDC_i_1/O, cell password_buffer_reg[5][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net password_buffer_reg[5][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][66]_LDC_i_1/O, cell password_buffer_reg[5][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net password_buffer_reg[5][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][67]_LDC_i_1/O, cell password_buffer_reg[5][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net password_buffer_reg[5][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][68]_LDC_i_1/O, cell password_buffer_reg[5][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net password_buffer_reg[5][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][69]_LDC_i_1/O, cell password_buffer_reg[5][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net password_buffer_reg[5][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][6]_LDC_i_1/O, cell password_buffer_reg[5][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net password_buffer_reg[5][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][70]_LDC_i_1/O, cell password_buffer_reg[5][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net password_buffer_reg[5][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][71]_LDC_i_1/O, cell password_buffer_reg[5][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net password_buffer_reg[5][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][7]_LDC_i_1/O, cell password_buffer_reg[5][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net password_buffer_reg[5][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][8]_LDC_i_1/O, cell password_buffer_reg[5][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net password_buffer_reg[5][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[5][9]_LDC_i_1/O, cell password_buffer_reg[5][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net password_buffer_reg[6][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][0]_LDC_i_1/O, cell password_buffer_reg[6][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net password_buffer_reg[6][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][10]_LDC_i_1/O, cell password_buffer_reg[6][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net password_buffer_reg[6][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][11]_LDC_i_1/O, cell password_buffer_reg[6][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net password_buffer_reg[6][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][12]_LDC_i_1/O, cell password_buffer_reg[6][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net password_buffer_reg[6][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][13]_LDC_i_1/O, cell password_buffer_reg[6][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net password_buffer_reg[6][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][14]_LDC_i_1/O, cell password_buffer_reg[6][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net password_buffer_reg[6][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][15]_LDC_i_1/O, cell password_buffer_reg[6][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net password_buffer_reg[6][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][16]_LDC_i_1/O, cell password_buffer_reg[6][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net password_buffer_reg[6][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][17]_LDC_i_1/O, cell password_buffer_reg[6][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net password_buffer_reg[6][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][18]_LDC_i_1/O, cell password_buffer_reg[6][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net password_buffer_reg[6][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][19]_LDC_i_1/O, cell password_buffer_reg[6][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net password_buffer_reg[6][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][1]_LDC_i_1/O, cell password_buffer_reg[6][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net password_buffer_reg[6][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][20]_LDC_i_1/O, cell password_buffer_reg[6][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net password_buffer_reg[6][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][21]_LDC_i_1/O, cell password_buffer_reg[6][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net password_buffer_reg[6][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][22]_LDC_i_1/O, cell password_buffer_reg[6][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net password_buffer_reg[6][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][23]_LDC_i_1/O, cell password_buffer_reg[6][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net password_buffer_reg[6][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][24]_LDC_i_1/O, cell password_buffer_reg[6][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net password_buffer_reg[6][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][25]_LDC_i_1/O, cell password_buffer_reg[6][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net password_buffer_reg[6][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][26]_LDC_i_1/O, cell password_buffer_reg[6][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net password_buffer_reg[6][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][27]_LDC_i_1/O, cell password_buffer_reg[6][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net password_buffer_reg[6][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][28]_LDC_i_1/O, cell password_buffer_reg[6][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net password_buffer_reg[6][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][29]_LDC_i_1/O, cell password_buffer_reg[6][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net password_buffer_reg[6][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][2]_LDC_i_1/O, cell password_buffer_reg[6][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net password_buffer_reg[6][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][30]_LDC_i_1/O, cell password_buffer_reg[6][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net password_buffer_reg[6][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][31]_LDC_i_1/O, cell password_buffer_reg[6][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net password_buffer_reg[6][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][32]_LDC_i_1/O, cell password_buffer_reg[6][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net password_buffer_reg[6][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][33]_LDC_i_1/O, cell password_buffer_reg[6][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net password_buffer_reg[6][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][34]_LDC_i_1/O, cell password_buffer_reg[6][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net password_buffer_reg[6][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][35]_LDC_i_1/O, cell password_buffer_reg[6][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net password_buffer_reg[6][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][36]_LDC_i_1/O, cell password_buffer_reg[6][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net password_buffer_reg[6][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][37]_LDC_i_1/O, cell password_buffer_reg[6][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net password_buffer_reg[6][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][38]_LDC_i_1/O, cell password_buffer_reg[6][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net password_buffer_reg[6][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][39]_LDC_i_1/O, cell password_buffer_reg[6][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net password_buffer_reg[6][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][3]_LDC_i_1/O, cell password_buffer_reg[6][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net password_buffer_reg[6][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][40]_LDC_i_1/O, cell password_buffer_reg[6][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net password_buffer_reg[6][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][41]_LDC_i_1/O, cell password_buffer_reg[6][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net password_buffer_reg[6][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][42]_LDC_i_1/O, cell password_buffer_reg[6][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net password_buffer_reg[6][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][43]_LDC_i_1/O, cell password_buffer_reg[6][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net password_buffer_reg[6][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][44]_LDC_i_1/O, cell password_buffer_reg[6][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net password_buffer_reg[6][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][45]_LDC_i_1/O, cell password_buffer_reg[6][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net password_buffer_reg[6][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][46]_LDC_i_1/O, cell password_buffer_reg[6][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net password_buffer_reg[6][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][47]_LDC_i_1/O, cell password_buffer_reg[6][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net password_buffer_reg[6][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][48]_LDC_i_1/O, cell password_buffer_reg[6][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net password_buffer_reg[6][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][49]_LDC_i_1/O, cell password_buffer_reg[6][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net password_buffer_reg[6][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][4]_LDC_i_1/O, cell password_buffer_reg[6][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net password_buffer_reg[6][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][50]_LDC_i_1/O, cell password_buffer_reg[6][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net password_buffer_reg[6][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][51]_LDC_i_1/O, cell password_buffer_reg[6][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net password_buffer_reg[6][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][52]_LDC_i_1/O, cell password_buffer_reg[6][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net password_buffer_reg[6][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][53]_LDC_i_1/O, cell password_buffer_reg[6][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net password_buffer_reg[6][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][54]_LDC_i_1/O, cell password_buffer_reg[6][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net password_buffer_reg[6][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][55]_LDC_i_1/O, cell password_buffer_reg[6][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net password_buffer_reg[6][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][56]_LDC_i_1/O, cell password_buffer_reg[6][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net password_buffer_reg[6][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][57]_LDC_i_1/O, cell password_buffer_reg[6][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net password_buffer_reg[6][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][58]_LDC_i_1/O, cell password_buffer_reg[6][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net password_buffer_reg[6][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][59]_LDC_i_1/O, cell password_buffer_reg[6][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net password_buffer_reg[6][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][5]_LDC_i_1/O, cell password_buffer_reg[6][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net password_buffer_reg[6][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][60]_LDC_i_1/O, cell password_buffer_reg[6][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net password_buffer_reg[6][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][61]_LDC_i_1/O, cell password_buffer_reg[6][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net password_buffer_reg[6][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][62]_LDC_i_1/O, cell password_buffer_reg[6][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net password_buffer_reg[6][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][63]_LDC_i_1/O, cell password_buffer_reg[6][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net password_buffer_reg[6][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][64]_LDC_i_1/O, cell password_buffer_reg[6][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net password_buffer_reg[6][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][65]_LDC_i_1/O, cell password_buffer_reg[6][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net password_buffer_reg[6][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][66]_LDC_i_1/O, cell password_buffer_reg[6][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net password_buffer_reg[6][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][67]_LDC_i_1/O, cell password_buffer_reg[6][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net password_buffer_reg[6][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][68]_LDC_i_1/O, cell password_buffer_reg[6][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net password_buffer_reg[6][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][69]_LDC_i_1/O, cell password_buffer_reg[6][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net password_buffer_reg[6][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][6]_LDC_i_1/O, cell password_buffer_reg[6][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net password_buffer_reg[6][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][70]_LDC_i_1/O, cell password_buffer_reg[6][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net password_buffer_reg[6][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][71]_LDC_i_1/O, cell password_buffer_reg[6][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net password_buffer_reg[6][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][7]_LDC_i_1/O, cell password_buffer_reg[6][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net password_buffer_reg[6][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][8]_LDC_i_1/O, cell password_buffer_reg[6][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net password_buffer_reg[6][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[6][9]_LDC_i_1/O, cell password_buffer_reg[6][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net password_buffer_reg[7][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][0]_LDC_i_1/O, cell password_buffer_reg[7][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net password_buffer_reg[7][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][10]_LDC_i_1/O, cell password_buffer_reg[7][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net password_buffer_reg[7][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][11]_LDC_i_1/O, cell password_buffer_reg[7][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net password_buffer_reg[7][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][12]_LDC_i_1/O, cell password_buffer_reg[7][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net password_buffer_reg[7][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][13]_LDC_i_1/O, cell password_buffer_reg[7][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net password_buffer_reg[7][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][14]_LDC_i_1/O, cell password_buffer_reg[7][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net password_buffer_reg[7][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][15]_LDC_i_1/O, cell password_buffer_reg[7][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net password_buffer_reg[7][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][16]_LDC_i_1/O, cell password_buffer_reg[7][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net password_buffer_reg[7][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][17]_LDC_i_1/O, cell password_buffer_reg[7][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net password_buffer_reg[7][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][18]_LDC_i_1/O, cell password_buffer_reg[7][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net password_buffer_reg[7][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][19]_LDC_i_1/O, cell password_buffer_reg[7][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net password_buffer_reg[7][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][1]_LDC_i_1/O, cell password_buffer_reg[7][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net password_buffer_reg[7][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][20]_LDC_i_1/O, cell password_buffer_reg[7][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net password_buffer_reg[7][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][21]_LDC_i_1/O, cell password_buffer_reg[7][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net password_buffer_reg[7][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][22]_LDC_i_1/O, cell password_buffer_reg[7][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net password_buffer_reg[7][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][23]_LDC_i_1/O, cell password_buffer_reg[7][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net password_buffer_reg[7][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][24]_LDC_i_1/O, cell password_buffer_reg[7][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net password_buffer_reg[7][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][25]_LDC_i_1/O, cell password_buffer_reg[7][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net password_buffer_reg[7][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][26]_LDC_i_1/O, cell password_buffer_reg[7][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net password_buffer_reg[7][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][27]_LDC_i_1/O, cell password_buffer_reg[7][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net password_buffer_reg[7][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][28]_LDC_i_1/O, cell password_buffer_reg[7][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net password_buffer_reg[7][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][29]_LDC_i_1/O, cell password_buffer_reg[7][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net password_buffer_reg[7][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][2]_LDC_i_1/O, cell password_buffer_reg[7][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net password_buffer_reg[7][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][30]_LDC_i_1/O, cell password_buffer_reg[7][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net password_buffer_reg[7][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][31]_LDC_i_1/O, cell password_buffer_reg[7][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net password_buffer_reg[7][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][32]_LDC_i_1/O, cell password_buffer_reg[7][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net password_buffer_reg[7][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][33]_LDC_i_1/O, cell password_buffer_reg[7][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net password_buffer_reg[7][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][34]_LDC_i_1/O, cell password_buffer_reg[7][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net password_buffer_reg[7][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][35]_LDC_i_1/O, cell password_buffer_reg[7][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net password_buffer_reg[7][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][36]_LDC_i_1/O, cell password_buffer_reg[7][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net password_buffer_reg[7][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][37]_LDC_i_1/O, cell password_buffer_reg[7][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net password_buffer_reg[7][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][38]_LDC_i_1/O, cell password_buffer_reg[7][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net password_buffer_reg[7][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][39]_LDC_i_1/O, cell password_buffer_reg[7][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net password_buffer_reg[7][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][3]_LDC_i_1/O, cell password_buffer_reg[7][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net password_buffer_reg[7][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][40]_LDC_i_1/O, cell password_buffer_reg[7][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net password_buffer_reg[7][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][41]_LDC_i_1/O, cell password_buffer_reg[7][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net password_buffer_reg[7][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][42]_LDC_i_1/O, cell password_buffer_reg[7][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net password_buffer_reg[7][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][43]_LDC_i_1/O, cell password_buffer_reg[7][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net password_buffer_reg[7][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][44]_LDC_i_1/O, cell password_buffer_reg[7][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net password_buffer_reg[7][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][45]_LDC_i_1/O, cell password_buffer_reg[7][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net password_buffer_reg[7][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][46]_LDC_i_1/O, cell password_buffer_reg[7][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net password_buffer_reg[7][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][47]_LDC_i_1/O, cell password_buffer_reg[7][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net password_buffer_reg[7][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][48]_LDC_i_1/O, cell password_buffer_reg[7][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net password_buffer_reg[7][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][49]_LDC_i_1/O, cell password_buffer_reg[7][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net password_buffer_reg[7][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][4]_LDC_i_1/O, cell password_buffer_reg[7][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net password_buffer_reg[7][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][50]_LDC_i_1/O, cell password_buffer_reg[7][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net password_buffer_reg[7][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][51]_LDC_i_1/O, cell password_buffer_reg[7][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net password_buffer_reg[7][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][52]_LDC_i_1/O, cell password_buffer_reg[7][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net password_buffer_reg[7][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][53]_LDC_i_1/O, cell password_buffer_reg[7][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net password_buffer_reg[7][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][54]_LDC_i_1/O, cell password_buffer_reg[7][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net password_buffer_reg[7][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][55]_LDC_i_1/O, cell password_buffer_reg[7][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net password_buffer_reg[7][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][56]_LDC_i_1/O, cell password_buffer_reg[7][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net password_buffer_reg[7][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][57]_LDC_i_1/O, cell password_buffer_reg[7][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net password_buffer_reg[7][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][58]_LDC_i_1/O, cell password_buffer_reg[7][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net password_buffer_reg[7][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][59]_LDC_i_1/O, cell password_buffer_reg[7][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net password_buffer_reg[7][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][5]_LDC_i_1/O, cell password_buffer_reg[7][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net password_buffer_reg[7][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][60]_LDC_i_1/O, cell password_buffer_reg[7][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net password_buffer_reg[7][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][61]_LDC_i_1/O, cell password_buffer_reg[7][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net password_buffer_reg[7][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][62]_LDC_i_1/O, cell password_buffer_reg[7][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net password_buffer_reg[7][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][63]_LDC_i_1/O, cell password_buffer_reg[7][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net password_buffer_reg[7][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][64]_LDC_i_1/O, cell password_buffer_reg[7][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net password_buffer_reg[7][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][65]_LDC_i_1/O, cell password_buffer_reg[7][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net password_buffer_reg[7][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][66]_LDC_i_1/O, cell password_buffer_reg[7][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net password_buffer_reg[7][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][67]_LDC_i_1/O, cell password_buffer_reg[7][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net password_buffer_reg[7][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][68]_LDC_i_1/O, cell password_buffer_reg[7][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net password_buffer_reg[7][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][69]_LDC_i_1/O, cell password_buffer_reg[7][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net password_buffer_reg[7][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][6]_LDC_i_1/O, cell password_buffer_reg[7][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net password_buffer_reg[7][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][70]_LDC_i_1/O, cell password_buffer_reg[7][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net password_buffer_reg[7][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][71]_LDC_i_1/O, cell password_buffer_reg[7][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net password_buffer_reg[7][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][7]_LDC_i_1/O, cell password_buffer_reg[7][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net password_buffer_reg[7][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][8]_LDC_i_1/O, cell password_buffer_reg[7][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net password_buffer_reg[7][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[7][9]_LDC_i_1/O, cell password_buffer_reg[7][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net password_buffer_reg[8][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][0]_LDC_i_1/O, cell password_buffer_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net password_buffer_reg[8][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][10]_LDC_i_1/O, cell password_buffer_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net password_buffer_reg[8][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][11]_LDC_i_1/O, cell password_buffer_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net password_buffer_reg[8][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][12]_LDC_i_1/O, cell password_buffer_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net password_buffer_reg[8][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][13]_LDC_i_1/O, cell password_buffer_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net password_buffer_reg[8][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][14]_LDC_i_1/O, cell password_buffer_reg[8][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net password_buffer_reg[8][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][15]_LDC_i_1/O, cell password_buffer_reg[8][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net password_buffer_reg[8][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][16]_LDC_i_1/O, cell password_buffer_reg[8][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net password_buffer_reg[8][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][17]_LDC_i_1/O, cell password_buffer_reg[8][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net password_buffer_reg[8][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][18]_LDC_i_1/O, cell password_buffer_reg[8][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net password_buffer_reg[8][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][19]_LDC_i_1/O, cell password_buffer_reg[8][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net password_buffer_reg[8][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][1]_LDC_i_1/O, cell password_buffer_reg[8][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net password_buffer_reg[8][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][20]_LDC_i_1/O, cell password_buffer_reg[8][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net password_buffer_reg[8][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][21]_LDC_i_1/O, cell password_buffer_reg[8][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net password_buffer_reg[8][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][22]_LDC_i_1/O, cell password_buffer_reg[8][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net password_buffer_reg[8][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][23]_LDC_i_1/O, cell password_buffer_reg[8][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net password_buffer_reg[8][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][24]_LDC_i_1/O, cell password_buffer_reg[8][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net password_buffer_reg[8][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][25]_LDC_i_1/O, cell password_buffer_reg[8][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net password_buffer_reg[8][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][26]_LDC_i_1/O, cell password_buffer_reg[8][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net password_buffer_reg[8][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][27]_LDC_i_1/O, cell password_buffer_reg[8][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net password_buffer_reg[8][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][28]_LDC_i_1/O, cell password_buffer_reg[8][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net password_buffer_reg[8][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][29]_LDC_i_1/O, cell password_buffer_reg[8][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net password_buffer_reg[8][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][2]_LDC_i_1/O, cell password_buffer_reg[8][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net password_buffer_reg[8][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][30]_LDC_i_1/O, cell password_buffer_reg[8][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net password_buffer_reg[8][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][31]_LDC_i_1/O, cell password_buffer_reg[8][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net password_buffer_reg[8][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][32]_LDC_i_1/O, cell password_buffer_reg[8][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net password_buffer_reg[8][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][33]_LDC_i_1/O, cell password_buffer_reg[8][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net password_buffer_reg[8][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][34]_LDC_i_1/O, cell password_buffer_reg[8][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net password_buffer_reg[8][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][35]_LDC_i_1/O, cell password_buffer_reg[8][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net password_buffer_reg[8][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][36]_LDC_i_1/O, cell password_buffer_reg[8][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net password_buffer_reg[8][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][37]_LDC_i_1/O, cell password_buffer_reg[8][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net password_buffer_reg[8][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][38]_LDC_i_1/O, cell password_buffer_reg[8][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net password_buffer_reg[8][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][39]_LDC_i_1/O, cell password_buffer_reg[8][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net password_buffer_reg[8][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][3]_LDC_i_1/O, cell password_buffer_reg[8][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net password_buffer_reg[8][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][40]_LDC_i_1/O, cell password_buffer_reg[8][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net password_buffer_reg[8][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][41]_LDC_i_1/O, cell password_buffer_reg[8][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net password_buffer_reg[8][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][42]_LDC_i_1/O, cell password_buffer_reg[8][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net password_buffer_reg[8][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][43]_LDC_i_1/O, cell password_buffer_reg[8][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net password_buffer_reg[8][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][44]_LDC_i_1/O, cell password_buffer_reg[8][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net password_buffer_reg[8][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][45]_LDC_i_1/O, cell password_buffer_reg[8][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net password_buffer_reg[8][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][46]_LDC_i_1/O, cell password_buffer_reg[8][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net password_buffer_reg[8][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][47]_LDC_i_1/O, cell password_buffer_reg[8][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net password_buffer_reg[8][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][48]_LDC_i_1/O, cell password_buffer_reg[8][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net password_buffer_reg[8][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][49]_LDC_i_1/O, cell password_buffer_reg[8][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net password_buffer_reg[8][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][4]_LDC_i_1/O, cell password_buffer_reg[8][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net password_buffer_reg[8][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][50]_LDC_i_1/O, cell password_buffer_reg[8][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net password_buffer_reg[8][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][51]_LDC_i_1/O, cell password_buffer_reg[8][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net password_buffer_reg[8][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][52]_LDC_i_1/O, cell password_buffer_reg[8][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net password_buffer_reg[8][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][53]_LDC_i_1/O, cell password_buffer_reg[8][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net password_buffer_reg[8][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][54]_LDC_i_1/O, cell password_buffer_reg[8][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net password_buffer_reg[8][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][55]_LDC_i_1/O, cell password_buffer_reg[8][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net password_buffer_reg[8][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][56]_LDC_i_1/O, cell password_buffer_reg[8][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net password_buffer_reg[8][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][57]_LDC_i_1/O, cell password_buffer_reg[8][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net password_buffer_reg[8][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][58]_LDC_i_1/O, cell password_buffer_reg[8][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net password_buffer_reg[8][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][59]_LDC_i_1/O, cell password_buffer_reg[8][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net password_buffer_reg[8][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][5]_LDC_i_1/O, cell password_buffer_reg[8][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net password_buffer_reg[8][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][60]_LDC_i_1/O, cell password_buffer_reg[8][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net password_buffer_reg[8][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][61]_LDC_i_1/O, cell password_buffer_reg[8][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net password_buffer_reg[8][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][62]_LDC_i_1/O, cell password_buffer_reg[8][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net password_buffer_reg[8][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][63]_LDC_i_1/O, cell password_buffer_reg[8][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net password_buffer_reg[8][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][64]_LDC_i_1/O, cell password_buffer_reg[8][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net password_buffer_reg[8][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][65]_LDC_i_1/O, cell password_buffer_reg[8][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net password_buffer_reg[8][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][66]_LDC_i_1/O, cell password_buffer_reg[8][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net password_buffer_reg[8][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][67]_LDC_i_1/O, cell password_buffer_reg[8][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net password_buffer_reg[8][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][68]_LDC_i_1/O, cell password_buffer_reg[8][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net password_buffer_reg[8][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][69]_LDC_i_1/O, cell password_buffer_reg[8][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net password_buffer_reg[8][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][6]_LDC_i_1/O, cell password_buffer_reg[8][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net password_buffer_reg[8][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][70]_LDC_i_1/O, cell password_buffer_reg[8][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net password_buffer_reg[8][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][71]_LDC_i_1/O, cell password_buffer_reg[8][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net password_buffer_reg[8][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][7]_LDC_i_1/O, cell password_buffer_reg[8][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net password_buffer_reg[8][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][8]_LDC_i_1/O, cell password_buffer_reg[8][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net password_buffer_reg[8][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[8][9]_LDC_i_1/O, cell password_buffer_reg[8][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net password_buffer_reg[9][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][0]_LDC_i_1/O, cell password_buffer_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net password_buffer_reg[9][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][10]_LDC_i_1/O, cell password_buffer_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net password_buffer_reg[9][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][11]_LDC_i_1/O, cell password_buffer_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net password_buffer_reg[9][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][12]_LDC_i_1/O, cell password_buffer_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net password_buffer_reg[9][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][13]_LDC_i_1/O, cell password_buffer_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net password_buffer_reg[9][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][14]_LDC_i_1/O, cell password_buffer_reg[9][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net password_buffer_reg[9][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][15]_LDC_i_1/O, cell password_buffer_reg[9][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net password_buffer_reg[9][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][16]_LDC_i_1/O, cell password_buffer_reg[9][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net password_buffer_reg[9][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][17]_LDC_i_1/O, cell password_buffer_reg[9][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net password_buffer_reg[9][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][18]_LDC_i_1/O, cell password_buffer_reg[9][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net password_buffer_reg[9][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][19]_LDC_i_1/O, cell password_buffer_reg[9][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net password_buffer_reg[9][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][1]_LDC_i_1/O, cell password_buffer_reg[9][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net password_buffer_reg[9][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][20]_LDC_i_1/O, cell password_buffer_reg[9][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net password_buffer_reg[9][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][21]_LDC_i_1/O, cell password_buffer_reg[9][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net password_buffer_reg[9][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][22]_LDC_i_1/O, cell password_buffer_reg[9][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net password_buffer_reg[9][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][23]_LDC_i_1/O, cell password_buffer_reg[9][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net password_buffer_reg[9][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][24]_LDC_i_1/O, cell password_buffer_reg[9][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net password_buffer_reg[9][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][25]_LDC_i_1/O, cell password_buffer_reg[9][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net password_buffer_reg[9][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][26]_LDC_i_1/O, cell password_buffer_reg[9][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net password_buffer_reg[9][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][27]_LDC_i_1/O, cell password_buffer_reg[9][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net password_buffer_reg[9][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][28]_LDC_i_1/O, cell password_buffer_reg[9][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net password_buffer_reg[9][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][29]_LDC_i_1/O, cell password_buffer_reg[9][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net password_buffer_reg[9][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][2]_LDC_i_1/O, cell password_buffer_reg[9][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net password_buffer_reg[9][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][30]_LDC_i_1/O, cell password_buffer_reg[9][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net password_buffer_reg[9][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][31]_LDC_i_1/O, cell password_buffer_reg[9][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net password_buffer_reg[9][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][32]_LDC_i_1/O, cell password_buffer_reg[9][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net password_buffer_reg[9][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][33]_LDC_i_1/O, cell password_buffer_reg[9][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net password_buffer_reg[9][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][34]_LDC_i_1/O, cell password_buffer_reg[9][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net password_buffer_reg[9][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][35]_LDC_i_1/O, cell password_buffer_reg[9][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net password_buffer_reg[9][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][36]_LDC_i_1/O, cell password_buffer_reg[9][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net password_buffer_reg[9][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][37]_LDC_i_1/O, cell password_buffer_reg[9][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net password_buffer_reg[9][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][38]_LDC_i_1/O, cell password_buffer_reg[9][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net password_buffer_reg[9][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][39]_LDC_i_1/O, cell password_buffer_reg[9][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net password_buffer_reg[9][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][3]_LDC_i_1/O, cell password_buffer_reg[9][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net password_buffer_reg[9][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][40]_LDC_i_1/O, cell password_buffer_reg[9][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net password_buffer_reg[9][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][41]_LDC_i_1/O, cell password_buffer_reg[9][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net password_buffer_reg[9][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][42]_LDC_i_1/O, cell password_buffer_reg[9][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net password_buffer_reg[9][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][43]_LDC_i_1/O, cell password_buffer_reg[9][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net password_buffer_reg[9][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][44]_LDC_i_1/O, cell password_buffer_reg[9][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net password_buffer_reg[9][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][45]_LDC_i_1/O, cell password_buffer_reg[9][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net password_buffer_reg[9][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][46]_LDC_i_1/O, cell password_buffer_reg[9][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net password_buffer_reg[9][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][47]_LDC_i_1/O, cell password_buffer_reg[9][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net password_buffer_reg[9][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][48]_LDC_i_1/O, cell password_buffer_reg[9][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net password_buffer_reg[9][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][49]_LDC_i_1/O, cell password_buffer_reg[9][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net password_buffer_reg[9][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][4]_LDC_i_1/O, cell password_buffer_reg[9][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net password_buffer_reg[9][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][50]_LDC_i_1/O, cell password_buffer_reg[9][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net password_buffer_reg[9][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][51]_LDC_i_1/O, cell password_buffer_reg[9][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net password_buffer_reg[9][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][52]_LDC_i_1/O, cell password_buffer_reg[9][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net password_buffer_reg[9][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][53]_LDC_i_1/O, cell password_buffer_reg[9][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net password_buffer_reg[9][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][54]_LDC_i_1/O, cell password_buffer_reg[9][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net password_buffer_reg[9][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][55]_LDC_i_1/O, cell password_buffer_reg[9][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net password_buffer_reg[9][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][56]_LDC_i_1/O, cell password_buffer_reg[9][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net password_buffer_reg[9][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][57]_LDC_i_1/O, cell password_buffer_reg[9][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net password_buffer_reg[9][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][58]_LDC_i_1/O, cell password_buffer_reg[9][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net password_buffer_reg[9][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][59]_LDC_i_1/O, cell password_buffer_reg[9][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net password_buffer_reg[9][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][5]_LDC_i_1/O, cell password_buffer_reg[9][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net password_buffer_reg[9][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][60]_LDC_i_1/O, cell password_buffer_reg[9][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net password_buffer_reg[9][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][61]_LDC_i_1/O, cell password_buffer_reg[9][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net password_buffer_reg[9][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][62]_LDC_i_1/O, cell password_buffer_reg[9][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net password_buffer_reg[9][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][63]_LDC_i_1/O, cell password_buffer_reg[9][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net password_buffer_reg[9][64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][64]_LDC_i_1/O, cell password_buffer_reg[9][64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net password_buffer_reg[9][65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][65]_LDC_i_1/O, cell password_buffer_reg[9][65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net password_buffer_reg[9][66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][66]_LDC_i_1/O, cell password_buffer_reg[9][66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net password_buffer_reg[9][67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][67]_LDC_i_1/O, cell password_buffer_reg[9][67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net password_buffer_reg[9][68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][68]_LDC_i_1/O, cell password_buffer_reg[9][68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net password_buffer_reg[9][69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][69]_LDC_i_1/O, cell password_buffer_reg[9][69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net password_buffer_reg[9][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][6]_LDC_i_1/O, cell password_buffer_reg[9][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net password_buffer_reg[9][70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][70]_LDC_i_1/O, cell password_buffer_reg[9][70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net password_buffer_reg[9][71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][71]_LDC_i_1/O, cell password_buffer_reg[9][71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net password_buffer_reg[9][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][7]_LDC_i_1/O, cell password_buffer_reg[9][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net password_buffer_reg[9][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][8]_LDC_i_1/O, cell password_buffer_reg[9][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net password_buffer_reg[9][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin password_buffer_reg[9][9]_LDC_i_1/O, cell password_buffer_reg[9][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#721 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#722 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#723 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#724 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#725 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#726 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#727 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#728 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#729 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#730 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#731 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#732 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#733 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#734 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#735 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#736 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#737 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#738 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#739 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#740 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#741 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#742 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#743 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#744 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#745 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#746 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#747 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#748 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#749 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#750 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#751 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#752 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#753 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#754 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#755 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#756 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#757 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#758 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#759 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#760 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#761 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#762 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#763 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#764 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#765 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#766 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#767 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#768 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#769 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#770 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#771 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#772 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#773 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#774 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#775 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#776 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#777 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#778 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#779 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#780 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#781 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#782 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#783 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#784 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#785 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#786 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#787 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#788 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#789 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#790 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#791 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#792 Warning
Gated clock check  
Net sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__0/O, cell sha256_instances[0].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#793 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#794 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#795 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#796 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#797 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#798 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#799 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#800 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#801 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#802 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#803 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#804 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#805 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#806 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#807 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#808 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#809 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#810 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#811 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#812 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#813 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#814 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#815 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#816 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#817 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#818 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#819 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#820 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#821 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#822 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#823 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#824 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#825 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#826 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#827 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#828 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#829 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#830 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#831 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#832 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#833 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#834 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#835 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#836 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#837 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#838 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#839 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#840 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#841 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#842 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#843 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#844 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#845 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#846 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#847 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#848 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#849 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#850 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#851 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#852 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#853 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#854 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#855 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#856 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#857 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#858 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#859 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#860 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#861 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#862 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#863 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#864 Warning
Gated clock check  
Net sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1/O, cell sha256_instances[1].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#865 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#866 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#867 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#868 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#869 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#870 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#871 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#872 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#873 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#874 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#875 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#876 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#877 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#878 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#879 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#880 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#881 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#882 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#883 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#884 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#885 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#886 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#887 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#888 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#889 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#890 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#891 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#892 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#893 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#894 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#895 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#896 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#897 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#898 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#899 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#900 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#901 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#902 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#903 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#904 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#905 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#906 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#907 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#908 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#909 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#910 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#911 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#912 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#913 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#914 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#915 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#916 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#917 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#918 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#919 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#920 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#921 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#922 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#923 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#924 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#925 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#926 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#927 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#928 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#929 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#930 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#931 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#932 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#933 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#934 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#935 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#936 Warning
Gated clock check  
Net sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__1/O, cell sha256_instances[2].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#937 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#938 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#939 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#940 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#941 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#942 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#943 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#944 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#945 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#946 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#947 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#948 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#949 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#950 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#951 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#952 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#953 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#954 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#955 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#956 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#957 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#958 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#959 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#960 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#961 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#962 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#963 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#964 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#965 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#966 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#967 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#968 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#969 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#970 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#971 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#972 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#973 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#974 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#975 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#976 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#977 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#978 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#979 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#980 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#981 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#982 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#983 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#984 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#985 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#986 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#987 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#988 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#989 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#990 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#991 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#992 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#993 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#994 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#995 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#996 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#997 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#998 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#999 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1000 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1001 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1002 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1003 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1004 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1005 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1006 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1007 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1008 Warning
Gated clock check  
Net sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__2/O, cell sha256_instances[3].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1009 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1010 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1011 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1012 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1013 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1014 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1015 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1016 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1017 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1018 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1019 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1020 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1021 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1022 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1023 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1024 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1025 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1026 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1027 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1028 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1029 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1030 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1031 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1032 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1033 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1034 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1035 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1036 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1037 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1038 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1039 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1040 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1041 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1042 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1043 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1044 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1045 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1046 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1047 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1048 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1049 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1050 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1051 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1052 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1053 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1054 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1055 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1056 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1057 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1058 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1059 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1060 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1061 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1062 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1063 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1064 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1065 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1066 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1067 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1068 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1069 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1070 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1071 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1072 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1073 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1074 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1075 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1076 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1077 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1078 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1079 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1080 Warning
Gated clock check  
Net sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__3/O, cell sha256_instances[4].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1081 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1082 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1083 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1084 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1085 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1086 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1087 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1088 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1089 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1090 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1091 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1092 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1093 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1094 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1095 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1096 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1097 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1098 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1099 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1100 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1101 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1102 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1103 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1104 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1105 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1106 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1107 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1108 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1109 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1110 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1111 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1112 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1113 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1114 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1115 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1116 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1117 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1118 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1119 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1120 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1121 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1122 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1123 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1124 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1125 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1126 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1127 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1128 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1129 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1130 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1131 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1132 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1133 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1134 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1135 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1136 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1137 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1138 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1139 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1140 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1141 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1142 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1143 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1144 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1145 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1146 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1147 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1148 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1149 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1150 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1151 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1152 Warning
Gated clock check  
Net sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__4/O, cell sha256_instances[5].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1153 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1154 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1155 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1156 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1157 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1158 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1159 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1160 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1161 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1162 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1163 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1164 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1165 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1166 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1167 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1168 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1169 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1170 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1171 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1172 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1173 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1174 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1175 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1176 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1177 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1178 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1179 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1180 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1181 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1182 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1183 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1184 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1185 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1186 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1187 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1188 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1189 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1190 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1191 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1192 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1193 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1194 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1195 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1196 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1197 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1198 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1199 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1200 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1201 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1202 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1203 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1204 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1205 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1206 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1207 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1208 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1209 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1210 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1211 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1212 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1213 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1214 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1215 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1216 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1217 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1218 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1219 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1220 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1221 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1222 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1223 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1224 Warning
Gated clock check  
Net sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__5/O, cell sha256_instances[6].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1225 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1226 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1227 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1228 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1229 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1230 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1231 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1232 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1233 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1234 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1235 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1236 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1237 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1238 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1239 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1240 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1241 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1242 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1243 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1244 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1245 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1246 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1247 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1248 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1249 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1250 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1251 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1252 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1253 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1254 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1255 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1256 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1257 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1258 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1259 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1260 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1261 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1262 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1263 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1264 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1265 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1266 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1267 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1268 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1269 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1270 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1271 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1272 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1273 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1274 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1275 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1276 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1277 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1278 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1279 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1280 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1281 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1282 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1283 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1284 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1285 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1286 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1287 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1288 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1289 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1290 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1291 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1292 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1293 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1294 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1295 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1296 Warning
Gated clock check  
Net sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__6/O, cell sha256_instances[7].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1297 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1298 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1299 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1300 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1301 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1302 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1303 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1304 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1305 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1306 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1307 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1308 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1309 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1310 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1311 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1312 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1313 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1314 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1315 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1316 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1317 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1318 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1319 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1320 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1321 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1322 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1323 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1324 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1325 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1326 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1327 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1328 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1329 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1330 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1331 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1332 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1333 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1334 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1335 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1336 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1337 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1338 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1339 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1340 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1341 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1342 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1343 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1344 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1345 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1346 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1347 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1348 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1349 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1350 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1351 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1352 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1353 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1354 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1355 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1356 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1357 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1358 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1359 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1360 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1361 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1362 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1363 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1364 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1365 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1366 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1367 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1368 Warning
Gated clock check  
Net sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__7/O, cell sha256_instances[8].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1369 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[440]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1370 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[441]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1371 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[442]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1372 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[443]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1373 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[444]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1374 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[445]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1375 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[446]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1376 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[447]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1377 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[448]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1378 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[449]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1379 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[450]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1380 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[451]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1381 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[452]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1382 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[453]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1383 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[454]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1384 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[455]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1385 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[456]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1386 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[457]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1387 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[458]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1388 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[459]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1389 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[460]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1390 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[461]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1391 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[462]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1392 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[463]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1393 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[464]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1394 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[465]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1395 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[466]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1396 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[467]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1397 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[468]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1398 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[469]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1399 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[470]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1400 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[471]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1401 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[472]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1402 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[473]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1403 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[474]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1404 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[475]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1405 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[476]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1406 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[477]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1407 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[478]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1408 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[479]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1409 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[480]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1410 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[481]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1411 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[482]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1412 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[483]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1413 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[484]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1414 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[485]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1415 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[486]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1416 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[487]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1417 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[488]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1418 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[489]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1419 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[490]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1420 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[491]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1421 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[492]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1422 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[493]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1423 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[494]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1424 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[495]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1425 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[496]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1426 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[497]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1427 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[498]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1428 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[499]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1429 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[500]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1430 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[501]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1431 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[502]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1432 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[503]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1433 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[504]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1434 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[505]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1435 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[506]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1436 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[507]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1437 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[508]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1438 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[509]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1439 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[510]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1440 Warning
Gated clock check  
Net sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__8/O, cell sha256_instances[9].sha_inst/block_inst/W_machine_inst/W_registers_q_reg[511]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


