# gllm-kernels æ¶æ„è®¾è®¡

## å®šä½

**gllm-kernels = æé™æ€§èƒ½ç®—å­åº“ + JIT ç¼–è¯‘å™¨**

æä¾›é€¼è¿‘ç¡¬ä»¶ç†è®ºå³°å€¼çš„åº•å±‚è®¡ç®—åŸè¯­ï¼Œä»¥åŠç®—æ³•æ„å›¾ç¼–è¯‘å™¨ï¼ˆJITï¼‰è‡ªåŠ¨èåˆä¼˜åŒ–ã€‚ä¸Šå±‚æ¨ç†å¼•æ“ï¼ˆgllmï¼‰é€šè¿‡ç»„åˆè¿™äº›ç®—å­æ„å»ºå®Œæ•´æ¨ç†ç®¡çº¿ã€‚

å½“å‰èšç„¦ CPU åç«¯ï¼ŒGPU åç«¯ä¸ºè§„åˆ’ä¸­çš„æœªæ¥å·¥ä½œï¼ˆè§ SPEC/04-GPU-BACKEND.mdï¼‰ã€‚

---

## æ ¸å¿ƒæ¶æ„åŸåˆ™

### 1. æ‰‹å†™æ±‡ç¼–ä¼˜å…ˆï¼ˆARCH-ASM-FIRSTï¼‰ğŸš¨ é“å¾‹

æ ¸å¿ƒçƒ­è·¯å¾„**å¿…é¡»**ä½¿ç”¨æ‰‹å†™æ±‡ç¼–å¾®å†…æ ¸ï¼Œä¸ä¾èµ–ç¼–è¯‘å™¨çš„å¯„å­˜å™¨åˆ†é…å’ŒæŒ‡ä»¤è°ƒåº¦ã€‚

**å¿…é¡»æ‰‹å†™æ±‡ç¼–çš„ç®—å­**ï¼š
- F32/F16/BF16 GEMM å¾®å†…æ ¸
- é‡åŒ– GEMV/GEMM å¾®å†…æ ¸ï¼ˆQ4_K, Q8_K ç­‰ï¼‰

**å¯ä»¥ç”¨ intrinsics çš„ç®—å­**ï¼ˆmemory-boundï¼Œç“¶é¢ˆåœ¨å¸¦å®½ä¸åœ¨è®¡ç®—ï¼‰ï¼š
- BLAS-1ï¼ˆvec_dot, vec_add ç­‰ï¼‰
- æ¿€æ´»å‡½æ•°ï¼ˆsilu, gelu, softmax ç­‰ï¼‰
- å½’ä¸€åŒ–ï¼ˆrms_norm, layer_normï¼‰
- ä½ç½®ç¼–ç ï¼ˆropeï¼‰
- é‡åŒ–è§£ç ï¼ˆdequant_*ï¼‰

**åˆ¤æ–­æ ‡å‡†**ï¼šå¦‚æœç®—å­æ˜¯ compute-bound ä¸” intrinsics ç‰ˆæœ¬è¾¾ä¸åˆ° 85% ç†è®ºå³°å€¼ï¼Œå°±å¿…é¡»æ‰‹å†™æ±‡ç¼–ã€‚

### 2. é€¼è¿‘ç†è®ºæé™ï¼ˆARCH-PEAK-PERFï¼‰ğŸš¨ é“å¾‹

| ç“¶é¢ˆç±»å‹ | ç›®æ ‡ | éªŒè¯æ–¹æ³• |
|----------|------|---------|
| Compute-bound | â‰¥ 85% FLOPS å³°å€¼ | `å®æµ‹ GFLOPS / ç†è®ºå³°å€¼ GFLOPS` |
| Memory-bound | â‰¥ 90% å¸¦å®½å³°å€¼ | `å®æµ‹ GB/s / STREAM å¸¦å®½` |

ç†è®ºå³°å€¼è®¡ç®—ï¼ˆä»¥ AVX2 FMA ä¸ºä¾‹ï¼‰ï¼š
```
å•æ ¸: é¢‘ç‡ Ã— 2(FMA ports) Ã— 8(f32/ymm) Ã— 2(mul+add) = é¢‘ç‡ Ã— 32 FLOP/cycle
å…¨æ ¸: å•æ ¸ Ã— æ ¸å¿ƒæ•° Ã— å…¨æ ¸ Turbo é¢‘ç‡
```

### 3. CPU ä¼˜å…ˆï¼ˆARCH-CPU-FIRSTï¼‰

å½“å‰èšç„¦ CPU åç«¯ã€‚GPU åç«¯ï¼ˆCUDA/Metalï¼‰ä¸ºè§„åˆ’ä¸­çš„æœªæ¥å·¥ä½œï¼ˆè§ SPEC/04-GPU-BACKEND.mdï¼‰ã€‚

**ç¦æ­¢çš„å¤–éƒ¨ä¾èµ–**ï¼š
```rust
// âŒ ç¦æ­¢
use faer::*;        // å¤–éƒ¨ BLAS
use openblas::*;    // å¤–éƒ¨ BLAS
use mkl::*;         // å¤–éƒ¨ BLAS
use cudarc::*;      // GPU
```

### 4. ç®—å­è¾¹ç•Œï¼ˆARCH-SCOPEï¼‰

**å±äºæœ¬åº“**ï¼šçº¯è®¡ç®—åŸè¯­ï¼ˆBLASã€æ¿€æ´»ã€å½’ä¸€åŒ–ã€ä½ç½®ç¼–ç ã€é‡åŒ–è§£ç ã€é‡åŒ– GEMV/GEMMï¼‰

**ä¸å±äº Layer 1 ç®—å­åº“**ï¼š
- FlashAttention / Paged Attentionï¼ˆä¸šåŠ¡ç®—æ³•ï¼‰
- KV Cache ç®¡ç†ï¼ˆä¸šåŠ¡çŠ¶æ€ï¼‰
- èåˆç®—å­ fused_qkv_rope / fused_ffn ç­‰ï¼ˆä¸šåŠ¡ç»„åˆï¼‰
- Embedding lookupï¼ˆæŸ¥è¡¨ï¼Œéè®¡ç®—å¯†é›†ï¼‰
- Samplingï¼ˆä¸šåŠ¡é€»è¾‘ï¼‰

**è§„åˆ’ä¸­çš„æœªæ¥å·¥ä½œ**ï¼š
- GPU åç«¯ï¼ˆCUDA/Metalï¼‰â€” è§ SPEC/04-GPU-BACKEND.md
- Layer 2 æ¨ç†åç«¯ â€” è§ SPEC/05-LAYER2-INFERENCE.md

---

## æ‰‹å†™æ±‡ç¼–å¾®å†…æ ¸æ¶æ„ï¼ˆARCH-ASM-MICROKERNELï¼‰

### ä¸ºä»€ä¹ˆ intrinsics ä¸å¤Ÿ

| é—®é¢˜ | è¯´æ˜ | å½±å“ |
|------|------|------|
| å¯„å­˜å™¨ spill | ç¼–è¯‘å™¨å¯èƒ½å°†ç´¯åŠ å™¨ spill åˆ°æ ˆ | é¢å¤– load/storeï¼Œé™ä½ IPC |
| æŒ‡ä»¤è°ƒåº¦ | ç¼–è¯‘å™¨ä¸ä¸€å®šäº¤é”™ FMA å’Œ load | æµæ°´çº¿æ°”æ³¡ |
| è½¯ä»¶æµæ°´çº¿ | æ— æ³•æ‰‹åŠ¨å®‰æ’ load(k+1) ä¸ compute(k) é‡å  | è®¿å­˜å»¶è¿Ÿæš´éœ² |
| å¯„å­˜å™¨åˆ†é… | æ— æ³•æŒ‡å®šå“ªä¸ª ymm/zmm åšç´¯åŠ å™¨ | å¯èƒ½ç”¨åˆ°é«˜ç¼–å·å¯„å­˜å™¨å¯¼è‡´ VEXâ†’EVEX åˆ‡æ¢ |

### å¾®å†…æ ¸è®¾è®¡

GEMM çš„æ ¸å¿ƒæ˜¯ä¸€ä¸ª MRÃ—NR çš„å¾®å†…æ ¸ï¼Œåœ¨ K ç»´åº¦ä¸Šå¾ªç¯ç´¯åŠ ï¼š

```
for k in 0..KC:
    load A panel column (MR elements)
    load B panel row (NR elements)
    outer product: C[MRÃ—NR] += A[MR] Ã— B[NR]
```

**å„ ISA å¾®å†…æ ¸è§„æ ¼**ï¼š

| ISA | MRÃ—NR | ç´¯åŠ å™¨å¯„å­˜å™¨ | ä¸´æ—¶å¯„å­˜å™¨ | æ€»å¯„å­˜å™¨ |
|-----|-------|------------|-----------|---------|
| AVX2 | 6Ã—16 | 12 ymm (6Ã—2) | 4 ymm | 16 ymm |
| AVX-512 | 14Ã—32 | 28 zmm (14Ã—2) | 4 zmm | 32 zmm |
| NEON | 8Ã—12 | 24 v (8Ã—3) | 8 v | 32 v |

### æ±‡ç¼–å¾®å†…æ ¸æ¥å£çº¦å®š

```rust
// Rust ä¾§å£°æ˜
extern "C" {
    /// AVX2 GEMM 6Ã—16 å¾®å†…æ ¸
    /// åœ¨ K ç»´åº¦ä¸Šå¾ªç¯ï¼Œç´¯åŠ  C[6Ã—16] += A[6Ã—KC] Ã— B[KCÃ—16]
    fn gemm_microkernel_avx2_6x16(
        kc: usize,           // K ç»´åº¦å¾ªç¯æ¬¡æ•°
        a: *const f32,        // A panel, MRÃ—KC, åˆ—ä¸»åº
        b: *const f32,        // B panel, KCÃ—NR, è¡Œä¸»åºï¼ˆå·² packï¼‰
        c: *mut f32,          // C tile, MRÃ—NR
        c_stride: usize,      // C è¡Œæ­¥é•¿ï¼ˆå­—èŠ‚ï¼‰
    );
}

// æ±‡ç¼–ä¾§é€šè¿‡ global_asm! å®ç°
global_asm!(include_str!("asm/x86_64/gemm_avx2.S"));
```

### GEMM åˆ†å±‚ç»“æ„

```
gemm(A, B, C, M, N, K)
â”‚
â”œâ”€â”€ L3 åˆ†å—: NCÃ—KC å—ï¼ˆé€‚é… L3 Cacheï¼‰
â”‚   â”œâ”€â”€ pack_b: B[KCÃ—NC] â†’ packed_b[KCÃ—NC]ï¼ˆè¿ç»­å†…å­˜ï¼‰
â”‚   â”‚
â”‚   â”œâ”€â”€ L2 åˆ†å—: MCÃ—KC å—ï¼ˆé€‚é… L2 Cacheï¼‰
â”‚   â”‚   â”œâ”€â”€ pack_a: A[MCÃ—KC] â†’ packed_a[MCÃ—KC]
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ L1 åˆ†å—: MRÃ—NR å¾®å†…æ ¸ï¼ˆé€‚é… L1 Cache + å¯„å­˜å™¨ï¼‰
â”‚   â”‚       â””â”€â”€ gemm_microkernel_asm(KC, packed_a, packed_b, C)
â”‚   â”‚           â””â”€â”€ æ‰‹å†™æ±‡ç¼–ï¼šç²¾ç¡®æ§åˆ¶å¯„å­˜å™¨ã€æŒ‡ä»¤è°ƒåº¦ã€é¢„å–
```

**åˆ†å—å‚æ•°**ï¼š

| å‚æ•° | å«ä¹‰ | AVX2 å…¸å‹å€¼ | é€‚é… |
|------|------|-----------|------|
| MR | å¾®å†…æ ¸è¡Œæ•° | 6 | å¯„å­˜å™¨æ–‡ä»¶ |
| NR | å¾®å†…æ ¸åˆ—æ•° | 16 (2Ã—ymm) | å¯„å­˜å™¨æ–‡ä»¶ |
| MC | L2 åˆ†å—è¡Œæ•° | 72-144 | L2 Cache |
| KC | L2 åˆ†å— K ç»´ | 256-512 | L1 Cache |
| NC | L3 åˆ†å—åˆ—æ•° | 4096+ | L3 Cache |

---

## é‡åŒ–å¾®å†…æ ¸æ¶æ„ï¼ˆARCH-QUANT-MICROKERNELï¼‰

é‡åŒ– GEMV/GEMM çš„æ ¸å¿ƒæ˜¯ on-the-fly dequantization + FMAï¼š

```
for each block (256 elements):
    SIMD load packed weights (u8/u4)
    SIMD unpack to int8/int16
    SIMD convert to f32
    SIMD scale by block scale factor
    SIMD FMA with input activation
```

**å…³é”®ä¼˜åŒ–**ï¼š
1. ä¸ç”Ÿæˆå®Œæ•´ f32 çŸ©é˜µï¼ˆon-the-flyï¼‰
2. å—çº§è§£ç ï¼ŒL1 Cache å‹å¥½
3. è¾“å…¥å‘é‡ SIMD å¹¿æ’­å¤ç”¨
4. æ‰‹å†™æ±‡ç¼–ç²¾ç¡®æ§åˆ¶è§£åŒ…+FMA äº¤é”™

---

## ä¸‰å±‚é›¶æˆæœ¬åˆ†å‘ï¼ˆARCH-DISPATCHï¼‰

```
Layer 1: Backend    â†’ CpuBackendï¼ˆå”¯ä¸€åç«¯ï¼‰         â€” ç¼–è¯‘æ—¶ç¡®å®š
Layer 2: ISA        â†’ Scalar/AVX2/AVX-512/NEON       â€” å¯åŠ¨æ—¶ä¸€æ¬¡æ£€æµ‹ï¼ˆOnceLockï¼‰
Layer 3: Precision  â†’ f32/f16/bf16                    â€” ç¼–è¯‘æ—¶æ³›å‹å•æ€åŒ–
```

```rust
pub struct CpuKernels;

impl CpuKernels {
    pub fn gemm<E: Element>(a: &[E], b: &[E], c: &mut [E], m: usize, n: usize, k: usize) {
        match get_isa_level() {
            IsaLevel::Avx512 => avx512::gemm::<E>(a, b, c, m, n, k),
            IsaLevel::Avx2   => avx2::gemm::<E>(a, b, c, m, n, k),
            IsaLevel::Neon   => neon::gemm::<E>(a, b, c, m, n, k),
            IsaLevel::Scalar => scalar::gemm::<E>(a, b, c, m, n, k),
        }
    }
}

fn get_isa_level() -> IsaLevel {
    static LEVEL: OnceLock<IsaLevel> = OnceLock::new();
    *LEVEL.get_or_init(|| {
        #[cfg(target_arch = "x86_64")]
        {
            if is_x86_feature_detected!("avx512f") { return IsaLevel::Avx512; }
            if is_x86_feature_detected!("avx2") && is_x86_feature_detected!("fma") {
                return IsaLevel::Avx2;
            }
        }
        #[cfg(target_arch = "aarch64")]
        { return IsaLevel::Neon; }
        IsaLevel::Scalar
    })
}
```

---

## æ³›å‹ç²¾åº¦æ¶æ„ï¼ˆARCH-GENERICï¼‰

### Element Trait

```rust
pub trait Element: Copy + Send + Sync + Default + 'static {
    const ZERO: Self;
    const ONE: Self;
    fn from_f32(v: f32) -> Self;
    fn to_f32(self) -> f32;
    fn mul_add(self, a: Self, b: Self) -> Self;
    fn add(self, other: Self) -> Self;
    fn sub(self, other: Self) -> Self;
    fn mul(self, other: Self) -> Self;
    fn div(self, other: Self) -> Self;
    fn neg(self) -> Self;
    fn max(self, other: Self) -> Self;
    fn min(self, other: Self) -> Self;
    fn sqrt(self) -> Self;
    fn exp(self) -> Self;
    fn recip(self) -> Self;
}
```

### ç²¾åº¦å¤„ç†ç­–ç•¥

| ç²¾åº¦ | AVX2 | AVX-512 | NEON |
|------|------|---------|------|
| f32 | åŸç”Ÿ FMA | åŸç”Ÿ FMA | åŸç”Ÿ FMA |
| f16 | F16C loadâ†’f32 FMAâ†’F16C store | AVX512-FP16 åŸç”Ÿ æˆ– è½¬æ¢ | NEON FP16 åŸç”Ÿ |
| bf16 | ä½ç§» loadâ†’f32 FMAâ†’ä½ç§» store | AVX512-BF16 `dpbf16_ps` | ä½ç§» loadâ†’f32 FMAâ†’ä½ç§» store |

---

## å››å±‚å®æ¶æ„ï¼ˆARCH-MACROï¼‰

> éçƒ­è·¯å¾„ä»£ç é€šè¿‡å®æ‰¹é‡ç”Ÿæˆã€‚çƒ­è·¯å¾„æ‰‹å†™æ±‡ç¼–è¦†å†™ã€‚

```
Layer 1: simd_primitive!     â€” ç¡¬ä»¶åŸè¯­æ˜ å°„è¡¨
Layer 2: define_xxx!         â€” ç®—å­é€»è¾‘æ¨¡æ¿ï¼ˆåŸºçº¿å®ç°ï¼‰
Layer 3: quant_primitive!    â€” é‡åŒ–ç‰¹åŒ–åŸè¯­
Layer 4: expand_all_xxx!     â€” æ‰¹é‡å±•å¼€
```

**è¦†å†™è§„åˆ™**ï¼š
- å®ç”Ÿæˆçš„å®ç°æ˜¯**åŸºçº¿**ï¼ˆä¿è¯æ­£ç¡®æ€§ï¼‰
- æ‰‹å†™æ±‡ç¼–å¾®å†…æ ¸**è¦†å†™**çƒ­è·¯å¾„ï¼ˆä¿è¯æ€§èƒ½ï¼‰
- è¦†å†™å¿…é¡»é€šè¿‡ benchmark è¯æ˜ä¼˜äºåŸºçº¿

**è¯¦ç»†å®è®¾è®¡**ï¼šè§ `03-DATA-STRUCTURE.md` Â§8

---

## ISA å·®å¼‚æ€§ï¼ˆARCH-ISA-DIFFï¼‰

> ä¸åŒ ISA çš„æœ€ä¼˜ç®—æ³•**ç»“æ„ä¸åŒ**ï¼Œä¸ä»…ä»…æ˜¯"æ¢æŒ‡ä»¤"ã€‚

| å·®å¼‚ç»´åº¦ | AVX2 | AVX-512 | NEON |
|----------|------|---------|------|
| GEMM å¾®å†…æ ¸ | 6Ã—16 | 14Ã—32 | 8Ã—12 |
| å¯„å­˜å™¨æ•° | 16 ymm | 32 zmm | 32 v |
| æ°´å¹³æ±‚å’Œ | 4 æ­¥ shuffle | åŸç”Ÿ reduce | åŸç”Ÿ vaddvq |
| INT8 ç‚¹ç§¯ | æ—  | VNNI vpdpbusd | sdot |
| é¢„å–è·ç¦» | 256B | 512B | 128B |

è¿™å°±æ˜¯ä¸ºä»€ä¹ˆå¿…é¡»ç”¨å®ï¼ˆæˆ–æ‰‹å†™æ±‡ç¼–ï¼‰è€Œä¸æ˜¯æ³›å‹ traitï¼šä¸€ä¸ª `fn gemm<S: SimdOps>()` æ— æ³•åŒæ—¶å¯¹ AVX2 ç”¨ 6Ã—16ã€å¯¹ AVX-512 ç”¨ 14Ã—32 å¾®å†…æ ¸ã€‚

---

## ç›®å½•ç»“æ„

```
src/
â”œâ”€â”€ lib.rs                  # Crate å…¥å£
â”œâ”€â”€ traits.rs               # Element trait
â”œâ”€â”€ quant.rs                # QuantType æšä¸¾
â”œâ”€â”€ codebooks.rs            # IQ ç æœ¬å¸¸é‡
â”‚
â”œâ”€â”€ macros/                 # å®æ¶æ„ï¼ˆéçƒ­è·¯å¾„åŸºçº¿ï¼‰
â”‚   â”œâ”€â”€ simd_primitive.rs   # Layer 1
â”‚   â”œâ”€â”€ operator_templates.rs # Layer 2
â”‚   â”œâ”€â”€ quant_primitive/    # Layer 3
â”‚   â””â”€â”€ expand.rs           # Layer 4
â”‚
â”œâ”€â”€ cpu_kernels/            # CPU åç«¯
â”‚   â”œâ”€â”€ mod.rs              # ISA åˆ†å‘
â”‚   â”œâ”€â”€ scalar/             # Scalar å…œåº•
â”‚   â”œâ”€â”€ avx2/               # AVX2 å®ç°
â”‚   â”œâ”€â”€ avx512/             # AVX-512 å®ç°
â”‚   â””â”€â”€ neon/               # NEON å®ç°
â”‚
â””â”€â”€ asm/                    # æ‰‹å†™æ±‡ç¼–å¾®å†…æ ¸
    â”œâ”€â”€ x86_64/             # AVX2 / AVX-512 æ±‡ç¼–
    â””â”€â”€ aarch64/            # NEON æ±‡ç¼–
```

---

## 8. ç®—æ³•æ„å›¾ç¼–è¯‘å™¨æ¶æ„ï¼ˆARCH-COMPILERï¼‰

> æ ‡é‡å®šä¹‰ â†’ äºŒè¿›åˆ¶åˆ†æ â†’ èåˆå†³ç­– â†’ å…¨æ–°ä»£ç ç”Ÿæˆã€‚ç®—å­çš„å”¯ä¸€å®šä¹‰æ¥æºæ˜¯ `extern "C"` çº¯æ ‡é‡å‡½æ•°ï¼Œç¼–è¯‘å™¨é€šè¿‡äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œè‡ªåŠ¨æå–è®¡ç®—ç»“æ„ï¼ˆOpTraceï¼‰ï¼Œç„¶åæ ¹æ® DeviceProfile ç”Ÿæˆæœ€ä¼˜èåˆ SIMD ä»£ç ã€‚

### 8.1 è®¾è®¡å“²å­¦

**æ ‡é‡ä¼˜å…ˆã€‚** ç®—å­å¼€å‘è€…åªå†™ `extern "C"` çº¯æ ‡é‡å‡½æ•°ï¼ˆæ•°å­¦å…¬å¼çš„ç›´æ¥ç¿»è¯‘ï¼‰ï¼Œç¼–è¯‘å™¨å¯¹å…¶ç¼–è¯‘åçš„äºŒè¿›åˆ¶åšç¬¦å·æ‰§è¡Œï¼Œè‡ªåŠ¨æå–å®Œæ•´è®¡ç®—ç»“æ„ï¼ˆOpTraceï¼‰ã€‚

**ä¸ºä»€ä¹ˆæ ‡é‡ C ABIï¼š**
1. **ç¼–è¯‘å™¨å¯åˆ†ææ€§** â€” æ ‡é‡ä»£ç ç¼–è¯‘ååªæœ‰ç®€å•çš„ x87/SSE æ ‡é‡æŒ‡ä»¤ + å¾ªç¯ï¼Œç¬¦å·æ‰§è¡Œå¤æ‚åº¦æä½ï¼ˆå¯¹æ¯” SIMD æ¨¡æ¿çš„æ•°ç™¾æ¡å‘é‡æŒ‡ä»¤ï¼‰
2. **ç®—å­å¼€å‘è€…é›¶é—¨æ§›** â€” åªéœ€å†™æ•°å­¦å…¬å¼çš„ç›´æ¥ç¿»è¯‘ï¼Œæ— éœ€ç†è§£ SIMD/å¯„å­˜å™¨åˆ†é…
3. **è‡ªåŠ¨æ­£ç¡®æ€§åŸºå‡†** â€” æ ‡é‡å®ç°æœ¬èº«å°±æ˜¯ golden reference
4. **æ–°ç®—å­å³æ’å³ç”¨** â€” å†™ä¸€ä¸ª `extern "C"` å‡½æ•°ï¼Œç¼–è¯‘å™¨è‡ªåŠ¨åˆ†æ + ç”Ÿæˆæœ€ä¼˜ä»£ç 

**èåˆ = å…¨æ–°ä»£ç ç”Ÿæˆã€‚** ç¼–è¯‘å™¨æ ¹æ® OpTraceï¼ˆè®¡ç®—ç»“æ„ï¼‰å’Œ DeviceProfileï¼ˆç¡¬ä»¶ç‰¹å¾ï¼‰ï¼Œç›´æ¥ç”¨å¹³å°æ±‡ç¼–å™¨ç¨‹åºåŒ–ç”Ÿæˆå…¨æ–°çš„èåˆå†…æ ¸ã€‚ä¸ä»æ¨¡æ¿ä¸­æå–ä»£ç ç‰‡æ®µã€‚

**Profile é©±åŠ¨ã€‚** åŒä¸€ç®—å­ DAG åœ¨ä¸åŒç¡¬ä»¶ä¸Šå¯èƒ½äº§ç”Ÿå®Œå…¨ä¸åŒçš„èåˆç­–ç•¥å’Œä»£ç ç»“æ„ã€‚èåˆå†³ç­–å®Œå…¨ç”± DeviceProfile é©±åŠ¨ï¼Œä¸ä¾èµ–"æ¨¡æ¿æ˜¯å¦å­˜åœ¨"ã€‚

**ISA æ— å…³æ€§ã€‚** AVX2ã€AVX-512ã€NEON ä¸æ˜¯ç‹¬ç«‹åŠŸèƒ½ã€‚å®ƒä»¬æ˜¯ MachineCodeEmitter åç«¯çš„å¯„å­˜å™¨å®½åº¦é€‰æ‹©ã€‚x86_64 åç«¯æ ¹æ® DeviceProfile.isa åœ¨ ymm (256-bit) å’Œ zmm (512-bit) ä¹‹é—´é€‰æ‹©ã€‚aarch64 åç«¯ä½¿ç”¨ v å¯„å­˜å™¨ (128-bit)ã€‚Phase 0-2 å®Œå…¨ä¸æ„ŸçŸ¥ ISAã€‚

### 8.2 å››é˜¶æ®µç¼–è¯‘æµæ°´çº¿

```
æ ‡é‡å‡½æ•°æ³¨å†Œè¡¨ (ScalarOpRegistry)
    â”‚
    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Phase 0: äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œï¼ˆæ ‡é‡å‡½æ•°åˆ†æï¼‰                       â”‚
â”‚  Â· å– extern "C" å‡½æ•°æŒ‡é’ˆï¼Œç”¨ iced-x86 Decoder åæ±‡ç¼–        â”‚
â”‚  Â· ç¬¦å·æ‰§è¡Œå¼•æ“è¿½è¸ª load â†’ compute â†’ store æ•°æ®æµ             â”‚
â”‚  Â· è¯†åˆ«å¾ªç¯ç»“æ„ã€å½’çº¦æ¨¡å¼ã€å¤š pass ç»“æ„                       â”‚
â”‚  Â· è¾“å‡º: OpTraceï¼ˆå®Œæ•´è®¡ç®—ç»“æ„æè¿°ï¼‰                          â”‚
â”‚  Â· é¦–æ¬¡åˆ†æåç¼“å­˜ï¼ŒåŒä¸€ç®—å­ä¸é‡å¤åˆ†æ                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
CompilerGraph + DeviceProfile + OpTrace ç¼“å­˜
                           â”‚
                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Phase 1: è¯­ä¹‰ DAG æ„ç­‘                                       â”‚
â”‚  Â· ç®—å­ â†’ æŸ¥ ScalarOpRegistry â†’ å–å·²ç¼“å­˜çš„ OpTrace           â”‚
â”‚  Â· OpTrace.pattern è‡ªåŠ¨æ¨å¯¼ç®—å­åˆ†ç±»ï¼ˆä¸å†æ‰‹åŠ¨æ˜ å°„ï¼‰            â”‚
â”‚  Â· æ„å»ºå¼ é‡ def-use é“¾ï¼ˆæ¯æ¡è¾¹æ ‡æ³¨æ•°æ®é‡ã€å½¢çŠ¶ï¼‰               â”‚
â”‚  Â· æ„å»ºåæ”¯é…æ ‘ï¼ˆç”¨äºèåˆç»„åˆ’åˆ†ï¼‰                              â”‚
â”‚  Â· è¾“å‡º: SemanticDAGï¼ˆèŠ‚ç‚¹æºå¸¦ OpTraceï¼‰                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Phase 2: Profile-Driven èåˆå†³ç­–                              â”‚
â”‚                                                               â”‚
â”‚  è¾“å…¥: SemanticDAG + DeviceProfile                            â”‚
â”‚                                                               â”‚
â”‚  Step 1: èåˆç»„åˆ’åˆ†ï¼ˆåæ”¯é…æ ‘ + ç®—å­åˆ†ç±»è§„åˆ™ï¼‰                 â”‚
â”‚    Â· elemwise/injective é“¾ â†’ Loop Fusion å€™é€‰                 â”‚
â”‚    Â· GEMM åçš„ elemwise æ¶ˆè´¹è€… â†’ Epilogue Injection å€™é€‰      â”‚
â”‚    Â· GEMM å‰çš„ norm ç”Ÿäº§è€… â†’ Tile-Level Fusion å€™é€‰           â”‚
â”‚                                                               â”‚
â”‚  Step 2: Profile çº¦æŸæ£€æŸ¥                                     â”‚
â”‚    Â· ä¸­é—´å¼ é‡ > L1 å®¹é‡? â†’ å¿…é¡» tile-level fusion             â”‚
â”‚    Â· ä¸­é—´å¼ é‡ â‰¤ L1 å®¹é‡? â†’ compute_root å³å¯                  â”‚
â”‚    Â· èåˆåå¯„å­˜å™¨å‹åŠ› > å¯ç”¨å¯„å­˜å™¨? â†’ æ‹’ç»èåˆæˆ–æ’å…¥ spill    â”‚
â”‚    Â· ç”Ÿäº§è€…æœ‰å¤šä¸ªæ¶ˆè´¹è€…? â†’ ä¸èåˆï¼ˆé¿å…é‡å¤è®¡ç®—ï¼‰             â”‚
â”‚                                                               â”‚
â”‚  Step 3: Tiling å‚æ•°è®¡ç®—                                      â”‚
â”‚    Â· GEMM: BLIS ä¸‰çº§åˆ†å— KC/MC/NCï¼ˆé€‚é… L1/L2/L3ï¼‰           â”‚
â”‚    Â· Elementwise: tile å¤§å°é€‚é… L1                             â”‚
â”‚    Â· Tile-Level Fusion: MC å¯¹é½å‰é©±ç®—å­çš„ tile è¾¹ç•Œ           â”‚
â”‚                                                               â”‚
â”‚  Step 3.5: å¹¶è¡ŒåŒ–å†³ç­–                                         â”‚
â”‚    Â· GEMM: NC å¾ªç¯å¹¶è¡Œï¼ˆæ¯ä¸ª NC tile ç‹¬ç«‹ï¼Œæ— æ•°æ®ä¾èµ–ï¼‰       â”‚
â”‚    Â· Elementwise/LoopFusion: æŒ‰å…ƒç´ æ•°å‡åˆ†åˆ°çº¿ç¨‹               â”‚
â”‚    Â· æ•°æ®é‡ < é˜ˆå€¼ â†’ Sequentialï¼ˆå¹¶è¡Œå¼€é”€ä¸å€¼å¾—ï¼‰             â”‚
â”‚    Â· JIT ä»£ç æ˜¯å•çº¿ç¨‹çš„ï¼Œè°ƒç”¨æ–¹ thread pool æŒ‰ç­–ç•¥åˆ†å‘ tile   â”‚
â”‚                                                               â”‚
â”‚  Step 4: Buffer è§„åˆ’                                          â”‚
â”‚    Â· å¼ é‡æ´»æ€§åˆ†æ: birth/death æ‹“æ‰‘åºä½ç½®                     â”‚
â”‚    Â· åŒºé—´å›¾ç€è‰²è´ªå¿ƒç®—æ³•: æœ€å¤§åŒ– buffer åŸåœ°å¤ç”¨               â”‚
â”‚                                                               â”‚
â”‚  è¾“å‡º: FusionPlanï¼ˆç­–ç•¥ + TileConfig + ParallelStrategy + BufferPlanï¼‰â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Phase 3: å…¨æ–°ä»£ç ç”Ÿæˆ                                        â”‚
â”‚  Â· ä» OpTrace çš„ Vec<TraceOp> ç›´æ¥æ˜ å°„åˆ° SIMD æŒ‡ä»¤           â”‚
â”‚  Â· TraceOp::Add â†’ vaddps, TraceOp::Mul â†’ vmulps, ...        â”‚
â”‚  Â· TraceOp::Exp â†’ å¤šé¡¹å¼é€¼è¿‘æŒ‡ä»¤åºåˆ—                         â”‚
â”‚  Â· Epilogue Injection: å–æ¶ˆè´¹è€… OpTrace.bodyï¼Œ               â”‚
â”‚    å¯¹æ¯ä¸ª TraceOp ç”Ÿæˆ SIMD æŒ‡ä»¤ï¼Œåœ¨ç´¯åŠ å™¨ä¸ŠåŸåœ°æ‰§è¡Œ          â”‚
â”‚  Â· GEMM â†’ å®Œæ•´ BLIS ä¸‰é‡å¾ªç¯ + epilogue åœ¨ç´¯åŠ å™¨å†™å›å‰æ‰§è¡Œ   â”‚
â”‚  Â· Tile-Level Fusion â†’ å‰é©±ç®—å­çš„ tile è®¡ç®—åµŒå…¥               â”‚
â”‚    GEMM MC å¾ªç¯å†…éƒ¨                                           â”‚
â”‚  Â· è¾“å‡º: CompiledLayer (mmap RWX å¯æ‰§è¡Œé¡µ)                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 8.3 Phase 0: äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œï¼ˆæ ‡é‡å‡½æ•°åˆ†æï¼‰

**è¾“å…¥**ï¼š`extern "C"` æ ‡é‡å‡½æ•°æŒ‡é’ˆï¼ˆä» `ScalarOpRegistry` è·å–ï¼‰

**æ ¸å¿ƒæ´å¯Ÿï¼šfn_ptr çš„åŒé‡è§’è‰²**

`ScalarOpRegistry` æ³¨å†Œçš„ `fn_ptr` åŒæ—¶æ˜¯ï¼š
1. **æ‰§è¡Œå…¥å£** â€” å¯ç›´æ¥è°ƒç”¨ï¼Œä½œä¸ºæ­£ç¡®æ€§åŸºå‡†ï¼ˆgolden referenceï¼‰
2. **åˆ†æå…¥å£** â€” iced-x86 Decoder ä»æ­¤åœ°å€å¼€å§‹åæ±‡ç¼–ï¼Œæå–è®¡ç®—ç»“æ„

DAG ä¸­æ¯ä¸ª `CompilerOp { kind: OpKind::Silu }` é€šè¿‡ `registry.get(OpKind::Silu)` è·å– fn_ptrï¼Œ
æ—¢çŸ¥é“ã€Œè¿™ä¸ªç®—å­çš„å‡½æ•°å®ç°åœ¨å“ªã€ï¼ˆå¯æ‰§è¡Œï¼‰ï¼Œä¹ŸçŸ¥é“ã€Œè¦åˆ†æçš„äºŒè¿›åˆ¶åœ¨å“ªã€ï¼ˆå¯åˆ†æï¼‰ã€‚

**æ ‡é‡å‡½æ•°çš„å½¢æ€ç”±æ•°å­¦å®šä¹‰å†³å®š**

æ ‡é‡å‡½æ•°ä¸æ˜¯"è®¾è®¡é€‰æ‹©"ï¼Œè€Œæ˜¯ç®—æ³•çš„ç›´æ¥ç¿»è¯‘ï¼š
- SiLU çš„æ•°å­¦å®šä¹‰æ˜¯ `xÂ·Ïƒ(x)`ï¼Œæ ‡é‡å®ç°å°±æ˜¯ `x / (1 + exp(-x))`ï¼Œç¼–è¯‘åå‡ æ¡æ ‡é‡æŒ‡ä»¤ + `call expf`
- RMSNorm å¤©ç„¶éœ€è¦å‘é‡è¾“å…¥ï¼ˆè¦ç®—æ–¹å·®ï¼‰ï¼Œæ ‡é‡å®ç°è‡ªç„¶å¸¦å¾ªç¯å’Œå½’çº¦
- GEMM å¤©ç„¶æ˜¯ä¸‰é‡å¾ªç¯ + FMA ç´¯åŠ 

æ¯ä¸ªç®—å­çš„äºŒè¿›åˆ¶å¤æ‚åº¦ç”±å…¶æ•°å­¦ç»“æ„å†³å®šï¼Œç¬¦å·æ‰§è¡Œé¢å¯¹çš„ä¸æ˜¯ä»»æ„äºŒè¿›åˆ¶ï¼Œ
è€Œæ˜¯æˆ‘ä»¬è‡ªå·±ç¼–è¯‘çš„ã€å·²çŸ¥å…¥å£åœ°å€çš„ã€ç»“æ„ç”±æ•°å­¦å…¬å¼å†³å®šçš„ç®€å•å‡½æ•°ã€‚

**å¤„ç†æµç¨‹**ï¼š

1. **åæ±‡ç¼–**ï¼šiced-x86 Decoder ä»å‡½æ•°åœ°å€å¼€å§‹ï¼Œåæ±‡ç¼–åˆ° `ret` æŒ‡ä»¤ã€‚`extern "C"` ä¿è¯å‡½æ•°ä»¥æ ‡å‡† prologue/epilogue åŒ…è£¹ã€‚

2. **å¾ªç¯æ£€æµ‹**ï¼šæ‰¾ backward jumpï¼ˆç›®æ ‡åœ°å€ < å½“å‰åœ°å€ï¼‰= back-edge = å¾ªç¯ã€‚æ ‡é‡å‡½æ•°çš„å¾ªç¯ç»“æ„ç®€å•ï¼ˆå•å±‚æˆ–ä¸¤å±‚åµŒå¥—ï¼‰ï¼Œä¸éœ€è¦å®Œæ•´çš„ CFG åˆ†æã€‚

3. **ç¬¦å·æ‰§è¡Œ**ï¼š`SymState`ï¼ˆå¯„å­˜å™¨ â†’ `SymValue` æ˜ å°„ï¼‰é€æŒ‡ä»¤æ¨è¿›ï¼Œè¿½è¸ªæ¯æ¡æŒ‡ä»¤çš„æ•°æ®æµï¼ˆload â†’ compute â†’ storeï¼‰ã€‚

4. **libm è°ƒç”¨è¯†åˆ«**ï¼š`call` æŒ‡ä»¤çš„ç›®æ ‡åœ°å€è§£æä¸º `expf`, `sqrtf`, `tanhf` ç­‰ã€‚é€šè¿‡ç¬¦å·è¡¨æˆ–å·²çŸ¥åœ°å€æ˜ å°„ã€‚

5. **å½’çº¦æ¨¡å¼è¯†åˆ«**ï¼šå¾ªç¯å†…æœ‰ `addss xmm_acc, xmm_temp` ä¸” `xmm_acc` è·¨è¿­ä»£å­˜æ´» â†’ å½’çº¦ç´¯åŠ å™¨ã€‚

6. **å¤š pass è¯†åˆ«**ï¼šå¤šä¸ªè¿ç»­å¾ªç¯ï¼ˆåŒä¸€ä¸ª `n` å‚æ•°æ§åˆ¶è¾¹ç•Œï¼‰â†’ multi-pass ç®—å­ï¼ˆå¦‚ rms_norm çš„ sum_squares + scaleï¼‰ã€‚

7. **GEMM æ¨¡å¼è¯†åˆ«**ï¼šä¸‰é‡åµŒå¥—å¾ªç¯ + å†…å±‚æ˜¯ `a * b + c` ç´¯åŠ æ¨¡å¼ â†’ `ComputePattern::Gemm`ã€‚ä¸éœ€è¦"çŸ¥é“è¿™æ˜¯çŸ©é˜µä¹˜æ³•"ï¼Œåªéœ€è¯†åˆ«å¾ªç¯åµŒå¥—ç»“æ„å’Œ FMA ç´¯åŠ æ¨¡å¼ã€‚

**è¾“å‡º**ï¼š`OpTrace { pattern: ComputePattern, signature: ScalarFnSignature }`

**ç¼“å­˜**ï¼š`OpKind â†’ OpTrace` çš„ HashMapï¼Œé¦–æ¬¡åˆ†æåç¼“å­˜ï¼ŒåŒä¸€ç®—å­ä¸é‡å¤åˆ†æã€‚

**ä¸æ—§ Phase 0ï¼ˆå·²åˆ é™¤ï¼‰çš„åŒºåˆ«**ï¼š
- æ—§ Phase 0 å¯¹ SIMD æ¨¡æ¿äºŒè¿›åˆ¶åšç¬¦å·æ‰§è¡Œ â†’ å¤æ‚åº¦å¤ªé«˜ï¼Œè¢«åˆ é™¤
- æ–° Phase 0 å¯¹çº¯æ ‡é‡ C ABI å‡½æ•°åšç¬¦å·æ‰§è¡Œ â†’ åªæœ‰æ ‡é‡æŒ‡ä»¤ + ç®€å•å¾ªç¯ï¼Œå¤æ‚åº¦æä½

**æ ‡é‡å‡½æ•°çº¦æŸ**ï¼ˆç¼–è¯‘å™¨å¯åˆ†æçš„å‰æï¼‰ï¼š
- `extern "C"` ABI â€” å¹²å‡€çš„è°ƒç”¨çº¦å®šï¼Œæ—  Rust name mangling
- åªç”¨æ ‡é‡ç®—æœ¯ï¼š`+`, `-`, `*`, `/`, `exp()`, `sqrt()`, `tanh()` ç­‰
- ä¸è°ƒç”¨å…¶ä»–è‡ªå®šä¹‰å‡½æ•°ï¼ˆlibm å‡½æ•°é™¤å¤–ï¼‰
- ä¸åšå †åˆ†é…
- å¾ªç¯ç»“æ„æ¸…æ™°ï¼š`for i in 0..n` æˆ–ç­‰ä»·çš„ while å¾ªç¯
- ç¼–è¯‘æ—¶ç”¨ `-C opt-level=1`ï¼ˆä¿ç•™å¾ªç¯ç»“æ„ï¼Œæ¶ˆé™¤å†—ä½™ï¼Œä¸åšå‘é‡åŒ–ï¼‰

**æ ‡é‡å‡½æ•°ç¤ºä¾‹**ï¼š

```rust
// src/scalar_ops/activations.rs

/// SiLU: out[i] = x[i] / (1 + exp(-x[i]))
#[no_mangle]
pub extern "C" fn scalar_silu(x: *const f32, out: *mut f32, n: usize) {
    for i in 0..n {
        unsafe {
            let v = *x.add(i);
            *out.add(i) = v / (1.0 + (-v).exp());
        }
    }
}

/// RMSNorm: two-pass â€” sum_squares then scale
#[no_mangle]
pub extern "C" fn scalar_rms_norm(
    x: *const f32, weight: *const f32, out: *mut f32, n: usize, eps: f32,
) {
    unsafe {
        // Pass 1: sum of squares
        let mut ss: f32 = 0.0;
        for i in 0..n {
            let v = *x.add(i);
            ss += v * v;
        }
        let inv_rms = 1.0 / ((ss / n as f32) + eps).sqrt();
        // Pass 2: scale
        for i in 0..n {
            *out.add(i) = *x.add(i) * inv_rms * *weight.add(i);
        }
    }
}
```

ç¬¦å·æ‰§è¡Œå¯¹ `scalar_silu` çš„åˆ†æç»“æœï¼š
```
OpTrace {
    pattern: ComputePattern::Elementwise {
        body: [Input(0), Neg(0), Exp(1), Const(1.0), Add(2, 3), Div(0, 4)]
    },
    // SiLU: v / (1 + exp(-v))
}
```

### 8.4 Phase 1: è¯­ä¹‰ DAG æ„ç­‘

```rust
/// ç¼–è¯‘å™¨å…¥å£
pub fn compile_graph(
    graph: &CompilerGraph,
    profile: &DeviceProfile,
) -> Result<CompiledLayer, CompileError>;
```

**CompilerGraph æ¥æº**ï¼šç”± GLLM å°† FusedGraph å±•å¼€ä¸ºåŸå­ç®—å­ DAG åä¼ å…¥ã€‚gllm-kernels ä¸è´Ÿè´£ ONNX æ–‡ä»¶åŠ è½½ä¸è§£æã€‚

**æ„ç­‘è¿‡ç¨‹**ï¼š

```
CompilerGraph
    â”‚
    â”œâ”€â”€ 1. ç®—å­ç»‘å®š: æ¯ä¸ªç®—å­ â†’ æŸ¥ ScalarOpRegistry â†’ å–å·²ç¼“å­˜çš„ OpTrace
    â”‚      Â· OpTrace åŒ…å«å®Œæ•´è®¡ç®—ç»“æ„ï¼ˆä¸åªæ˜¯åˆ†ç±»æ ‡ç­¾ï¼‰
    â”‚      Â· é¦–æ¬¡åˆ†æåç¼“å­˜ï¼ŒåŒä¸€ç®—å­ä¸é‡å¤åˆ†æ
    â”‚
    â”œâ”€â”€ 2. ç®—å­åˆ†ç±»ï¼ˆä» OpTrace.pattern è‡ªåŠ¨æ¨å¯¼ï¼Œä¸å†æ‰‹åŠ¨æ˜ å°„ï¼‰:
    â”‚      Â· ComputePattern::Elementwise / BinaryElementwise â†’ kElemWise
    â”‚      Â· ComputePattern::Reduction â†’ kReduction
    â”‚      Â· ComputePattern::NormLike â†’ kReduction
    â”‚      Â· ComputePattern::Gemm â†’ kGemm
    â”‚      Â· ComputePattern::QuantDecode â†’ kOpaque
    â”‚      Â· kInjective: rope, reshape, transposeï¼ˆä» CompilerOp ç±»å‹æ¨å¯¼ï¼‰
    â”‚
    â”œâ”€â”€ 3. å¼ é‡ def-use é“¾: æ¯æ¡è¾¹æ ‡æ³¨
    â”‚      Â· data_bytes: æ•°æ®é‡ï¼ˆå…ƒç´ æ•° Ã— sizeof(E)ï¼‰
    â”‚      Â· consumers: æ¶ˆè´¹è€…èŠ‚ç‚¹åˆ—è¡¨
    â”‚      Â· can_register_pass: æ˜¯å¦å¯å¯„å­˜å™¨ä¼ é€’ï¼ˆå•æ¶ˆè´¹è€… + elemwiseï¼‰
    â”‚
    â””â”€â”€ 4. åæ”¯é…æ ‘æ„å»ºï¼ˆç”¨äº Phase 2 èåˆç»„åˆ’åˆ†ï¼‰
```

**æœªæ˜ å°„ç®—å­å¤„ç†**ï¼šè¿”å› `CompileError::UnsupportedOp(op_name)`ï¼ŒGLLM å›é€€åˆ° fallback è·¯å¾„ã€‚

### 8.5 Phase 2: Profile-Driven èåˆå†³ç­–

èåˆå†³ç­–å®Œå…¨ç”±ç¡¬ä»¶ profile å’Œç®—å­è¯­ä¹‰é©±åŠ¨ï¼Œä¸ä¾èµ–"æ¨¡æ¿æ˜¯å¦å­˜åœ¨"ã€‚

**å…¥å£ç­¾å**ï¼š

```rust
/// Phase 2 å…¥å£ â€” å¿…é¡»æ¥æ”¶ DeviceProfileï¼Œèåˆå†³ç­–ç”±ç¡¬ä»¶çŠ¶æ€é©±åŠ¨
pub fn fuse(
    graph: &CompilerGraph,
    profile: &DeviceProfile,
) -> FusionPlan;
```

**Step 1: èåˆç»„åˆ’åˆ†ï¼ˆåæ”¯é…æ ‘ç®—æ³•ï¼‰**

åŸºäº TVM çš„èåˆè§„åˆ™ï¼Œåœ¨åæ”¯é…æ ‘ä¸Šä»å¶å­å‘æ ¹éå†ï¼š

| ç”Ÿäº§è€…ç±»å‹ | æ¶ˆè´¹è€…ç±»å‹ | èåˆè§„åˆ™ |
|-----------|-----------|---------|
| kElemWise | ä»»æ„ | å¯èåˆè¿›æ¶ˆè´¹è€… |
| kInjective | ä»»æ„ | å¯èåˆè¿›æ¶ˆè´¹è€… |
| kReduction | kElemWise/kInjective | å¯å°†æ¶ˆè´¹è€…èåˆä¸º epilogue |
| kGemm | kElemWise | å¯å°†æ¶ˆè´¹è€…èåˆä¸º epilogueï¼ˆEpilogue Injectionï¼‰ |
| kGemm | kReduction | ä¸èåˆ |
| kOpaque | ä»»æ„ | ä¸èåˆ |

**é¢å¤–çº¦æŸï¼ˆç¡¬ä»¶é©±åŠ¨ï¼‰**ï¼š
- ç”Ÿäº§è€…æœ‰å¤šä¸ªæ¶ˆè´¹è€… â†’ ä¸èåˆï¼ˆé¿å…é‡å¤è®¡ç®—ï¼‰
- èåˆç»„å†…æ€»å¯„å­˜å™¨å‹åŠ› > `profile.num_simd_regs()` â†’ æ‹’ç»èåˆæˆ–æ‹†åˆ†
- Epilogue éœ€è¦çš„ scratch å¯„å­˜å™¨ > å¾®å†…æ ¸å‰©ä½™å¯„å­˜å™¨ â†’ æ‹’ç» epilogue injection

**Step 2: äº”ç§èåˆæ¨¡å¼ï¼ˆFusionModeï¼‰**

æ¯ä¸ª FusionGroup æºå¸¦ä¸€ä¸ª `FusionMode`ï¼Œç”±ç¡¬ä»¶ profile å’Œæ•°æ®é‡å…±åŒå†³å®šï¼š

```rust
pub enum FusionMode {
    /// GEMM store é˜¶æ®µæ³¨å…¥ epilogueï¼ˆæ¶ˆè´¹è€… OpTrace.body â†’ SIMDï¼‰
    EpilogueInjection { epilogue_ops: Vec<OpId> },
    /// å¤šä¸ª elementwise åˆå¹¶ä¸ºå•å¾ªç¯ï¼ˆæ•°æ®åœ¨å¯„å­˜å™¨ä¸­æµè¿‡æ•´ä¸ªé“¾ï¼‰
    LoopFusion { chain: Vec<OpId> },
    /// å‰é©±ç®—å­åµŒå…¥ GEMM MC å¾ªç¯ï¼ˆç¡¬ä»¶é©±åŠ¨ï¼šoutput > L1 * 0.75ï¼‰
    TileLevelFusion { predecessor: OpId, tile_rows: usize },
    /// å‰é©±ç®—å­å…ˆç®—å®Œï¼Œç»“æœç•™ L1ï¼ˆç¡¬ä»¶é©±åŠ¨ï¼šoutput â‰¤ L1 * 0.75ï¼‰
    ComputeRoot { predecessor: OpId },
    /// ä¸èåˆ
    Standalone,
}
```

**Step 2a: TileLevelFusion vs ComputeRoot çš„ç¡¬ä»¶é©±åŠ¨å†³ç­–**

```
å†³ç­–è§„åˆ™ï¼ˆä»¥ RMSNorm â†’ GEMM ä¸ºä¾‹ï¼‰:

  let output_bytes = hidden_dim * dtype.size_bytes();  // RMSNorm è¾“å‡ºå¤§å°
  let (l1, _, _) = profile.cache_sizes();              // ä» DeviceProfile è·å– L1 å®¹é‡

  if output_bytes > l1 * 3 / 4 {
      // è¾“å‡ºè¶…è¿‡ L1 çš„ 75% â†’ å…ˆç®—å®Œå†è¯»æ—¶å·²è¢«é€å‡º L1
      // å¿…é¡»åµŒå…¥ GEMM MC å¾ªç¯ï¼Œæ¯æ¬¡åªç®— MC è¡Œï¼Œè¾“å‡ºç•™åœ¨ L1 çƒ­åŒº
      let (_, mc, _) = profile.gemm_blocking(shape);
      FusionMode::TileLevelFusion { predecessor: norm_op, tile_rows: mc }
  } else {
      // è¾“å‡º â‰¤ L1 çš„ 75% â†’ å…ˆç®—å®Œï¼Œç»“æœæ•´ä½“ç•™åœ¨ L1
      // GEMM è¯» A çŸ©é˜µæ—¶ RMSNorm ç»“æœä»ç„¶çƒ­
      FusionMode::ComputeRoot { predecessor: norm_op }
  }
```

**TileLevelFusion çš„ scratch buffer æ–¹æ¡ˆ**ï¼š

```
æ•°æ®æµ:
  scratchpad (ç”± Phase 2 Step 4 buffer planning åˆ†é…)
      â”‚
      â”œâ”€â”€ normed åŒºåŸŸ: MC Ã— K Ã— sizeof(E) bytes
      â”‚   Â· MC è¡Œçš„ RMSNorm ç»“æœå†™å…¥æ­¤å¤„
      â”‚   Â· ç´§æ¥ç€è¢« pack_a æ¶ˆè´¹ï¼Œpack_a æŒ‰ KC åˆ—åˆ‡ç‰‡è¯»å–
      â”‚   Â· æ¯æ¬¡åªè¯» MC Ã— KC Ã— sizeof(E)ï¼Œåœ¨ L2 å†…
      â”‚
      â””â”€â”€ å…¶ä»–ä¸­é—´å¼ é‡...

  weight å‘é‡ (hidden_dim Ã— sizeof(E)):
      Â· æ˜¯ graph inputï¼Œé€šè¿‡ JIT å‡½æ•°å‚æ•°ä¼ å…¥ï¼ˆä¸åœ¨ scratchpad é‡Œï¼‰
      Â· æ¯ä¸ª MC tile éƒ½è¯»å®Œæ•´ weight å‘é‡ï¼ˆåªè¯»ï¼ŒL2 çƒ­é©»ç•™ï¼‰

  æ­£ç¡®æ€§ä¿è¯:
      Â· RMSNorm æ˜¯é€è¡Œç‹¬ç«‹çš„ï¼ˆæ¯è¡Œçš„ norm åªä¾èµ–è¯¥è¡Œè‡ªèº«ï¼‰
      Â· æŒ‰ MC è¡Œåˆ‡åˆ†ä¸å½±å“æ­£ç¡®æ€§
      Â· æ¯ä¸ª MC tile ç‹¬ç«‹åšå®Œæ•´çš„ä¸¤ passï¼ˆpass 1: sum_squares, pass 2: scaleï¼‰
```

**æ¨¡å¼ A: Epilogue Injectionï¼ˆGEMM åæ³¨å…¥ï¼‰**

```
åœºæ™¯: GEMM â†’ Bias â†’ SiLU

æœªèåˆ:
  GEMM: C[m][n] = Î£ A[m][k]*B[k][n]  â†’ å†™å›å†…å­˜
  Bias: C[m][n] += bias[n]             â†’ è¯»å†…å­˜ï¼Œå†™å›å†…å­˜
  SiLU: C[m][n] = silu(C[m][n])        â†’ è¯»å†…å­˜ï¼Œå†™å›å†…å­˜
  å†…å­˜å¾€è¿”: 3 æ¬¡å†™ + 2 æ¬¡è¯»

èåˆåï¼ˆå•ä¸€å¾®å†…æ ¸ epilogueï¼‰:
  GEMM K-loop: ymm0..ymm11 ç´¯åŠ å®Œæ¯•
  æ³¨å…¥ bias:   vaddps ymm_i, ymm_i, [bias + j*32]
  æ³¨å…¥ SiLU:   å¯¹ ymm_i åŸåœ°æ‰§è¡Œ SiLUï¼ˆç¨‹åºåŒ–ç”Ÿæˆçš„æŒ‡ä»¤åºåˆ—ï¼‰
  store:       vmovups [C + offset], ymm_i
  å†…å­˜å¾€è¿”: 1 æ¬¡å†™

å®ç°: ç¼–è¯‘å™¨æ ¹æ® SiLU çš„æ•°å­¦è¯­ä¹‰ï¼ˆx * sigmoid(x)ï¼‰ç›´æ¥ç”¨æ±‡ç¼–å™¨ç”Ÿæˆå¯¹å•ä¸ª ymm æ‰§è¡Œ
     SiLU çš„ ~15 æ¡æŒ‡ä»¤ï¼Œæ³¨å…¥åˆ° GEMM å¾®å†…æ ¸çš„ store é˜¶æ®µä¹‹å‰ã€‚ç”±äº GEMM 6x16 æœ‰
     12 ä¸ªç´¯åŠ å™¨(ymm0-11) å’Œ 4 ä¸ª scratch(ymm12-15)ï¼ŒSiLU éœ€è¦ 3 ä¸ª scratchï¼Œ
     å¯ä»¥é€è¡Œå¤„ç†ï¼šå¯¹ ymm0-ymm1 æ‰§è¡Œ SiLUï¼ˆç”¨ ymm12-14 åš scratchï¼‰ï¼Œ
     ç„¶å ymm2-ymm3ï¼Œä»¥æ­¤ç±»æ¨ã€‚
```

**æ¨¡å¼ B: Loop Fusionï¼ˆElementwise é“¾åˆå¹¶ï¼‰**

```
åœºæ™¯: SiLU â†’ VecMul â†’ VecAdd

æœªèåˆï¼ˆ3 ä¸ªç‹¬ç«‹å¾ªç¯ï¼‰:
  Loop1: for i { out1[i] = silu(in[i]) }        â†’ è¯» in, å†™ out1
  Loop2: for i { out2[i] = out1[i] * w[i] }     â†’ è¯» out1+w, å†™ out2
  Loop3: for i { out3[i] = out2[i] + res[i] }   â†’ è¯» out2+res, å†™ out3
  å†…å­˜å¾€è¿”: 3 æ¬¡è¯» + 3 æ¬¡å†™ + 2 æ¬¡ä¸­é—´è¯»

èåˆåï¼ˆå•å¾ªç¯ï¼Œæ•°æ®åœ¨å¯„å­˜å™¨ä¸­æµè¿‡æ•´ä¸ªé“¾ï¼‰:
  for i in (0..n).step_by(8):
    ymm0 = load(in[i..i+8])
    ymm0 = silu(ymm0)           // å¯„å­˜å™¨å†…ï¼Œä¸å†™å†…å­˜
    ymm0 = ymm0 * load(w[i])    // å¯„å­˜å™¨å†…
    ymm0 = ymm0 + load(res[i])  // å¯„å­˜å™¨å†…
    store(out[i..i+8], ymm0)
  å†…å­˜å¾€è¿”: 3 æ¬¡è¯» + 1 æ¬¡å†™ï¼ˆæ¶ˆé™¤ 2 æ¬¡ä¸­é—´å†™ + 2 æ¬¡ä¸­é—´è¯»ï¼‰

å®ç°: ç”¨ iced-x86 CodeAssembler (x86_64) / dynasm-rs (aarch64) ç¨‹åºåŒ–ç”Ÿæˆå•å¾ªç¯ä½“ã€‚æ¯ä¸ªç®—å­çš„æ ¸å¿ƒè®¡ç®—
     æ ¹æ®æ•°å­¦è¯­ä¹‰ç›´æ¥ç”ŸæˆæŒ‡ä»¤åºåˆ—ï¼ŒæŒ‰é¡ºåºæ³¨å…¥å¾ªç¯ä½“ã€‚æ•°æ®å§‹ç»ˆåœ¨ ymm0 ä¸­ï¼Œ
     ä¸ç»è¿‡å†…å­˜ã€‚
```

**æ¨¡å¼ C: Tile-Level Fusionï¼ˆå‰é©±ç®—å­åµŒå…¥ GEMM å¾ªç¯ï¼‰**

```
åœºæ™¯: RMSNorm â†’ GEMM, hidden_dim=16384

Profile åˆ†æ:
  RMSNorm è¾“å‡º = 16384 * 4B = 64KB > L1(32KB)
  â†’ å¦‚æœå…ˆç®—å®Œ RMSNorm å†ç®— GEMMï¼ŒGEMM è¯» A çŸ©é˜µæ—¶ RMSNorm ç»“æœå·²è¢«é€å‡º L1
  â†’ å¿…é¡» tile-level fusion

èåˆåï¼ˆRMSNorm tile åµŒå…¥ GEMM MC å¾ªç¯ï¼‰:
  for nc in 0..N/NC:
    pack_b(B[0..K, nc..nc+NC])
    for mc in 0..M/MC:                          // MC â‰ˆ 72-144
      // â˜… åµŒå…¥: åªç®— MC è¡Œçš„ RMSNorm
      rmsnorm_tile(x[mc..mc+MC], w, scratch_a)  // è¾“å‡º MC*K*4B â‰ˆ 72*4096*4 = 1.1MB
      pack_a(scratch_a[mc..mc+MC])               // pack åç«‹å³è¢«å¾®å†…æ ¸æ¶ˆè´¹ï¼ŒL1 çƒ­
      for nr in 0..NC/NR:
        microkernel(KC, packed_a, packed_b, C)

å¯¹æ¯” compute_rootï¼ˆhidden_dim=4096, è¾“å‡º=16KB < L1ï¼‰:
  rmsnorm(x, w, normed_x)    // æ•´ä½“ç®—å®Œï¼Œç»“æœ 16KB ç•™åœ¨ L1
  for nc in 0..N/NC:
    pack_b(...)
    for mc in 0..M/MC:
      pack_a(normed_x[mc..mc+MC])  // ä» L1 è¯»ï¼Œä»ç„¶çƒ­
      ...

å†³ç­–è§„åˆ™:
  if rmsnorm_output_bytes > profile.l1_cache_bytes * 0.75 {
      TileLevelFusion  // åµŒå…¥ MC å¾ªç¯
  } else {
      ComputeRoot      // å…ˆç®—å®Œï¼Œç»“æœç•™åœ¨ L1
  }
```

**Step 3: åŒä¸€ DAG åœ¨ä¸åŒç¡¬ä»¶ä¸Šçš„èåˆå·®å¼‚**

```
DAG: RMSNorm(4096) â†’ Wq_GEMM â†’ RoPE â†’ Attention

ç¡¬ä»¶ A (L1=32KB, 16 ymm, AVX2):
  RMSNorm è¾“å‡º = 16KB < L1*0.75 â†’ ComputeRoot
  Wq_GEMM + RoPE â†’ Epilogue Injectionï¼ˆRoPE æ³¨å…¥ GEMM store é˜¶æ®µï¼‰
  ç”Ÿæˆ: rmsnorm() + gemm_with_rope_epilogue()

ç¡¬ä»¶ B (L1=32KB, ä½† hidden=16384):
  RMSNorm è¾“å‡º = 64KB > L1*0.75 â†’ Tile-Level Fusion
  Wq_GEMM + RoPE â†’ Epilogue Injection
  ç”Ÿæˆ: gemm_with_rmsnorm_tile_and_rope_epilogue()ï¼ˆä¸‰ç®—å­èåˆï¼‰

ç¡¬ä»¶ C (L1=48KB, 32 zmm, AVX-512):
  RMSNorm è¾“å‡º = 64KB > L1*0.75 â†’ Tile-Level Fusion
  ä½† 32 ä¸ª zmm å¯„å­˜å™¨ â†’ GEMM 14x32 ç”¨ 28 ä¸ªç´¯åŠ å™¨ + 4 scratch
  RoPE epilogue éœ€è¦ 4 scratch â†’ å¯„å­˜å™¨ä¸å¤Ÿ â†’ æ‹’ç» epilogue injection
  ç”Ÿæˆ: gemm_with_rmsnorm_tile() + rope_standalone()
```

### 8.5 Phase 3: å…¨æ–°ä»£ç ç”Ÿæˆ

**æ ¸å¿ƒåŸåˆ™**ï¼šç”¨å¹³å°ç‰¹å®šæ±‡ç¼–å™¨ï¼ˆx86_64: iced-x86 CodeAssembler / aarch64: dynasm-rs Assemblerï¼‰ç¨‹åºåŒ–ç”Ÿæˆæ¯ä¸€æ¡æŒ‡ä»¤ã€‚ç¼–è¯‘å™¨ä» OpTrace çš„ `Vec<TraceOp>` ç›´æ¥æ˜ å°„åˆ° SIMD æŒ‡ä»¤ï¼Œä¸ä»æ¨¡æ¿ä¸­æå–ç‰‡æ®µã€‚ä¸¤ä¸ªåç«¯é€šè¿‡ `MachineCodeEmitter` trait ç»Ÿä¸€æ¥å£ã€‚

**TraceOp â†’ SIMD æŒ‡ä»¤æ˜ å°„**ï¼š

ä¸¤ä¸ªåç«¯é€šè¿‡ `MachineCodeEmitter` trait ç»Ÿä¸€æ¥å£ï¼ŒISA å˜ä½“æ˜¯åŒä¸€åç«¯çš„å¯„å­˜å™¨å®½åº¦åˆ†æ”¯ã€‚

**x86_64 åç«¯ (iced-x86)**ï¼šæ ¹æ® DeviceProfile.isa é€‰æ‹© ymm (AVX2) æˆ– zmm (AVX-512)

| TraceOp | AVX2 (ymm) / AVX-512 (zmm) |
|---------|----------------------------|
| Add(a,b) | vaddps |
| Sub(a,b) | vsubps |
| Mul(a,b) | vmulps |
| Div(a,b) | vdivps |
| Fma(a,b,c) | vfmadd231ps |
| Neg(a) | vxorps(sign_mask) |
| Exp(a) | å¤šé¡¹å¼é€¼è¿‘ ~12 æ¡ï¼ˆå¯„å­˜å™¨å®½åº¦ç”± DeviceProfile å†³å®šï¼‰ |
| Recip(a) | vrcpps/vrcp14ps + Newton |
| Rsqrt(a) | vrsqrtps/vrsqrt14ps + Newton |
| Sqrt(a) | vsqrtps |
| Tanh(a) | æœ‰ç†é€¼è¿‘ ~15 æ¡ |
| Abs(a) | vandps(abs_mask) |
| Max(a,b) | vmaxps |
| Min(a,b) | vminps |

æ³¨: AVX2 å’Œ AVX-512 æ˜¯åŒä¸€åç«¯çš„å¯„å­˜å™¨å®½åº¦åˆ†æ”¯ï¼Œä¸æ˜¯ç‹¬ç«‹å®ç°ã€‚

**aarch64 åç«¯ (dynasm-rs)**ï¼šNEON v å¯„å­˜å™¨ (128-bit)

| TraceOp | NEON (v.4s) |
|---------|-------------|
| Add(a,b) | fadd |
| Sub(a,b) | fsub |
| Mul(a,b) | fmul |
| Div(a,b) | fdiv |
| Fma(a,b,c) | fmla |
| Neg(a) | fneg |
| Exp(a) | å¤šé¡¹å¼é€¼è¿‘ï¼ˆv å¯„å­˜å™¨ï¼‰ |
| Recip(a) | frecpe + Newton |
| Rsqrt(a) | frsqrte + Newton |
| Sqrt(a) | fsqrt |
| Tanh(a) | æœ‰ç†é€¼è¿‘ |
| Abs(a) | fabs |
| Max(a,b) | fmax |
| Min(a,b) | fmin |

**Epilogue Injection çš„æ•°æ®æ¥æº**ï¼š
- GEMM å¾®å†…æ ¸ç´¯åŠ å®Œæ¯•åï¼Œå–æ¶ˆè´¹è€…ç®—å­çš„ `OpTrace.body`ï¼ˆ`Vec<TraceOp>`ï¼‰
- å¯¹ `body` ä¸­æ¯ä¸ª `TraceOp` ç”Ÿæˆå¯¹åº” SIMD æŒ‡ä»¤
- åœ¨ç´¯åŠ å™¨å¯„å­˜å™¨ä¸ŠåŸåœ°æ‰§è¡Œï¼ˆæ•°æ®ä¸è½åœ°å†…å­˜ï¼‰
- ä¾‹ï¼šSiLU epilogue = ä» OpTrace æå– `[Neg, Exp, Add(1.0), Recip, Mul]`ï¼Œå¯¹æ¯ä¸ª TraceOp ç”Ÿæˆ ~15 æ¡ AVX2 æŒ‡ä»¤

**GEMM + Epilogue ç”Ÿæˆ**ï¼š

```
JIT ç”Ÿæˆçš„ä»£ç ç»“æ„ï¼ˆå…¨æ–°ï¼Œéæ¨¡æ¿æ‹¼æ¥ï¼‰:

prologue (save callee-saved: rbx, r12-r15, rbp)
â”‚
â”œâ”€â”€ NC loop (r12 = nc_counter)
â”‚   â”œâ”€â”€ pack_b: ç¨‹åºåŒ–ç”Ÿæˆçš„ pack å¾ªç¯
â”‚   â”‚
â”‚   â”œâ”€â”€ MC loop (r13 = mc_counter)
â”‚   â”‚   â”œâ”€â”€ [å¯é€‰] rmsnorm_tile: åµŒå…¥çš„å‰é©±ç®—å­ tile è®¡ç®—
â”‚   â”‚   â”œâ”€â”€ pack_a: ç¨‹åºåŒ–ç”Ÿæˆçš„ pack å¾ªç¯
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ NR loop (r14 = nr_counter)
â”‚   â”‚       â””â”€â”€ å¾®å†…æ ¸:
â”‚   â”‚           â”œâ”€â”€ ç´¯åŠ å™¨æ¸…é›¶: vxorps ymm0..ymm11
â”‚   â”‚           â”œâ”€â”€ K-loop: ç¨‹åºåŒ–ç”Ÿæˆ FMA åºåˆ—
â”‚   â”‚           â”‚   Â· vbroadcastss ymm12, [A + k*4]
â”‚   â”‚           â”‚   Â· vmovups ymm14, [B + k*NR*4]
â”‚   â”‚           â”‚   Â· vfmadd231ps ymm0, ymm12, ymm14
â”‚   â”‚           â”‚   Â· ... (MR è¡Œå±•å¼€)
â”‚   â”‚           â”œâ”€â”€ [å¯é€‰] bias: vaddps ymm_i, ymm_i, [bias + j*32]
â”‚   â”‚           â”œâ”€â”€ [å¯é€‰] activation: ç¨‹åºåŒ–ç”Ÿæˆæ¿€æ´»å‡½æ•°æŒ‡ä»¤åºåˆ—
â”‚   â”‚           â”‚   Â· å¯¹ ymm0..ymm11 é€å¯¹æ‰§è¡Œï¼Œç”¨ ymm12-14 åš scratch
â”‚   â”‚           â””â”€â”€ store: vmovups [C + offset], ymm0..ymm11
â”‚   â”‚
â”‚   â””â”€â”€ edge tile å¤„ç† (M/N å°¾éƒ¨)
â”‚
epilogue (restore + ret)

æ‰€æœ‰å¾ªç¯è¾¹ç•Œï¼ˆKC/MC/NCï¼‰åœ¨ JIT æ—¶å·²çŸ¥ï¼Œä½œä¸ºç«‹å³æ•° bake è¿›æœºå™¨ç ã€‚
å¤–å±‚å¾ªç¯åªä½¿ç”¨å¾®å†…æ ¸ä¸ç¢°çš„å¯„å­˜å™¨ï¼ˆç¼–è¯‘å™¨æ ¹æ®å¾®å†…æ ¸è§„æ ¼ç¡®å®šçš„å®‰å…¨é›†åˆï¼‰ã€‚
```

**Elementwise é“¾ç”Ÿæˆ**ï¼š

```
JIT ç”Ÿæˆçš„ä»£ç ç»“æ„:

prologue
â”‚
â”œâ”€â”€ ä¸»å¾ªç¯ (rbx = element_counter, step = 8 for ymm)
â”‚   â”œâ”€â”€ ymm0 = vmovups [rdi]              // åŠ è½½è¾“å…¥
â”‚   â”œâ”€â”€ éå† OpTrace.body ä¸­æ¯ä¸ª TraceOpï¼Œç”Ÿæˆå¯¹åº” SIMD æŒ‡ä»¤
â”‚   â”‚   Â· TraceOp::Neg â†’ vxorps ymm0, ymm0, sign_mask
â”‚   â”‚   Â· TraceOp::Exp â†’ å¤šé¡¹å¼é€¼è¿‘æŒ‡ä»¤åºåˆ— on ymm0
â”‚   â”‚   Â· TraceOp::Mul â†’ vmulps ymm0, ymm0, [rsi]
â”‚   â”‚   Â· TraceOp::Add â†’ vaddps ymm0, ymm0, [rdx]
â”‚   â”œâ”€â”€ vmovups [rcx], ymm0               // å­˜å‚¨è¾“å‡º
â”‚   â”œâ”€â”€ add rdi/rsi/rdx/rcx, 32           // æ¨è¿›æŒ‡é’ˆ
â”‚   â””â”€â”€ dec rbx; jnz loop                 // å¾ªç¯
â”‚
â”œâ”€â”€ å°¾éƒ¨å¤„ç† (æ ‡é‡æˆ– masked store)
â”‚
epilogue
```

**ä¸æ—§æ¶æ„çš„å…³é”®åŒºåˆ«**ï¼š

| ç»´åº¦ | æ—§æ¶æ„ï¼ˆå†…ç½®è¯­ä¹‰çŸ¥è¯†ï¼‰ | æ–°æ¶æ„ï¼ˆæ ‡é‡å‡½æ•° + ç¬¦å·æ‰§è¡Œï¼‰ |
|------|----------------------|------------------------------|
| ç®—å­çŸ¥è¯†æ¥æº | ç¼–è¯‘å™¨å†…ç½® OpSemanticsKindï¼ˆ4 ä¸ªåˆ†ç±»æ ‡ç­¾ï¼‰ | extern "C" æ ‡é‡å‡½æ•° â†’ ç¬¦å·æ‰§è¡Œ â†’ OpTraceï¼ˆå®Œæ•´è®¡ç®—ç»“æ„ï¼‰ |
| ç®—å­åˆ†ç±» | æ‰‹åŠ¨æ˜ å°„è¡¨ï¼ˆCompilerOp â†’ OpSemanticsKindï¼‰ | ä» OpTrace.pattern è‡ªåŠ¨æ¨å¯¼ |
| ä»£ç ç”Ÿæˆæ•°æ® | ç¼–è¯‘å™¨"çŸ¥é“" SiLU æ˜¯ä»€ä¹ˆï¼ˆç¡¬ç¼–ç ï¼‰ | ä» OpTrace.body çš„ TraceOp åºåˆ—é€æ¡æ˜ å°„åˆ° SIMD æŒ‡ä»¤ |
| æ–°å¢ç®—å­ | éœ€ä¿®æ”¹ç¼–è¯‘å™¨å†…éƒ¨æ˜ å°„è¡¨ + ä»£ç ç”Ÿæˆé€»è¾‘ | åªéœ€å†™ä¸€ä¸ª extern "C" æ ‡é‡å‡½æ•°ï¼Œç¼–è¯‘å™¨è‡ªåŠ¨åˆ†æ |
| èåˆå†³ç­– | profile + è¯­ä¹‰åˆ†ç±» | profile + OpTrace.patternï¼ˆä¸å˜ï¼‰ |
| GEMM epilogue | ç¼–è¯‘å™¨éœ€è¦"çŸ¥é“"æ¯ç§æ¿€æ´»å‡½æ•°çš„æŒ‡ä»¤åºåˆ— | ä»æ¶ˆè´¹è€… OpTrace.body è‡ªåŠ¨ç”Ÿæˆ |
| æ­£ç¡®æ€§åŸºå‡† | éœ€è¦å•ç‹¬ç»´æŠ¤ golden reference | æ ‡é‡å‡½æ•°æœ¬èº«å°±æ˜¯ golden reference |

### 8.6 æ±‡ç¼–å™¨åç«¯ï¼ˆPlatformBackendï¼‰

Phase 1-2ï¼ˆDAG æ„ç­‘ã€èåˆå†³ç­–ï¼‰å®Œå…¨å¹³å°æ— å…³ã€‚å¹³å°å·®å¼‚å°è£…åœ¨ `MachineCodeEmitter` trait ä¸­ï¼Œé€šè¿‡ `PlatformBackend` ç»Ÿä¸€å…¥å£æä¾›ï¼š

```rust
/// å¹³å°åç«¯ â€” æä¾› Phase 3 ä»£ç ç”Ÿæˆèƒ½åŠ›
trait PlatformBackend {
    type Emitter: MachineCodeEmitter;

    fn new_emitter(&self) -> Self::Emitter;
    fn platform(&self) -> Platform;
    fn num_simd_regs(&self) -> usize;
}

/// Phase 3: ä»£ç ç”Ÿæˆ
trait MachineCodeEmitter {
    /// ä» OpTrace.body çš„ TraceOp åºåˆ—ç”Ÿæˆ SIMD æŒ‡ä»¤ï¼ˆå¯¹æŒ‡å®šå¯„å­˜å™¨åŸåœ°æ‰§è¡Œï¼‰
    fn emit_trace_ops(&mut self, ops: &[TraceOp], regs: &[VirtReg], scratch: &[VirtReg]) -> Result<()>;
    fn emit_gemm_unit(&mut self, unit: &GemmUnit) -> Result<Vec<u8>>;
    fn emit_fused_loop(&mut self, unit: &FusedLoop) -> Result<Vec<u8>>;
    fn emit_prologue(&mut self) -> Result<()>;
    fn emit_epilogue(&mut self) -> Result<()>;
    fn finalize(self) -> Result<Vec<u8>>;
}
```

ç¼–è¯‘æµæ°´çº¿åªä¾èµ– `PlatformBackend`ï¼Œä¸æ„ŸçŸ¥åº•å±‚æ˜¯ iced-x86 è¿˜æ˜¯ dynasm-rsï¼š

```
compile_graph(graph, profile, backend: &dyn PlatformBackend)
â”‚
â”œâ”€â”€ Phase 1-2 [å¹³å°æ— å…³]: çº¯æ•°æ®ç»“æ„æ“ä½œï¼ˆDAG æ„ç­‘ + èåˆå†³ç­–ï¼‰
â”‚
â””â”€â”€ Phase 3 [å¹³å°ç‰¹å®š]: let mut emitter = backend.new_emitter();
                         emitter.emit_gemm_unit(&gemm_unit)?;
                         emitter.emit_trace_ops(&silu_trace.body, &regs, &scratch)?;
                         let code = emitter.finalize()?;
```

å¹³å°ç‰¹å®šä»£ç åªå­˜åœ¨äº Phase 3 çš„ä»£ç ç”Ÿæˆã€‚DAG æ„ç­‘ï¼ˆPhase 1ï¼‰å’Œèåˆå†³ç­–ï¼ˆPhase 2ï¼‰å…¨éƒ¨å¹³å°æ— å…³ã€‚

**x86_64 åç«¯ï¼ˆiced-x86ï¼‰**ï¼š

```rust
struct X86Emitter {
    asm: iced_x86::code_asm::CodeAssembler,  // 64-bit mode
}

// Phase 3 ä»£ç ç”Ÿæˆ:
//   asm.vfmadd231ps(ymm0, ymm12, ymm14)?;  // AVX2 FMA
//   asm.vmovups(ymm0, ptr(rdi))?;           // AVX2 load
//   asm.vaddps(zmm0, zmm0, zmm1)?;          // AVX-512
//   let code = asm.assemble(0x0)?;           // â†’ Vec<u8>
```

**aarch64 åç«¯ï¼ˆdynasm-rsï¼‰**ï¼š

```rust
struct Arm64Emitter {
    ops: dynasmrt::aarch64::Assembler,
}

// Phase 3 ä»£ç ç”Ÿæˆ:
//   dynasm!(ops
//     ; fmla v0.4s, v24.4s, v28.s[0]   // NEON FMA (by element)
//     ; ldp q24, q25, [x1], #32         // load pair + post-index
//     ; dup v28.4s, v16.s[0]            // broadcast
//     ; st1 {v0.4s, v1.4s}, [x0], #32  // store + post-index
//   );
//   let buf = ops.finalize().unwrap();   // â†’ ExecutableBuffer (mmap RWX)
```

**aarch64 GEMM å¾®å†…æ ¸ç¤ºä¾‹ï¼ˆ8x12 NEONï¼‰**ï¼š

```
prologue (save x19-x28, d8-d15)
â”‚
â”œâ”€â”€ NC loop (x19 = nc_counter)
â”‚   â”œâ”€â”€ pack_b
â”‚   â”œâ”€â”€ MC loop (x20 = mc_counter)
â”‚   â”‚   â”œâ”€â”€ pack_a
â”‚   â”‚   â””â”€â”€ NR loop (x21 = nr_counter)
â”‚   â”‚       â””â”€â”€ å¾®å†…æ ¸ (8x12, 24 ä¸ªç´¯åŠ å™¨ v0-v23):
â”‚   â”‚           â”œâ”€â”€ ç´¯åŠ å™¨æ¸…é›¶: movi v0.4s, #0 ... movi v23.4s, #0
â”‚   â”‚           â”œâ”€â”€ K-loop: ç¨‹åºåŒ–ç”Ÿæˆ FMA åºåˆ—
â”‚   â”‚           â”‚   Â· ldr q24, [x1]           // load B[k][0:4]
â”‚   â”‚           â”‚   Â· ldr q25, [x1, #16]      // load B[k][4:8]
â”‚   â”‚           â”‚   Â· ldr q26, [x1, #32]      // load B[k][8:12]
â”‚   â”‚           â”‚   Â· ld1r {v28.4s}, [x0]     // broadcast A[0][k]
â”‚   â”‚           â”‚   Â· fmla v0.4s, v24.4s, v28.4s   // C[0][0:4] += A[0]*B[0:4]
â”‚   â”‚           â”‚   Â· fmla v1.4s, v25.4s, v28.4s   // C[0][4:8]
â”‚   â”‚           â”‚   Â· fmla v2.4s, v26.4s, v28.4s   // C[0][8:12]
â”‚   â”‚           â”‚   Â· ... (8 è¡Œå±•å¼€)
â”‚   â”‚           â”œâ”€â”€ [å¯é€‰] epilogue: ç¨‹åºåŒ–ç”Ÿæˆæ¿€æ´»å‡½æ•°æŒ‡ä»¤åºåˆ—
â”‚   â”‚           â””â”€â”€ store: stp q0, q1, [x2] ...
â”‚   â””â”€â”€ edge tile
â”‚
epilogue (restore + ret)
```

**å¹³å°å·®å¼‚æ€»ç»“**ï¼š

| ç»´åº¦ | x86_64 (iced-x86) | aarch64 (dynasm-rs) |
|------|-------------------|---------------------|
| SIMD å®½åº¦ | 256-bit ymm / 512-bit zmm | 128-bit v (NEON) |
| GEMM å¾®å†…æ ¸ | 6x16 (AVX2) / 14x32 (AVX-512) | 8x12 (NEON) |
| ç´¯åŠ å™¨æ•° | 12 ymm / 28 zmm | 24 v |
| Scratch å¯„å­˜å™¨ | ymm12-15 / zmm28-31 | v24-v31 |
| FMA æŒ‡ä»¤ | vfmadd231ps (3 æ“ä½œæ•°) | fmla (by-element å˜ä½“) |
| Broadcast | vbroadcastss (ä¸“ç”¨æŒ‡ä»¤) | dup / ld1r |
| è°ƒç”¨çº¦å®š | System V AMD64 | AAPCS64 |
| AVX-512 | âœ… å®Œæ•´ EVEX ç¼–ç  | N/A |
| SVE | N/A | âŒ dynasm-rs æš‚ä¸æ”¯æŒ |
