vendor_name = ModelSim
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/aula8.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/muxGenerico2x1.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/somaConstante.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/memoriaROM.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/registradorGenerico.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/ULA.vhdl
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/bancoRegistradoresArqRegReg.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/memoriaRAM.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/decodificador2x4.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Unidade_Controle.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Processador.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Relogio.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Waveform.vwf
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/flipflop.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/Decoder.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/divisorGenerico.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/conversorHex7Seg.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/output_files/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/interface_chaves.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/mux.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/interface_botoes.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/simulation/Waveform.vwf
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/interface_chavesSW0.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/interface_chavesSW1.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface_Paulo.vhd
source_file = 1, c:/intelfpga_lite/20.1/2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Relogio/RelogioDesign/arquivos_vhdl/db/aula8.cbx.xml
design_name = Relogio
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Relogio, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Relogio, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Relogio, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Relogio, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Relogio, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Relogio, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Relogio, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Relogio, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Relogio, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Relogio, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Relogio, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, Relogio, 1
instance = comp, \~GND\, ~GND, Relogio, 1
instance = comp, \CPU|FD|ROM|content~71\, CPU|FD|ROM|content~71, Relogio, 1
instance = comp, \CPU|FD|ROM|content~70\, CPU|FD|ROM|content~70, Relogio, 1
instance = comp, \CPU|FD|ROM|content~72\, CPU|FD|ROM|content~72, Relogio, 1
instance = comp, \CPU|FD|ROM|content~77\, CPU|FD|ROM|content~77, Relogio, 1
instance = comp, \CPU|FD|ROM|content~78\, CPU|FD|ROM|content~78, Relogio, 1
instance = comp, \CPU|FD|ROM|content~79\, CPU|FD|ROM|content~79, Relogio, 1
instance = comp, \CPU|FD|ROM|content~20\, CPU|FD|ROM|content~20, Relogio, 1
instance = comp, \CPU|FD|ROM|content~19\, CPU|FD|ROM|content~19, Relogio, 1
instance = comp, \CPU|FD|ROM|content~18\, CPU|FD|ROM|content~18, Relogio, 1
instance = comp, \CPU|FD|ROM|content~73\, CPU|FD|ROM|content~73, Relogio, 1
instance = comp, \CPU|FD|ROM|content~80\, CPU|FD|ROM|content~80, Relogio, 1
instance = comp, \CPU|FD|ROM|content~81\, CPU|FD|ROM|content~81, Relogio, 1
instance = comp, \CPU|FD|ROM|content~82\, CPU|FD|ROM|content~82, Relogio, 1
instance = comp, \CPU|UC|Equal4~0\, CPU|UC|Equal4~0, Relogio, 1
instance = comp, \CPU|UC|Equal5~0\, CPU|UC|Equal5~0, Relogio, 1
instance = comp, \CPU|UC|Equal9~0\, CPU|UC|Equal9~0, Relogio, 1
instance = comp, \CPU|UC|palavraControle[3]~0\, CPU|UC|palavraControle[3]~0, Relogio, 1
instance = comp, \CPU|FD|ROM|content~58\, CPU|FD|ROM|content~58, Relogio, 1
instance = comp, \CPU|FD|ROM|content~46\, CPU|FD|ROM|content~46, Relogio, 1
instance = comp, \CPU|FD|ROM|content~56\, CPU|FD|ROM|content~56, Relogio, 1
instance = comp, \CPU|FD|ROM|content~48\, CPU|FD|ROM|content~48, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~1\, CPU|FD|somaConstante|Add0~1, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~5\, CPU|FD|somaConstante|Add0~5, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~9\, CPU|FD|somaConstante|Add0~9, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~13\, CPU|FD|somaConstante|Add0~13, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~17\, CPU|FD|somaConstante|Add0~17, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~21\, CPU|FD|somaConstante|Add0~21, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~25\, CPU|FD|somaConstante|Add0~25, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~29\, CPU|FD|somaConstante|Add0~29, Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~33\, CPU|FD|somaConstante|Add0~33, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[8]\, CPU|FD|PC|DOUT[8], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[9]\, CPU|FD|PC|DOUT[9], Relogio, 1
instance = comp, \CPU|FD|somaConstante|Add0~37\, CPU|FD|somaConstante|Add0~37, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[9]~DUPLICATE\, CPU|FD|PC|DOUT[9]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~24\, CPU|FD|ROM|content~24, Relogio, 1
instance = comp, \CPU|FD|ROM|content~49\, CPU|FD|ROM|content~49, Relogio, 1
instance = comp, \SW[7]~input\, SW[7]~input, Relogio, 1
instance = comp, \SW1|saida~1\, SW1|saida~1, Relogio, 1
instance = comp, \SW1|saida~0\, SW1|saida~0, Relogio, 1
instance = comp, \CPU|UC|Equal4~1\, CPU|UC|Equal4~1, Relogio, 1
instance = comp, \SW1|saida~2\, SW1|saida~2, Relogio, 1
instance = comp, \CPU|UC|palavraControle[7]\, CPU|UC|palavraControle[7], Relogio, 1
instance = comp, \CPU|FD|ROM|content~60\, CPU|FD|ROM|content~60, Relogio, 1
instance = comp, \CPU|FD|ROM|content~59\, CPU|FD|ROM|content~59, Relogio, 1
instance = comp, \CPU|FD|ROM|content~8\, CPU|FD|ROM|content~8, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~116feeder\, CPU|FD|bancoReg|registrador~116feeder, Relogio, 1
instance = comp, \CPU|FD|ROM|content~34\, CPU|FD|ROM|content~34, Relogio, 1
instance = comp, \CPU|FD|ROM|content~32\, CPU|FD|ROM|content~32, Relogio, 1
instance = comp, \CPU|FD|ROM|content~33\, CPU|FD|ROM|content~33, Relogio, 1
instance = comp, \CPU|FD|ROM|content~35\, CPU|FD|ROM|content~35, Relogio, 1
instance = comp, \CPU|FD|ROM|content~39\, CPU|FD|ROM|content~39, Relogio, 1
instance = comp, \CPU|FD|ROM|content~40\, CPU|FD|ROM|content~40, Relogio, 1
instance = comp, \CPU|FD|ROM|content~41\, CPU|FD|ROM|content~41, Relogio, 1
instance = comp, \CPU|FD|ROM|content~38\, CPU|FD|ROM|content~38, Relogio, 1
instance = comp, \CPU|FD|ROM|content~37\, CPU|FD|ROM|content~37, Relogio, 1
instance = comp, \CPU|FD|ROM|content~36\, CPU|FD|ROM|content~36, Relogio, 1
instance = comp, \CPU|FD|ROM|content~63\, CPU|FD|ROM|content~63, Relogio, 1
instance = comp, \CPU|FD|ROM|content~43\, CPU|FD|ROM|content~43, Relogio, 1
instance = comp, \CPU|FD|ROM|content~44\, CPU|FD|ROM|content~44, Relogio, 1
instance = comp, \CPU|FD|ROM|content~42\, CPU|FD|ROM|content~42, Relogio, 1
instance = comp, \CPU|FD|ROM|content~45\, CPU|FD|ROM|content~45, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~161\, CPU|FD|bancoReg|registrador~161, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~165\, CPU|FD|bancoReg|registrador~165, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~116\, CPU|FD|bancoReg|registrador~116, Relogio, 1
instance = comp, \CPU|FD|ROM|content~0\, CPU|FD|ROM|content~0, Relogio, 1
instance = comp, \CPU|FD|ROM|content~1\, CPU|FD|ROM|content~1, Relogio, 1
instance = comp, \CPU|FD|ROM|content~3\, CPU|FD|ROM|content~3, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~163\, CPU|FD|bancoReg|registrador~163, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~52\, CPU|FD|bancoReg|registrador~52, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~162\, CPU|FD|bancoReg|registrador~162, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~20\, CPU|FD|bancoReg|registrador~20, Relogio, 1
instance = comp, \CPU|FD|ROM|content~7\, CPU|FD|ROM|content~7, Relogio, 1
instance = comp, \CPU|FD|ROM|content~6\, CPU|FD|ROM|content~6, Relogio, 1
instance = comp, \CPU|FD|ROM|content~5\, CPU|FD|ROM|content~5, Relogio, 1
instance = comp, \CPU|FD|ROM|content~4\, CPU|FD|ROM|content~4, Relogio, 1
instance = comp, \CPU|FD|ROM|content~88\, CPU|FD|ROM|content~88, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~179\, CPU|FD|bancoReg|registrador~179, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~173\, CPU|FD|bancoReg|registrador~173, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~100\, CPU|FD|bancoReg|registrador~100, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~172\, CPU|FD|bancoReg|registrador~172, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~68\, CPU|FD|bancoReg|registrador~68, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~171\, CPU|FD|bancoReg|registrador~171, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~36\, CPU|FD|bancoReg|registrador~36, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~174\, CPU|FD|bancoReg|registrador~174, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~132\, CPU|FD|bancoReg|registrador~132, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~181\, CPU|FD|bancoReg|registrador~181, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~166\, CPU|FD|bancoReg|registrador~166, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~169\, CPU|FD|bancoReg|registrador~169, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~92\, CPU|FD|bancoReg|registrador~92, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~168\, CPU|FD|bancoReg|registrador~168, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~60\, CPU|FD|bancoReg|registrador~60, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~170\, CPU|FD|bancoReg|registrador~170, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~124\, CPU|FD|bancoReg|registrador~124, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~167\, CPU|FD|bancoReg|registrador~167, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~28\, CPU|FD|bancoReg|registrador~28, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~180\, CPU|FD|bancoReg|registrador~180, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~177\, CPU|FD|bancoReg|registrador~177, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~108\, CPU|FD|bancoReg|registrador~108, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~175\, CPU|FD|bancoReg|registrador~175, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~44\, CPU|FD|bancoReg|registrador~44, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~178\, CPU|FD|bancoReg|registrador~178, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~140\, CPU|FD|bancoReg|registrador~140, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~176\, CPU|FD|bancoReg|registrador~176, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~76\, CPU|FD|bancoReg|registrador~76, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~182\, CPU|FD|bancoReg|registrador~182, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~183\, CPU|FD|bancoReg|registrador~183, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[7]~5\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[7]~5, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~164\, CPU|FD|bancoReg|registrador~164, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~84\, CPU|FD|bancoReg|registrador~84, Relogio, 1
instance = comp, \CPU|FD|ROM|content~57\, CPU|FD|ROM|content~57, Relogio, 1
instance = comp, \CPU|FD|ROM|content~47\, CPU|FD|ROM|content~47, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~219\, CPU|FD|bancoReg|registrador~219, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~222\, CPU|FD|bancoReg|registrador~222, Relogio, 1
instance = comp, \CPU|FD|ROM|content~51\, CPU|FD|ROM|content~51, Relogio, 1
instance = comp, \CPU|FD|ROM|content~50\, CPU|FD|ROM|content~50, Relogio, 1
instance = comp, \CPU|FD|ROM|content~54\, CPU|FD|ROM|content~54, Relogio, 1
instance = comp, \CPU|FD|ROM|content~52\, CPU|FD|ROM|content~52, Relogio, 1
instance = comp, \CPU|FD|ROM|content~53\, CPU|FD|ROM|content~53, Relogio, 1
instance = comp, \CPU|FD|ROM|content~55\, CPU|FD|ROM|content~55, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~221\, CPU|FD|bancoReg|registrador~221, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~220\, CPU|FD|bancoReg|registrador~220, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~223\, CPU|FD|bancoReg|registrador~223, Relogio, 1
instance = comp, \SW[6]~input\, SW[6]~input, Relogio, 1
instance = comp, \CPU|UC|Equal6~0\, CPU|UC|Equal6~0, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[6]~10\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[6]~10, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~91\, CPU|FD|bancoReg|registrador~91, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~99feeder\, CPU|FD|bancoReg|registrador~99feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~99\, CPU|FD|bancoReg|registrador~99, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~83feeder\, CPU|FD|bancoReg|registrador~83feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~83\, CPU|FD|bancoReg|registrador~83, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~107\, CPU|FD|bancoReg|registrador~107, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~236\, CPU|FD|bancoReg|registrador~236, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~43feeder\, CPU|FD|bancoReg|registrador~43feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~43\, CPU|FD|bancoReg|registrador~43, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~27\, CPU|FD|bancoReg|registrador~27, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~19feeder\, CPU|FD|bancoReg|registrador~19feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~19\, CPU|FD|bancoReg|registrador~19, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~234\, CPU|FD|bancoReg|registrador~234, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~59\, CPU|FD|bancoReg|registrador~59, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~75\, CPU|FD|bancoReg|registrador~75, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~51feeder\, CPU|FD|bancoReg|registrador~51feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~51\, CPU|FD|bancoReg|registrador~51, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~67\, CPU|FD|bancoReg|registrador~67, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~235\, CPU|FD|bancoReg|registrador~235, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~115\, CPU|FD|bancoReg|registrador~115, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~123\, CPU|FD|bancoReg|registrador~123, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~139\, CPU|FD|bancoReg|registrador~139, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~131\, CPU|FD|bancoReg|registrador~131, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~237\, CPU|FD|bancoReg|registrador~237, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~238\, CPU|FD|bancoReg|registrador~238, Relogio, 1
instance = comp, \SW[5]~input\, SW[5]~input, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[5]~6\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[5]~6, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~26feeder\, CPU|FD|bancoReg|registrador~26feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~26\, CPU|FD|bancoReg|registrador~26, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~122feeder\, CPU|FD|bancoReg|registrador~122feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~122\, CPU|FD|bancoReg|registrador~122, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~90\, CPU|FD|bancoReg|registrador~90, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~58\, CPU|FD|bancoReg|registrador~58, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~230\, CPU|FD|bancoReg|registrador~230, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~18feeder\, CPU|FD|bancoReg|registrador~18feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~18\, CPU|FD|bancoReg|registrador~18, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~82feeder\, CPU|FD|bancoReg|registrador~82feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~82\, CPU|FD|bancoReg|registrador~82, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~114feeder\, CPU|FD|bancoReg|registrador~114feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~114\, CPU|FD|bancoReg|registrador~114, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~229\, CPU|FD|bancoReg|registrador~229, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~130\, CPU|FD|bancoReg|registrador~130, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~34feeder\, CPU|FD|bancoReg|registrador~34feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~34\, CPU|FD|bancoReg|registrador~34, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~98\, CPU|FD|bancoReg|registrador~98, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~66\, CPU|FD|bancoReg|registrador~66, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~231\, CPU|FD|bancoReg|registrador~231, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~74\, CPU|FD|bancoReg|registrador~74, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~42\, CPU|FD|bancoReg|registrador~42, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~138\, CPU|FD|bancoReg|registrador~138, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~106\, CPU|FD|bancoReg|registrador~106, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~232\, CPU|FD|bancoReg|registrador~232, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~233\, CPU|FD|bancoReg|registrador~233, Relogio, 1
instance = comp, \SW[4]~input\, SW[4]~input, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[4]~8\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[4]~8, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~49feeder\, CPU|FD|bancoReg|registrador~49feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~49\, CPU|FD|bancoReg|registrador~49, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~65\, CPU|FD|bancoReg|registrador~65, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~73feeder\, CPU|FD|bancoReg|registrador~73feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~73\, CPU|FD|bancoReg|registrador~73, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~57\, CPU|FD|bancoReg|registrador~57, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~225\, CPU|FD|bancoReg|registrador~225, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~105\, CPU|FD|bancoReg|registrador~105, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~97feeder\, CPU|FD|bancoReg|registrador~97feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~97\, CPU|FD|bancoReg|registrador~97, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~89\, CPU|FD|bancoReg|registrador~89, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~81\, CPU|FD|bancoReg|registrador~81, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~226\, CPU|FD|bancoReg|registrador~226, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~33feeder\, CPU|FD|bancoReg|registrador~33feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~33\, CPU|FD|bancoReg|registrador~33, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~17feeder\, CPU|FD|bancoReg|registrador~17feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~17\, CPU|FD|bancoReg|registrador~17, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~41feeder\, CPU|FD|bancoReg|registrador~41feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~41\, CPU|FD|bancoReg|registrador~41, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~224\, CPU|FD|bancoReg|registrador~224, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~121feeder\, CPU|FD|bancoReg|registrador~121feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~121\, CPU|FD|bancoReg|registrador~121, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~137feeder\, CPU|FD|bancoReg|registrador~137feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~137\, CPU|FD|bancoReg|registrador~137, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~129\, CPU|FD|bancoReg|registrador~129, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~113\, CPU|FD|bancoReg|registrador~113, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~227\, CPU|FD|bancoReg|registrador~227, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~228\, CPU|FD|bancoReg|registrador~228, Relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[1]~0\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[1]~0, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~112\, CPU|FD|bancoReg|registrador~112, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~16\, CPU|FD|bancoReg|registrador~16, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~80\, CPU|FD|bancoReg|registrador~80, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~48\, CPU|FD|bancoReg|registrador~48, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~141\, CPU|FD|bancoReg|registrador~141, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~104\, CPU|FD|bancoReg|registrador~104, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~136\, CPU|FD|bancoReg|registrador~136, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~72\, CPU|FD|bancoReg|registrador~72, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~40\, CPU|FD|bancoReg|registrador~40, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~144\, CPU|FD|bancoReg|registrador~144, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~24\, CPU|FD|bancoReg|registrador~24, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~56\, CPU|FD|bancoReg|registrador~56, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~88feeder\, CPU|FD|bancoReg|registrador~88feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~88\, CPU|FD|bancoReg|registrador~88, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~120\, CPU|FD|bancoReg|registrador~120, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~142\, CPU|FD|bancoReg|registrador~142, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~64\, CPU|FD|bancoReg|registrador~64, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~128\, CPU|FD|bancoReg|registrador~128, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~32\, CPU|FD|bancoReg|registrador~32, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~143\, CPU|FD|bancoReg|registrador~143, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~145\, CPU|FD|bancoReg|registrador~145, Relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~103\, CPU|FD|bancoReg|registrador~103, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~87\, CPU|FD|bancoReg|registrador~87, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~79\, CPU|FD|bancoReg|registrador~79, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~211\, CPU|FD|bancoReg|registrador~211, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~55\, CPU|FD|bancoReg|registrador~55, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~63\, CPU|FD|bancoReg|registrador~63, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~71feeder\, CPU|FD|bancoReg|registrador~71feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~71\, CPU|FD|bancoReg|registrador~71, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~47\, CPU|FD|bancoReg|registrador~47, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~210\, CPU|FD|bancoReg|registrador~210, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~135\, CPU|FD|bancoReg|registrador~135, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~127\, CPU|FD|bancoReg|registrador~127, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~119\, CPU|FD|bancoReg|registrador~119, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~111\, CPU|FD|bancoReg|registrador~111, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~212\, CPU|FD|bancoReg|registrador~212, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~31\, CPU|FD|bancoReg|registrador~31, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~39\, CPU|FD|bancoReg|registrador~39, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~23\, CPU|FD|bancoReg|registrador~23, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~15\, CPU|FD|bancoReg|registrador~15, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~209\, CPU|FD|bancoReg|registrador~209, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~213\, CPU|FD|bancoReg|registrador~213, Relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[5]~DUPLICATE\, interfaceBaseTempoRapida|baseTempo|contador[5]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~57\, interfaceBaseTempoRapida|baseTempo|Add0~57, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[0]\, interfaceBaseTempoRapida|baseTempo|contador[0], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~53\, interfaceBaseTempoRapida|baseTempo|Add0~53, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[1]\, interfaceBaseTempoRapida|baseTempo|contador[1], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~17\, interfaceBaseTempoRapida|baseTempo|Add0~17, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[2]\, interfaceBaseTempoRapida|baseTempo|contador[2], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~25\, interfaceBaseTempoRapida|baseTempo|Add0~25, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[3]\, interfaceBaseTempoRapida|baseTempo|contador[3], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~21\, interfaceBaseTempoRapida|baseTempo|Add0~21, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[4]~DUPLICATE\, interfaceBaseTempoRapida|baseTempo|contador[4]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~1\, interfaceBaseTempoRapida|baseTempo|Add0~1, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[5]\, interfaceBaseTempoRapida|baseTempo|contador[5], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~5\, interfaceBaseTempoRapida|baseTempo|Add0~5, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[6]\, interfaceBaseTempoRapida|baseTempo|contador[6], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[7]\, interfaceBaseTempoRapida|baseTempo|contador[7], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~9\, interfaceBaseTempoRapida|baseTempo|Add0~9, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[7]~DUPLICATE\, interfaceBaseTempoRapida|baseTempo|contador[7]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[4]\, interfaceBaseTempoRapida|baseTempo|contador[4], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~41\, interfaceBaseTempoRapida|baseTempo|Add0~41, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[8]\, interfaceBaseTempoRapida|baseTempo|contador[8], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~49\, interfaceBaseTempoRapida|baseTempo|Add0~49, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[9]\, interfaceBaseTempoRapida|baseTempo|contador[9], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~45\, interfaceBaseTempoRapida|baseTempo|Add0~45, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[10]\, interfaceBaseTempoRapida|baseTempo|contador[10], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Equal0~1\, interfaceBaseTempoRapida|baseTempo|Equal0~1, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[11]\, interfaceBaseTempoRapida|baseTempo|contador[11], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~13\, interfaceBaseTempoRapida|baseTempo|Add0~13, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[11]~DUPLICATE\, interfaceBaseTempoRapida|baseTempo|contador[11]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~37\, interfaceBaseTempoRapida|baseTempo|Add0~37, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[12]\, interfaceBaseTempoRapida|baseTempo|contador[12], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~33\, interfaceBaseTempoRapida|baseTempo|Add0~33, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[13]\, interfaceBaseTempoRapida|baseTempo|contador[13], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Add0~29\, interfaceBaseTempoRapida|baseTempo|Add0~29, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|contador[14]\, interfaceBaseTempoRapida|baseTempo|contador[14], Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Equal0~0\, interfaceBaseTempoRapida|baseTempo|Equal0~0, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Equal0~2\, interfaceBaseTempoRapida|baseTempo|Equal0~2, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|Equal0~3\, interfaceBaseTempoRapida|baseTempo|Equal0~3, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|tick~0\, interfaceBaseTempoRapida|baseTempo|tick~0, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|tick~feeder\, interfaceBaseTempoRapida|baseTempo|tick~feeder, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|baseTempo|tick\, interfaceBaseTempoRapida|baseTempo|tick, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|registraUmSegundo|DOUT~feeder\, interfaceBaseTempoRapida|registraUmSegundo|DOUT~feeder, Relogio, 1
instance = comp, \display0|process_0~0\, display0|process_0~0, Relogio, 1
instance = comp, \decodificador|Equal9~0\, decodificador|Equal9~0, Relogio, 1
instance = comp, \interfaceBaseTempoRapida|registraUmSegundo|DOUT\, interfaceBaseTempoRapida|registraUmSegundo|DOUT, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[24]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[24]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~69\, interfaceBaseTempoNormal|baseTempo|Add0~69, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[0]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[0]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~73\, interfaceBaseTempoNormal|baseTempo|Add0~73, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[1]\, interfaceBaseTempoNormal|baseTempo|contador[1], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~17\, interfaceBaseTempoNormal|baseTempo|Add0~17, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[2]\, interfaceBaseTempoNormal|baseTempo|contador[2], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~77\, interfaceBaseTempoNormal|baseTempo|Add0~77, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[3]\, interfaceBaseTempoNormal|baseTempo|contador[3], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~81\, interfaceBaseTempoNormal|baseTempo|Add0~81, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[4]\, interfaceBaseTempoNormal|baseTempo|contador[4], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~53\, interfaceBaseTempoNormal|baseTempo|Add0~53, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[5]\, interfaceBaseTempoNormal|baseTempo|contador[5], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~85\, interfaceBaseTempoNormal|baseTempo|Add0~85, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[6]\, interfaceBaseTempoNormal|baseTempo|contador[6], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~89\, interfaceBaseTempoNormal|baseTempo|Add0~89, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[7]\, interfaceBaseTempoNormal|baseTempo|contador[7], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~13\, interfaceBaseTempoNormal|baseTempo|Add0~13, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[8]\, interfaceBaseTempoNormal|baseTempo|contador[8], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~29\, interfaceBaseTempoNormal|baseTempo|Add0~29, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[9]\, interfaceBaseTempoNormal|baseTempo|contador[9], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~25\, interfaceBaseTempoNormal|baseTempo|Add0~25, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[10]\, interfaceBaseTempoNormal|baseTempo|contador[10], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~21\, interfaceBaseTempoNormal|baseTempo|Add0~21, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[11]\, interfaceBaseTempoNormal|baseTempo|contador[11], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~1\, interfaceBaseTempoNormal|baseTempo|Add0~1, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[12]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[12]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~49\, interfaceBaseTempoNormal|baseTempo|Add0~49, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[13]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[13]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~45\, interfaceBaseTempoNormal|baseTempo|Add0~45, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[14]\, interfaceBaseTempoNormal|baseTempo|contador[14], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~41\, interfaceBaseTempoNormal|baseTempo|Add0~41, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[15]\, interfaceBaseTempoNormal|baseTempo|contador[15], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~37\, interfaceBaseTempoNormal|baseTempo|Add0~37, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[16]\, interfaceBaseTempoNormal|baseTempo|contador[16], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~65\, interfaceBaseTempoNormal|baseTempo|Add0~65, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[17]\, interfaceBaseTempoNormal|baseTempo|contador[17], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~33\, interfaceBaseTempoNormal|baseTempo|Add0~33, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[18]\, interfaceBaseTempoNormal|baseTempo|contador[18], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~61\, interfaceBaseTempoNormal|baseTempo|Add0~61, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[19]\, interfaceBaseTempoNormal|baseTempo|contador[19], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~57\, interfaceBaseTempoNormal|baseTempo|Add0~57, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[20]\, interfaceBaseTempoNormal|baseTempo|contador[20], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~97\, interfaceBaseTempoNormal|baseTempo|Add0~97, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[21]\, interfaceBaseTempoNormal|baseTempo|contador[21], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~93\, interfaceBaseTempoNormal|baseTempo|Add0~93, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[22]\, interfaceBaseTempoNormal|baseTempo|contador[22], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~5\, interfaceBaseTempoNormal|baseTempo|Add0~5, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[23]\, interfaceBaseTempoNormal|baseTempo|contador[23], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Add0~9\, interfaceBaseTempoNormal|baseTempo|Add0~9, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[24]\, interfaceBaseTempoNormal|baseTempo|contador[24], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[12]\, interfaceBaseTempoNormal|baseTempo|contador[12], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[13]\, interfaceBaseTempoNormal|baseTempo|contador[13], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[16]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[16]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~1\, interfaceBaseTempoNormal|baseTempo|Equal0~1, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[11]~DUPLICATE\, interfaceBaseTempoNormal|baseTempo|contador[11]~DUPLICATE, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~0\, interfaceBaseTempoNormal|baseTempo|Equal0~0, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~3\, interfaceBaseTempoNormal|baseTempo|Equal0~3, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|contador[0]\, interfaceBaseTempoNormal|baseTempo|contador[0], Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~2\, interfaceBaseTempoNormal|baseTempo|Equal0~2, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~4\, interfaceBaseTempoNormal|baseTempo|Equal0~4, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|Equal0~5\, interfaceBaseTempoNormal|baseTempo|Equal0~5, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|tick~0\, interfaceBaseTempoNormal|baseTempo|tick~0, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|baseTempo|tick\, interfaceBaseTempoNormal|baseTempo|tick, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|registraUmSegundo|DOUT~feeder\, interfaceBaseTempoNormal|registraUmSegundo|DOUT~feeder, Relogio, 1
instance = comp, \decodificador|Equal7~0\, decodificador|Equal7~0, Relogio, 1
instance = comp, \interfaceBaseTempoNormal|registraUmSegundo|DOUT\, interfaceBaseTempoNormal|registraUmSegundo|DOUT, Relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, Relogio, 1
instance = comp, \decodificador|Equal6~0\, decodificador|Equal6~0, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[0]~4\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[0]~4, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~93\, CPU|FD|bancoReg|registrador~93, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~101\, CPU|FD|bancoReg|registrador~101, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~85feeder\, CPU|FD|bancoReg|registrador~85feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~85\, CPU|FD|bancoReg|registrador~85, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~77\, CPU|FD|bancoReg|registrador~77, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~216\, CPU|FD|bancoReg|registrador~216, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~13\, CPU|FD|bancoReg|registrador~13, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~21\, CPU|FD|bancoReg|registrador~21, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~29\, CPU|FD|bancoReg|registrador~29, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~214\, CPU|FD|bancoReg|registrador~214, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~53\, CPU|FD|bancoReg|registrador~53, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~61\, CPU|FD|bancoReg|registrador~61, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~45\, CPU|FD|bancoReg|registrador~45, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~69\, CPU|FD|bancoReg|registrador~69, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~215\, CPU|FD|bancoReg|registrador~215, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~133\, CPU|FD|bancoReg|registrador~133, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~109\, CPU|FD|bancoReg|registrador~109, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~117feeder\, CPU|FD|bancoReg|registrador~117feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~117\, CPU|FD|bancoReg|registrador~117, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~125\, CPU|FD|bancoReg|registrador~125, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~217\, CPU|FD|bancoReg|registrador~217, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~218\, CPU|FD|bancoReg|registrador~218, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~34\, CPU|FD|ULA|Add0~34, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~13\, CPU|FD|ULA|Add0~13, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[0]~12\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[0]~12, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~37\, CPU|FD|bancoReg|registrador~37, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~156\, CPU|FD|bancoReg|registrador~156, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~158\, CPU|FD|bancoReg|registrador~158, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~157\, CPU|FD|bancoReg|registrador~157, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~159\, CPU|FD|bancoReg|registrador~159, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~160\, CPU|FD|bancoReg|registrador~160, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~5\, CPU|FD|ULA|Add0~5, Relogio, 1
instance = comp, \CPU|FD|ULA|saida[1]~1\, CPU|FD|ULA|saida[1]~1, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[1]~2\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[1]~2, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~22\, CPU|FD|bancoReg|registrador~22, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~54\, CPU|FD|bancoReg|registrador~54, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~118\, CPU|FD|bancoReg|registrador~118, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~86\, CPU|FD|bancoReg|registrador~86, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~205\, CPU|FD|bancoReg|registrador~205, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~70feeder\, CPU|FD|bancoReg|registrador~70feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~70\, CPU|FD|bancoReg|registrador~70, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~102\, CPU|FD|bancoReg|registrador~102, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~134\, CPU|FD|bancoReg|registrador~134, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~38feeder\, CPU|FD|bancoReg|registrador~38feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~38\, CPU|FD|bancoReg|registrador~38, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~207\, CPU|FD|bancoReg|registrador~207, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~126\, CPU|FD|bancoReg|registrador~126, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~30feeder\, CPU|FD|bancoReg|registrador~30feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~30\, CPU|FD|bancoReg|registrador~30, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~62\, CPU|FD|bancoReg|registrador~62, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~94\, CPU|FD|bancoReg|registrador~94, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~206\, CPU|FD|bancoReg|registrador~206, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~46feeder\, CPU|FD|bancoReg|registrador~46feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~46\, CPU|FD|bancoReg|registrador~46, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~14\, CPU|FD|bancoReg|registrador~14, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~78\, CPU|FD|bancoReg|registrador~78, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~110feeder\, CPU|FD|bancoReg|registrador~110feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~110\, CPU|FD|bancoReg|registrador~110, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~204\, CPU|FD|bancoReg|registrador~204, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~208\, CPU|FD|bancoReg|registrador~208, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~9\, CPU|FD|ULA|Add0~9, Relogio, 1
instance = comp, \CPU|FD|ULA|saida[2]~2\, CPU|FD|ULA|saida[2]~2, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[2]~3\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[2]~3, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~95\, CPU|FD|bancoReg|registrador~95, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~153\, CPU|FD|bancoReg|registrador~153, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~152\, CPU|FD|bancoReg|registrador~152, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~151\, CPU|FD|bancoReg|registrador~151, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~154\, CPU|FD|bancoReg|registrador~154, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~155\, CPU|FD|bancoReg|registrador~155, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~1\, CPU|FD|ULA|Add0~1, Relogio, 1
instance = comp, \CPU|FD|ULA|saida[3]~0\, CPU|FD|ULA|saida[3]~0, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[3]~1\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[3]~1, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~96feeder\, CPU|FD|bancoReg|registrador~96feeder, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~96\, CPU|FD|bancoReg|registrador~96, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~201\, CPU|FD|bancoReg|registrador~201, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~199\, CPU|FD|bancoReg|registrador~199, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~202\, CPU|FD|bancoReg|registrador~202, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~200\, CPU|FD|bancoReg|registrador~200, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~203\, CPU|FD|bancoReg|registrador~203, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~21\, CPU|FD|ULA|Add0~21, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[4]~9\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[4]~9, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~25\, CPU|FD|bancoReg|registrador~25, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~189\, CPU|FD|bancoReg|registrador~189, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~192\, CPU|FD|bancoReg|registrador~192, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~191\, CPU|FD|bancoReg|registrador~191, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~190\, CPU|FD|bancoReg|registrador~190, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~193\, CPU|FD|bancoReg|registrador~193, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~25\, CPU|FD|ULA|Add0~25, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[5]~7\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[5]~7, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~50\, CPU|FD|bancoReg|registrador~50, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~184\, CPU|FD|bancoReg|registrador~184, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~186\, CPU|FD|bancoReg|registrador~186, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~187\, CPU|FD|bancoReg|registrador~187, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~185\, CPU|FD|bancoReg|registrador~185, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~188\, CPU|FD|bancoReg|registrador~188, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~29\, CPU|FD|ULA|Add0~29, Relogio, 1
instance = comp, \CPU|FD|muxULA_ImediatoRAM|saida_MUX[6]~11\, CPU|FD|muxULA_ImediatoRAM|saida_MUX[6]~11, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~35\, CPU|FD|bancoReg|registrador~35, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~194\, CPU|FD|bancoReg|registrador~194, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~197\, CPU|FD|bancoReg|registrador~197, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~196\, CPU|FD|bancoReg|registrador~196, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~195\, CPU|FD|bancoReg|registrador~195, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~198\, CPU|FD|bancoReg|registrador~198, Relogio, 1
instance = comp, \CPU|FD|ULA|Add0~17\, CPU|FD|ULA|Add0~17, Relogio, 1
instance = comp, \CPU|FD|ULA|flagNegativo~0\, CPU|FD|ULA|flagNegativo~0, Relogio, 1
instance = comp, \CPU|FD|flipflopN|DOUT\, CPU|FD|flipflopN|DOUT, Relogio, 1
instance = comp, \CPU|FD|ULA|Equal8~0\, CPU|FD|ULA|Equal8~0, Relogio, 1
instance = comp, \CPU|FD|ULA|Equal8~2\, CPU|FD|ULA|Equal8~2, Relogio, 1
instance = comp, \CPU|FD|ULA|Equal8~1\, CPU|FD|ULA|Equal8~1, Relogio, 1
instance = comp, \CPU|FD|ULA|Equal8~3\, CPU|FD|ULA|Equal8~3, Relogio, 1
instance = comp, \CPU|FD|flipflopZ|DOUT\, CPU|FD|flipflopZ|DOUT, Relogio, 1
instance = comp, \CPU|UC|palavraControle[8]~1\, CPU|UC|palavraControle[8]~1, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[7]\, CPU|FD|PC|DOUT[7], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[7]~DUPLICATE\, CPU|FD|PC|DOUT[7]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[8]~DUPLICATE\, CPU|FD|PC|DOUT[8]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~2\, CPU|FD|ROM|content~2, Relogio, 1
instance = comp, \CPU|FD|ROM|content~14\, CPU|FD|ROM|content~14, Relogio, 1
instance = comp, \CPU|FD|ROM|content~87\, CPU|FD|ROM|content~87, Relogio, 1
instance = comp, \CPU|FD|ROM|content~15\, CPU|FD|ROM|content~15, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[0]\, CPU|FD|PC|DOUT[0], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[0]~DUPLICATE\, CPU|FD|PC|DOUT[0]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~16\, CPU|FD|ROM|content~16, Relogio, 1
instance = comp, \CPU|FD|ROM|content~17\, CPU|FD|ROM|content~17, Relogio, 1
instance = comp, \CPU|FD|ROM|content~83\, CPU|FD|ROM|content~83, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[2]\, CPU|FD|PC|DOUT[2], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[2]~DUPLICATE\, CPU|FD|PC|DOUT[2]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~21\, CPU|FD|ROM|content~21, Relogio, 1
instance = comp, \CPU|FD|ROM|content~23\, CPU|FD|ROM|content~23, Relogio, 1
instance = comp, \CPU|FD|ROM|content~22\, CPU|FD|ROM|content~22, Relogio, 1
instance = comp, \CPU|FD|ROM|content~25\, CPU|FD|ROM|content~25, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[4]\, CPU|FD|PC|DOUT[4], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[4]~DUPLICATE\, CPU|FD|PC|DOUT[4]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~26\, CPU|FD|ROM|content~26, Relogio, 1
instance = comp, \CPU|FD|ROM|content~27\, CPU|FD|ROM|content~27, Relogio, 1
instance = comp, \CPU|FD|ROM|content~28\, CPU|FD|ROM|content~28, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[6]\, CPU|FD|PC|DOUT[6], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[6]~DUPLICATE\, CPU|FD|PC|DOUT[6]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~29\, CPU|FD|ROM|content~29, Relogio, 1
instance = comp, \CPU|FD|ROM|content~30\, CPU|FD|ROM|content~30, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[5]\, CPU|FD|PC|DOUT[5], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[5]~DUPLICATE\, CPU|FD|PC|DOUT[5]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~11\, CPU|FD|ROM|content~11, Relogio, 1
instance = comp, \CPU|FD|ROM|content~10\, CPU|FD|ROM|content~10, Relogio, 1
instance = comp, \CPU|FD|ROM|content~12\, CPU|FD|ROM|content~12, Relogio, 1
instance = comp, \CPU|FD|ROM|content~13\, CPU|FD|ROM|content~13, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[1]\, CPU|FD|PC|DOUT[1], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[1]~DUPLICATE\, CPU|FD|PC|DOUT[1]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~67\, CPU|FD|ROM|content~67, Relogio, 1
instance = comp, \CPU|FD|ROM|content~68\, CPU|FD|ROM|content~68, Relogio, 1
instance = comp, \CPU|FD|ROM|content~69\, CPU|FD|ROM|content~69, Relogio, 1
instance = comp, \CPU|FD|ROM|content~31\, CPU|FD|ROM|content~31, Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[3]\, CPU|FD|PC|DOUT[3], Relogio, 1
instance = comp, \CPU|FD|PC|DOUT[3]~DUPLICATE\, CPU|FD|PC|DOUT[3]~DUPLICATE, Relogio, 1
instance = comp, \CPU|FD|ROM|content~61\, CPU|FD|ROM|content~61, Relogio, 1
instance = comp, \CPU|FD|ROM|content~62\, CPU|FD|ROM|content~62, Relogio, 1
instance = comp, \CPU|FD|ROM|content~9\, CPU|FD|ROM|content~9, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~148\, CPU|FD|bancoReg|registrador~148, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~146\, CPU|FD|bancoReg|registrador~146, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~147\, CPU|FD|bancoReg|registrador~147, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~149\, CPU|FD|bancoReg|registrador~149, Relogio, 1
instance = comp, \CPU|FD|bancoReg|registrador~150\, CPU|FD|bancoReg|registrador~150, Relogio, 1
instance = comp, \display0|binTo7Seg[0]~0\, display0|binTo7Seg[0]~0, Relogio, 1
instance = comp, \display0|process_0~1\, display0|process_0~1, Relogio, 1
instance = comp, \display0|process_0~2\, display0|process_0~2, Relogio, 1
instance = comp, \display0|saida7seg[0]\, display0|saida7seg[0], Relogio, 1
instance = comp, \display0|binTo7Seg[1]~1\, display0|binTo7Seg[1]~1, Relogio, 1
instance = comp, \display0|saida7seg[1]~feeder\, display0|saida7seg[1]~feeder, Relogio, 1
instance = comp, \display0|saida7seg[1]\, display0|saida7seg[1], Relogio, 1
instance = comp, \display0|binTo7Seg[2]~2\, display0|binTo7Seg[2]~2, Relogio, 1
instance = comp, \display0|saida7seg[2]~feeder\, display0|saida7seg[2]~feeder, Relogio, 1
instance = comp, \display0|saida7seg[2]\, display0|saida7seg[2], Relogio, 1
instance = comp, \display0|binTo7Seg[3]~3\, display0|binTo7Seg[3]~3, Relogio, 1
instance = comp, \display0|saida7seg[3]\, display0|saida7seg[3], Relogio, 1
instance = comp, \display0|binTo7Seg[4]~4\, display0|binTo7Seg[4]~4, Relogio, 1
instance = comp, \display0|saida7seg[4]\, display0|saida7seg[4], Relogio, 1
instance = comp, \display0|binTo7Seg[5]~5\, display0|binTo7Seg[5]~5, Relogio, 1
instance = comp, \display0|saida7seg[5]~feeder\, display0|saida7seg[5]~feeder, Relogio, 1
instance = comp, \display0|saida7seg[5]\, display0|saida7seg[5], Relogio, 1
instance = comp, \display0|binTo7Seg[6]~6\, display0|binTo7Seg[6]~6, Relogio, 1
instance = comp, \display0|saida7seg[6]\, display0|saida7seg[6], Relogio, 1
instance = comp, \display1|process_0~0\, display1|process_0~0, Relogio, 1
instance = comp, \display1|saida7seg[0]\, display1|saida7seg[0], Relogio, 1
instance = comp, \display1|saida7seg[1]\, display1|saida7seg[1], Relogio, 1
instance = comp, \display1|saida7seg[2]\, display1|saida7seg[2], Relogio, 1
instance = comp, \display1|saida7seg[3]~feeder\, display1|saida7seg[3]~feeder, Relogio, 1
instance = comp, \display1|saida7seg[3]\, display1|saida7seg[3], Relogio, 1
instance = comp, \display1|saida7seg[4]~feeder\, display1|saida7seg[4]~feeder, Relogio, 1
instance = comp, \display1|saida7seg[4]\, display1|saida7seg[4], Relogio, 1
instance = comp, \display1|saida7seg[5]\, display1|saida7seg[5], Relogio, 1
instance = comp, \display1|saida7seg[6]\, display1|saida7seg[6], Relogio, 1
instance = comp, \display2|process_0~0\, display2|process_0~0, Relogio, 1
instance = comp, \display2|saida7seg[0]\, display2|saida7seg[0], Relogio, 1
instance = comp, \display2|saida7seg[1]~feeder\, display2|saida7seg[1]~feeder, Relogio, 1
instance = comp, \display2|saida7seg[1]\, display2|saida7seg[1], Relogio, 1
instance = comp, \display2|saida7seg[2]\, display2|saida7seg[2], Relogio, 1
instance = comp, \display2|saida7seg[3]~feeder\, display2|saida7seg[3]~feeder, Relogio, 1
instance = comp, \display2|saida7seg[3]\, display2|saida7seg[3], Relogio, 1
instance = comp, \display2|saida7seg[4]~feeder\, display2|saida7seg[4]~feeder, Relogio, 1
instance = comp, \display2|saida7seg[4]\, display2|saida7seg[4], Relogio, 1
instance = comp, \display2|saida7seg[5]\, display2|saida7seg[5], Relogio, 1
instance = comp, \display2|saida7seg[6]\, display2|saida7seg[6], Relogio, 1
instance = comp, \display3|process_0~0\, display3|process_0~0, Relogio, 1
instance = comp, \display3|saida7seg[0]\, display3|saida7seg[0], Relogio, 1
instance = comp, \display3|saida7seg[1]\, display3|saida7seg[1], Relogio, 1
instance = comp, \display3|saida7seg[2]\, display3|saida7seg[2], Relogio, 1
instance = comp, \display3|saida7seg[3]\, display3|saida7seg[3], Relogio, 1
instance = comp, \display3|saida7seg[4]\, display3|saida7seg[4], Relogio, 1
instance = comp, \display3|saida7seg[5]\, display3|saida7seg[5], Relogio, 1
instance = comp, \display3|saida7seg[6]\, display3|saida7seg[6], Relogio, 1
instance = comp, \display4|process_0~0\, display4|process_0~0, Relogio, 1
instance = comp, \display4|saida7seg[0]\, display4|saida7seg[0], Relogio, 1
instance = comp, \display4|saida7seg[1]~feeder\, display4|saida7seg[1]~feeder, Relogio, 1
instance = comp, \display4|saida7seg[1]\, display4|saida7seg[1], Relogio, 1
instance = comp, \display4|saida7seg[2]\, display4|saida7seg[2], Relogio, 1
instance = comp, \display4|saida7seg[3]\, display4|saida7seg[3], Relogio, 1
instance = comp, \display4|saida7seg[4]\, display4|saida7seg[4], Relogio, 1
instance = comp, \display4|saida7seg[5]~feeder\, display4|saida7seg[5]~feeder, Relogio, 1
instance = comp, \display4|saida7seg[5]\, display4|saida7seg[5], Relogio, 1
instance = comp, \display4|saida7seg[6]\, display4|saida7seg[6], Relogio, 1
instance = comp, \display5|process_0~0\, display5|process_0~0, Relogio, 1
instance = comp, \display5|saida7seg[0]\, display5|saida7seg[0], Relogio, 1
instance = comp, \display5|saida7seg[1]\, display5|saida7seg[1], Relogio, 1
instance = comp, \display5|saida7seg[2]\, display5|saida7seg[2], Relogio, 1
instance = comp, \display5|saida7seg[3]\, display5|saida7seg[3], Relogio, 1
instance = comp, \display5|saida7seg[4]\, display5|saida7seg[4], Relogio, 1
instance = comp, \display5|saida7seg[5]\, display5|saida7seg[5], Relogio, 1
instance = comp, \display5|saida7seg[6]\, display5|saida7seg[6], Relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Relogio, 1
