#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ec8030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec81c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ebd080 .functor NOT 1, L_0x1ef4af0, C4<0>, C4<0>, C4<0>;
L_0x1ef4800 .functor XOR 1, L_0x1ef4610, L_0x1ef4760, C4<0>, C4<0>;
L_0x1ef49e0 .functor XOR 1, L_0x1ef4800, L_0x1ef4910, C4<0>, C4<0>;
v0x1ef2ac0_0 .net *"_ivl_10", 0 0, L_0x1ef4910;  1 drivers
v0x1ef2bc0_0 .net *"_ivl_12", 0 0, L_0x1ef49e0;  1 drivers
v0x1ef2ca0_0 .net *"_ivl_2", 0 0, L_0x1ef4570;  1 drivers
v0x1ef2d60_0 .net *"_ivl_4", 0 0, L_0x1ef4610;  1 drivers
v0x1ef2e40_0 .net *"_ivl_6", 0 0, L_0x1ef4760;  1 drivers
v0x1ef2f70_0 .net *"_ivl_8", 0 0, L_0x1ef4800;  1 drivers
v0x1ef3050_0 .net "a", 0 0, v0x1ef1a70_0;  1 drivers
v0x1ef30f0_0 .net "b", 0 0, v0x1ef1b10_0;  1 drivers
v0x1ef3190_0 .net "c", 0 0, v0x1ef1bb0_0;  1 drivers
v0x1ef3230_0 .var "clk", 0 0;
v0x1ef32d0_0 .net "d", 0 0, v0x1ef1d20_0;  1 drivers
v0x1ef3370_0 .net "out_dut", 0 0, v0x1ef2730_0;  1 drivers
v0x1ef3410_0 .net "out_ref", 0 0, L_0x1ef4410;  1 drivers
v0x1ef34b0_0 .var/2u "stats1", 159 0;
v0x1ef3550_0 .var/2u "strobe", 0 0;
v0x1ef35f0_0 .net "tb_match", 0 0, L_0x1ef4af0;  1 drivers
v0x1ef36b0_0 .net "tb_mismatch", 0 0, L_0x1ebd080;  1 drivers
v0x1ef3880_0 .net "wavedrom_enable", 0 0, v0x1ef1e10_0;  1 drivers
v0x1ef3920_0 .net "wavedrom_title", 511 0, v0x1ef1eb0_0;  1 drivers
L_0x1ef4570 .concat [ 1 0 0 0], L_0x1ef4410;
L_0x1ef4610 .concat [ 1 0 0 0], L_0x1ef4410;
L_0x1ef4760 .concat [ 1 0 0 0], v0x1ef2730_0;
L_0x1ef4910 .concat [ 1 0 0 0], L_0x1ef4410;
L_0x1ef4af0 .cmp/eeq 1, L_0x1ef4570, L_0x1ef49e0;
S_0x1ec8350 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ec81c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ec8ad0 .functor NOT 1, v0x1ef1bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebd940 .functor NOT 1, v0x1ef1b10_0, C4<0>, C4<0>, C4<0>;
L_0x1ef3b60 .functor AND 1, L_0x1ec8ad0, L_0x1ebd940, C4<1>, C4<1>;
L_0x1ef3c00 .functor NOT 1, v0x1ef1d20_0, C4<0>, C4<0>, C4<0>;
L_0x1ef3d30 .functor NOT 1, v0x1ef1a70_0, C4<0>, C4<0>, C4<0>;
L_0x1ef3e30 .functor AND 1, L_0x1ef3c00, L_0x1ef3d30, C4<1>, C4<1>;
L_0x1ef3f10 .functor OR 1, L_0x1ef3b60, L_0x1ef3e30, C4<0>, C4<0>;
L_0x1ef3fd0 .functor AND 1, v0x1ef1a70_0, v0x1ef1bb0_0, C4<1>, C4<1>;
L_0x1ef4090 .functor AND 1, L_0x1ef3fd0, v0x1ef1d20_0, C4<1>, C4<1>;
L_0x1ef4150 .functor OR 1, L_0x1ef3f10, L_0x1ef4090, C4<0>, C4<0>;
L_0x1ef42c0 .functor AND 1, v0x1ef1b10_0, v0x1ef1bb0_0, C4<1>, C4<1>;
L_0x1ef4330 .functor AND 1, L_0x1ef42c0, v0x1ef1d20_0, C4<1>, C4<1>;
L_0x1ef4410 .functor OR 1, L_0x1ef4150, L_0x1ef4330, C4<0>, C4<0>;
v0x1ebd2f0_0 .net *"_ivl_0", 0 0, L_0x1ec8ad0;  1 drivers
v0x1ebd390_0 .net *"_ivl_10", 0 0, L_0x1ef3e30;  1 drivers
v0x1ef0260_0 .net *"_ivl_12", 0 0, L_0x1ef3f10;  1 drivers
v0x1ef0320_0 .net *"_ivl_14", 0 0, L_0x1ef3fd0;  1 drivers
v0x1ef0400_0 .net *"_ivl_16", 0 0, L_0x1ef4090;  1 drivers
v0x1ef0530_0 .net *"_ivl_18", 0 0, L_0x1ef4150;  1 drivers
v0x1ef0610_0 .net *"_ivl_2", 0 0, L_0x1ebd940;  1 drivers
v0x1ef06f0_0 .net *"_ivl_20", 0 0, L_0x1ef42c0;  1 drivers
v0x1ef07d0_0 .net *"_ivl_22", 0 0, L_0x1ef4330;  1 drivers
v0x1ef08b0_0 .net *"_ivl_4", 0 0, L_0x1ef3b60;  1 drivers
v0x1ef0990_0 .net *"_ivl_6", 0 0, L_0x1ef3c00;  1 drivers
v0x1ef0a70_0 .net *"_ivl_8", 0 0, L_0x1ef3d30;  1 drivers
v0x1ef0b50_0 .net "a", 0 0, v0x1ef1a70_0;  alias, 1 drivers
v0x1ef0c10_0 .net "b", 0 0, v0x1ef1b10_0;  alias, 1 drivers
v0x1ef0cd0_0 .net "c", 0 0, v0x1ef1bb0_0;  alias, 1 drivers
v0x1ef0d90_0 .net "d", 0 0, v0x1ef1d20_0;  alias, 1 drivers
v0x1ef0e50_0 .net "out", 0 0, L_0x1ef4410;  alias, 1 drivers
S_0x1ef0fb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ec81c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ef1a70_0 .var "a", 0 0;
v0x1ef1b10_0 .var "b", 0 0;
v0x1ef1bb0_0 .var "c", 0 0;
v0x1ef1c80_0 .net "clk", 0 0, v0x1ef3230_0;  1 drivers
v0x1ef1d20_0 .var "d", 0 0;
v0x1ef1e10_0 .var "wavedrom_enable", 0 0;
v0x1ef1eb0_0 .var "wavedrom_title", 511 0;
S_0x1ef1250 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0x1ef0fb0;
 .timescale -12 -12;
v0x1ef14b0_0 .var/2s "count", 31 0;
E_0x1ec2e80/0 .event negedge, v0x1ef1c80_0;
E_0x1ec2e80/1 .event posedge, v0x1ef1c80_0;
E_0x1ec2e80 .event/or E_0x1ec2e80/0, E_0x1ec2e80/1;
E_0x1ec30d0 .event negedge, v0x1ef1c80_0;
E_0x1ead9f0 .event posedge, v0x1ef1c80_0;
S_0x1ef15b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ef0fb0;
 .timescale -12 -12;
v0x1ef17b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef1890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ef0fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef2010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ec81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0x1ef2330_0 .net "a", 0 0, v0x1ef1a70_0;  alias, 1 drivers
v0x1ef2440_0 .net "b", 0 0, v0x1ef1b10_0;  alias, 1 drivers
v0x1ef2550_0 .net "c", 0 0, v0x1ef1bb0_0;  alias, 1 drivers
v0x1ef2640_0 .net "d", 0 0, v0x1ef1d20_0;  alias, 1 drivers
v0x1ef2730_0 .var "out", 0 0;
E_0x1ec2c20 .event anyedge, v0x1ef0cd0_0, v0x1ef0c10_0, v0x1ef0d90_0, v0x1ef0b50_0;
S_0x1ef28a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ec81c0;
 .timescale -12 -12;
E_0x1ed1c00 .event anyedge, v0x1ef3550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef3550_0;
    %nor/r;
    %assign/vec4 v0x1ef3550_0, 0;
    %wait E_0x1ed1c00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef0fb0;
T_3 ;
    %fork t_1, S_0x1ef1250;
    %jmp t_0;
    .scope S_0x1ef1250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef14b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1b10_0, 0;
    %assign/vec4 v0x1ef1a70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ead9f0;
    %load/vec4 v0x1ef14b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ef14b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1b10_0, 0;
    %assign/vec4 v0x1ef1a70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ec30d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef1890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec2e80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef1a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1bb0_0, 0;
    %assign/vec4 v0x1ef1d20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ef0fb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ef2010;
T_4 ;
    %wait E_0x1ec2c20;
    %load/vec4 v0x1ef2550_0;
    %inv;
    %load/vec4 v0x1ef2440_0;
    %inv;
    %and;
    %load/vec4 v0x1ef2640_0;
    %inv;
    %load/vec4 v0x1ef2330_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x1ef2330_0;
    %load/vec4 v0x1ef2550_0;
    %and;
    %load/vec4 v0x1ef2640_0;
    %and;
    %or;
    %load/vec4 v0x1ef2440_0;
    %load/vec4 v0x1ef2550_0;
    %and;
    %load/vec4 v0x1ef2640_0;
    %and;
    %or;
    %store/vec4 v0x1ef2730_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1ec81c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef3230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef3550_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1ec81c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef3230_0;
    %inv;
    %store/vec4 v0x1ef3230_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1ec81c0;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef1c80_0, v0x1ef36b0_0, v0x1ef3050_0, v0x1ef30f0_0, v0x1ef3190_0, v0x1ef32d0_0, v0x1ef3410_0, v0x1ef3370_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1ec81c0;
T_8 ;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1ec81c0;
T_9 ;
    %wait E_0x1ec2e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef34b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef34b0_0, 4, 32;
    %load/vec4 v0x1ef35f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef34b0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef34b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef34b0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1ef3410_0;
    %load/vec4 v0x1ef3410_0;
    %load/vec4 v0x1ef3370_0;
    %xor;
    %load/vec4 v0x1ef3410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef34b0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1ef34b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef34b0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/kmap2/iter0/response15/top_module.sv";
