Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 16:21:40 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   364 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      2 |           10 |
|      3 |           10 |
|      4 |           37 |
|      5 |            3 |
|      6 |            9 |
|      7 |            6 |
|      8 |          158 |
|      9 |            2 |
|     10 |            8 |
|     11 |            2 |
|     12 |            5 |
|     13 |            1 |
|     14 |            2 |
|    16+ |          100 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1888 |          545 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |             596 |          219 |
| Yes          | No                    | No                     |            1246 |          383 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            2347 |          625 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                          | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                          | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0                                                                                                                                                                          | design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                            | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/data_size[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20]                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20][0]                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                3 |              6 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                            | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                               | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                              | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                              | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                             | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                            | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                            | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                            | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                   | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                   | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                   | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                   | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                   | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/data_cntr[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/msgcntr[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/msg[8]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                              | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                    | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20][0]                                                                                               |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_1_n_0                                                                                                                                                                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_2_n_0                                                                                                                                                                     | design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0                                                                                                                                                                         |                4 |             16 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[16]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                    |               15 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                8 |             21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                |               18 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[31]_i_1_n_0                                                                                                                                                                       | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_received[31]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/events_received[0]_i_1_n_0                                                                                                                                                                  | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_received[31]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                            | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_received[31]_i_2_n_0                                                                                                                                                                   | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_received[31]_i_1_n_0                                                                                                                                                                       |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                              |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                       | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                        |                                                                                                                                                                                                                                         |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                        |                                                                                                                                                                                                                                         |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                   |                                                                                                                                                                                                                                         |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                     |                                                                                                                                                                                                                                         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                   |                                                                                                                                                                                                                                         |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               15 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             61 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               24 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               30 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               39 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/cmd_out_hist[143]_i_1_n_0                                                                                                                                                                                    | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                                                                                                                       |               24 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/received_data[158]_i_2_n_0                                                                                                                                                                                   | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                                                                                                                       |               59 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/msg[169]_i_2_n_0                                                                                                                                                                                             | design_1_i/main_0/inst/msg[169]_i_1_n_0                                                                                                                                                                                                 |               41 |            170 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               63 |            195 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              103 |            239 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              379 |           1544 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


