// Seed: 913750845
module module_0 (
    output tri1 id_0,
    output tri  id_1
);
  wor id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_4 = id_1 >> 1;
endmodule
