

Implementation tool: Xilinx Vivado v.2023.2
Project:             fde_ip
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Wed Nov 22 21:21:20 +0800 2023

#=== Post-Implementation Resource usage ===
SLICE:         1164
LUT:           3103
FF:            2729
DSP:              0
BRAM:           128
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.127
CP achieved post-implementation: 8.768
Timing met
