// Seed: 4124858308
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7,
    output supply1 id_8,
    input uwire id_9,
    output logic id_10,
    input wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply0 id_14
);
  always_comb id_10 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_4 = 32'd57
) (
    input  wor   id_0,
    output wand  id_1,
    output logic id_2,
    input  uwire _id_3,
    input  wire  _id_4,
    output wire  id_5
);
  assign id_5 = -1'b0 !== -1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire [id_3  -  1 : 1] id_7;
  always id_2 <= -1'd0;
  wire [id_3 : 1  -  id_4] id_8;
endmodule
