# name: beginend
# key: beginend
# group: verilog
# --
begin
   $0
end