/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [60:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [25:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  reg [5:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & in_data[152]);
  assign celloutsig_0_2z = ~(in_data[49] & celloutsig_0_1z[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z | celloutsig_1_8z);
  assign celloutsig_0_3z = ~(in_data[56] | celloutsig_0_0z[2]);
  assign celloutsig_1_14z = ~((celloutsig_1_6z[1] | celloutsig_1_12z) & celloutsig_1_10z);
  assign celloutsig_1_17z = ~((celloutsig_1_2z[4] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_0z = in_data[118] ^ in_data[178];
  assign celloutsig_0_0z = in_data[80:72] + in_data[80:72];
  assign celloutsig_0_6z = celloutsig_0_5z[11:9] == celloutsig_0_5z[20:18];
  assign celloutsig_1_12z = { celloutsig_1_2z[0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z } == { in_data[122:114], 1'h0 };
  assign celloutsig_1_19z = { celloutsig_1_2z[5:3], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_2z } == { in_data[153:143], celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[133:131] && in_data[113:111];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && in_data[162:159];
  assign celloutsig_1_6z = celloutsig_1_0z ? { celloutsig_1_2z[2:0], celloutsig_1_5z } : { in_data[110:108], celloutsig_1_4z };
  assign celloutsig_0_1z = ~ { in_data[91:40], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[164:159], celloutsig_1_0z } | { in_data[157:152], celloutsig_1_1z };
  assign celloutsig_1_4z = ~^ { in_data[148:144], celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ { in_data[135:133], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z[1] & celloutsig_1_4z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 26'h0000000;
    else if (celloutsig_1_19z) celloutsig_0_5z = { in_data[65:42], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_15z = { celloutsig_1_6z[3:1], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_7z = ~((celloutsig_0_0z[3] & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_0z[5]));
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_4z) | (celloutsig_1_2z[4] & celloutsig_1_15z[3]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
