/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a coded representation of power resource
* nodes and their dependencies.
*
***************************************************************/

#include "bchp_pwr.h"
#include "bchp_pwr_resources.h"
#include "bchp_pwr_resources_priv.h"

/* Resource definitions */
const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD,
    BDBG_STRING("AVD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0,
    BDBG_STRING("AVD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1,
    BDBG_STRING("AVD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_CLK,
    BDBG_STRING("AVD0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_PWR,
    BDBG_STRING("AVD0_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_CLK,
    BDBG_STRING("AVD1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_PWR,
    BDBG_STRING("AVD1_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE,
    BDBG_STRING("VICE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0,
    BDBG_STRING("VICE0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_CLK,
    BDBG_STRING("VICE0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_PWR,
    BDBG_STRING("VICE0_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_AIO,
    BDBG_STRING("AUD_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AIO_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AIO_CLK,
    BDBG_STRING("AIO_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AIO_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AIO_SRAM,
    BDBG_STRING("AIO_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_DAC,
    BDBG_STRING("AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA,
    BDBG_STRING("RAAGA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_CLK,
    BDBG_STRING("RAAGA0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_DSP,
    BDBG_STRING("RAAGA0_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_SRAM,
    BDBG_STRING("RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC,
    BDBG_STRING("VDC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BVN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BVN,
    BDBG_STRING("BVN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_DAC,
    BDBG_STRING("VDC_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_VEC,
    BDBG_STRING("VDC_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_656_OUT,
    BDBG_STRING("VDC_656_OUT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG0,
    BDBG_STRING("VDC_STG0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG1,
    BDBG_STRING("VDC_STG1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_TX_PHY0,
    BDBG_STRING("VDC_HDMI_TX_PHY0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_RX_CLK0,
    BDBG_STRING("VDC_HDMI_RX_CLK0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT,
    BDBG_STRING("XPT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PARSER[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PARSER,
    BDBG_STRING("XPT_PARSER")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PLAYBACK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PLAYBACK,
    BDBG_STRING("XPT_PLAYBACK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_RAVE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_RAVE,
    BDBG_STRING("XPT_RAVE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PACKETSUB[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PACKETSUB,
    BDBG_STRING("XPT_PACKETSUB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_REMUX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_REMUX,
    BDBG_STRING("XPT_REMUX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_WAKEUP,
    BDBG_STRING("XPT_WAKEUP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_XMEMIF,
    BDBG_STRING("XPT_XMEMIF")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX,
    BDBG_STRING("HDMI_TX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_CLK,
    BDBG_STRING("HDMI_TX_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_PHY,
    BDBG_STRING("HDMI_TX_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX,
    BDBG_STRING("HDMI_RX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0,
    BDBG_STRING("HDMI_RX0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_CLK,
    BDBG_STRING("HDMI_RX0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_PHY,
    BDBG_STRING("HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC,
    BDBG_STRING("M2MC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0,
    BDBG_STRING("M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1,
    BDBG_STRING("M2MC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC_SRAM,
    BDBG_STRING("M2MC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0_SRAM,
    BDBG_STRING("M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1_SRAM,
    BDBG_STRING("M2MC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D,
    BDBG_STRING("GRAPHICS3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D_SRAM,
    BDBG_STRING("GRAPHICS3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HSM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HSM,
    BDBG_STRING("HSM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DMA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DMA,
    BDBG_STRING("DMA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD,
    BDBG_STRING("SMARTCARD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD0,
    BDBG_STRING("SMARTCARD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD1,
    BDBG_STRING("SMARTCARD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID,
    BDBG_STRING("SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID_SRAM,
    BDBG_STRING("SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM,
    BDBG_STRING("RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM_PHY,
    BDBG_STRING("RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL0,
    BDBG_STRING("AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL1,
    BDBG_STRING("AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BINT_OPEN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BINT_OPEN,
    BDBG_STRING("BINT_OPEN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MAGNUM_CONTROLLED[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MAGNUM_CONTROLLED,
    BDBG_STRING("MAGNUM_CONTROLLED")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SECURE_ACCESS[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SECURE_ACCESS,
    BDBG_STRING("SECURE_ACCESS")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0,
    BDBG_STRING("HW_HVD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_HVD0_GISB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_HVD0_GISB,
    BDBG_STRING("HW_HVD0_HVD0_GISB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_SRAM,
    BDBG_STRING("HW_HVD0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1,
    BDBG_STRING("HW_HVD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_GISB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD_SID1_HVD1_GISB,
    BDBG_STRING("HW_HVD_SID1_HVD1_GISB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_SID[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_SID,
    BDBG_STRING("HW_HVD1_SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_SRAM,
    BDBG_STRING("HW_HVD1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_GISB_CLK,
    BDBG_STRING("HW_VICE0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_CLK,
    BDBG_STRING("HW_VICE0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_SRAM,
    BDBG_STRING("HW_VICE0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO,
    BDBG_STRING("HW_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_AIO[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_AIO,
    BDBG_STRING("HW_VEC_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_GISB_CLK,
    BDBG_STRING("HW_RAAGA0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_108_CLK,
    BDBG_STRING("HW_RAAGA0_108_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO_SRAM,
    BDBG_STRING("HW_AIO_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_CLK,
    BDBG_STRING("HW_RAAGA0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_SRAM,
    BDBG_STRING("HW_RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN,
    BDBG_STRING("HW_BVN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_DVPHR_DVPHT_VEC,
    BDBG_STRING("HW_BVN_DVPHR_DVPHT_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_SRAM,
    BDBG_STRING("HW_BVN_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDAC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VDAC,
    BDBG_STRING("HW_VDAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC,
    BDBG_STRING("HW_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_ITU656[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_ITU656,
    BDBG_STRING("HW_VEC_ITU656")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_SRAM,
    BDBG_STRING("HW_VEC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_ITU656[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_ITU656,
    BDBG_STRING("HW_ITU656")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DVPHR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_DVPHR,
    BDBG_STRING("HW_DVPHR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_RMX[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_RMX,
    BDBG_STRING("HW_XPT_RMX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT,
    BDBG_STRING("HW_XPT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_CORE_GISB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_CORE_GISB,
    BDBG_STRING("HW_XPT_CORE_GISB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_WAKEUP,
    BDBG_STRING("HW_XPT_WAKEUP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DVPHT[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_DVPHT,
    BDBG_STRING("HW_DVPHT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_SRAM,
    BDBG_STRING("HW_HDMI_RX0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC0,
    BDBG_STRING("HW_M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC1,
    BDBG_STRING("HW_M2MC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC0_SRAM,
    BDBG_STRING("HW_M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC1_SRAM,
    BDBG_STRING("HW_M2MC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_V3D,
    BDBG_STRING("HW_V3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_V3D_SRAM,
    BDBG_STRING("HW_V3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SID,
    BDBG_STRING("HW_SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SID_SRAM,
    BDBG_STRING("HW_SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RFM,
    BDBG_STRING("HW_RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL0,
    BDBG_STRING("HW_PLL_VCXO_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL1,
    BDBG_STRING("HW_PLL_VCXO_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SC0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SC0,
    BDBG_STRING("HW_PLL_SC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SC1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SC1,
    BDBG_STRING("HW_PLL_SC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_HVD0_CORE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_HVD0_CORE,
    BDBG_STRING("HW_HVD0_HVD0_CORE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_HVD0_CPU[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_HVD0_CPU,
    BDBG_STRING("HW_HVD0_HVD0_CPU")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CORE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD_SID1_HVD1_CORE,
    BDBG_STRING("HW_HVD_SID1_HVD1_CORE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CPU[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD_SID1_HVD1_CPU,
    BDBG_STRING("HW_HVD_SID1_HVD1_CPU")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VICE0_CORE_CLK,
    BDBG_STRING("HW_VICE0_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA0_DSP,
    BDBG_STRING("HW_RAAGA0_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_DAC,
    BDBG_STRING("HW_AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_TX0_PHY,
    BDBG_STRING("HW_HDMI_TX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_RX0_PHY,
    BDBG_STRING("HW_HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0,
    BDBG_STRING("HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1,
    BDBG_STRING("HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D_V3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_V3D_V3D,
    BDBG_STRING("HW_V3D_V3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SC0,
    BDBG_STRING("HW_SC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SC1,
    BDBG_STRING("HW_SC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RFM_PHY,
    BDBG_STRING("HW_RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH0,
    BDBG_STRING("HW_PLL_HVD_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH1,
    BDBG_STRING("HW_PLL_HVD_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH2,
    BDBG_STRING("HW_PLL_HVD_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH5[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH5,
    BDBG_STRING("HW_PLL_HVD_CH5")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL0,
    BDBG_STRING("HW_AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL1,
    BDBG_STRING("HW_AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH1,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH1,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SC0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SC0_CH0,
    BDBG_STRING("HW_PLL_SC0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SC1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SC1_CH0,
    BDBG_STRING("HW_PLL_SC1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SYS_PLL_CH3,
    BDBG_STRING("HW_PLL_SYS_PLL_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH4[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SYS_PLL_CH4,
    BDBG_STRING("HW_PLL_SYS_PLL_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH0[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH0,
    BDBG_STRING("DV_PLL_HVD_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH1[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH1,
    BDBG_STRING("DV_PLL_HVD_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH2[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH2,
    BDBG_STRING("DV_PLL_HVD_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH5[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH5,
    BDBG_STRING("DV_PLL_HVD_CH5")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_SYS_PLL_CH3,
    BDBG_STRING("DV_PLL_SYS_PLL_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH4[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_SYS_PLL_CH4,
    BDBG_STRING("DV_PLL_SYS_PLL_CH4")
}};

/* List of resources */
const BCHP_PWR_P_Resource* const BCHP_PWR_P_ResourceList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_VICE0,
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AIO_CLK,
    BCHP_PWR_P_Resource_AIO_SRAM,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    BCHP_PWR_P_Resource_VDC_STG0,
    BCHP_PWR_P_Resource_VDC_STG1,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_HDMI_RX0,
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_HSM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_BINT_OPEN,
    BCHP_PWR_P_Resource_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Resource_SECURE_ACCESS,
    BCHP_PWR_P_Resource_HW_HVD0,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_CORE,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_CPU,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_GISB,
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    BCHP_PWR_P_Resource_HW_HVD1,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CORE,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CPU,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_GISB,
    BCHP_PWR_P_Resource_HW_HVD1_SID,
    BCHP_PWR_P_Resource_HW_HVD1_SRAM,
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_SRAM,
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_VEC_AIO,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    BCHP_PWR_P_Resource_HW_RAAGA0_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    BCHP_PWR_P_Resource_HW_VDAC,
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_ITU656,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_ITU656,
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    BCHP_PWR_P_Resource_HW_DVPHR,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    BCHP_PWR_P_Resource_HW_XPT,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    BCHP_PWR_P_Resource_HW_DVPHT,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0,
    BCHP_PWR_P_Resource_HW_M2MC1,
    BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1,
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    BCHP_PWR_P_Resource_HW_V3D,
    BCHP_PWR_P_Resource_HW_V3D_V3D,
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    BCHP_PWR_P_Resource_HW_SC0,
    BCHP_PWR_P_Resource_HW_SC1,
    BCHP_PWR_P_Resource_HW_SID,
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    BCHP_PWR_P_Resource_HW_RFM,
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH2,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH5,
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_SC0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SC0,
    BCHP_PWR_P_Resource_HW_PLL_SC1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SC1,
    BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH3,
    BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH4,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH0,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH1,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH2,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH5,
    BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH3,
    BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH4,
};

/* Coded dependencies */
static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD[] = {
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0[] = {
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1[] = {
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD0,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_CORE,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_CPU,
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD1,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CORE,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_CPU,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_GISB,
    BCHP_PWR_P_Resource_HW_HVD1_SID,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE[] = {
    BCHP_PWR_P_Resource_VICE0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0_CLK[] = {
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0_PWR[] = {
    BCHP_PWR_P_Resource_HW_VICE0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_AIO[] = {
    BCHP_PWR_P_Resource_AIO_CLK,
    BCHP_PWR_P_Resource_AIO_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AIO_CLK[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_VEC_AIO,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AIO_SRAM[] = {
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA[] = {
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_CLK[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_DSP[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC[] = {
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BVN[] = {
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_DAC[] = {
    BCHP_PWR_P_Resource_HW_VDAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_VEC[] = {
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_AIO,
    BCHP_PWR_P_Resource_HW_VEC_ITU656,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_ITU656,
    BCHP_PWR_P_Resource_HW_VEC_ITU656,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG0[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG1[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0[] = {
    BCHP_PWR_P_Resource_HW_DVPHR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT[] = {
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PARSER[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PLAYBACK[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_RAVE[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PACKETSUB[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_REMUX[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_WAKEUP[] = {
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_XMEMIF[] = {
    BCHP_PWR_P_Resource_HW_XPT,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX[] = {
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_DVPHT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX[] = {
    BCHP_PWR_P_Resource_HDMI_RX0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0[] = {
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_CLK[] = {
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_DVPHR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC[] = {
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_M2MC1,
    BCHP_PWR_P_Resource_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC_SRAM[] = {
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D[] = {
    BCHP_PWR_P_Resource_HW_V3D,
    BCHP_PWR_P_Resource_HW_V3D_V3D,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D_SRAM[] = {
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HSM[] = {
    BCHP_PWR_P_Resource_DMA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DMA[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD[] = {
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD0[] = {
    BCHP_PWR_P_Resource_HW_SC0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD1[] = {
    BCHP_PWR_P_Resource_HW_SC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID[] = {
    BCHP_PWR_P_Resource_HW_HVD1_SID,
    BCHP_PWR_P_Resource_HW_SID,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID_SRAM[] = {
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BINT_OPEN[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MAGNUM_CONTROLLED[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_VDC_STG0,
    BCHP_PWR_P_Resource_VDC_STG1,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SECURE_ACCESS[] = {
    BCHP_PWR_P_Resource_HW_HVD0_HVD0_GISB,
    BCHP_PWR_P_Resource_HW_HVD_SID1_HVD1_GISB,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_HVD0_CORE[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_HVD0_CPU[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD_SID1_HVD1_CORE[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD_SID1_HVD1_CPU[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VICE0_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RAAGA0_DSP[] = {
    BCHP_PWR_P_Resource_HW_PLL_SYS_PLL_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_VEC_AIO,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_DVPHT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_BVN_DVPHR_DVPHT_VEC,
    BCHP_PWR_P_Resource_HW_DVPHR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_V3D_V3D[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH5,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SC0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SC0_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SC1[] = {
    BCHP_PWR_P_Resource_HW_PLL_SC1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH0[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH1[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH2[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH5[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH5,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SC0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SC0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SC1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SYS_PLL_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SYS_PLL_CH4[] = {
    BCHP_PWR_P_Resource_DV_PLL_SYS_PLL_CH4,
    NULL
};

/* List of coded dependencies */
const BCHP_PWR_P_Resource* const * const BCHP_PWR_P_DependList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Depend_AVD,
    BCHP_PWR_P_Depend_AVD0,
    BCHP_PWR_P_Depend_AVD1,
    BCHP_PWR_P_Depend_AVD0_CLK,
    BCHP_PWR_P_Depend_AVD0_PWR,
    BCHP_PWR_P_Depend_AVD1_CLK,
    BCHP_PWR_P_Depend_AVD1_PWR,
    BCHP_PWR_P_Depend_VICE,
    BCHP_PWR_P_Depend_VICE0,
    BCHP_PWR_P_Depend_VICE0_CLK,
    BCHP_PWR_P_Depend_VICE0_PWR,
    BCHP_PWR_P_Depend_AUD_AIO,
    BCHP_PWR_P_Depend_AIO_CLK,
    BCHP_PWR_P_Depend_AIO_SRAM,
    BCHP_PWR_P_Depend_AUD_DAC,
    BCHP_PWR_P_Depend_RAAGA,
    BCHP_PWR_P_Depend_RAAGA0_CLK,
    BCHP_PWR_P_Depend_RAAGA0_DSP,
    BCHP_PWR_P_Depend_RAAGA0_SRAM,
    BCHP_PWR_P_Depend_VDC,
    BCHP_PWR_P_Depend_BVN,
    BCHP_PWR_P_Depend_VDC_DAC,
    BCHP_PWR_P_Depend_VDC_VEC,
    BCHP_PWR_P_Depend_VDC_656_OUT,
    BCHP_PWR_P_Depend_VDC_STG0,
    BCHP_PWR_P_Depend_VDC_STG1,
    BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Depend_XPT,
    BCHP_PWR_P_Depend_XPT_PARSER,
    BCHP_PWR_P_Depend_XPT_PLAYBACK,
    BCHP_PWR_P_Depend_XPT_RAVE,
    BCHP_PWR_P_Depend_XPT_PACKETSUB,
    BCHP_PWR_P_Depend_XPT_REMUX,
    BCHP_PWR_P_Depend_XPT_WAKEUP,
    BCHP_PWR_P_Depend_XPT_XMEMIF,
    BCHP_PWR_P_Depend_HDMI_TX,
    BCHP_PWR_P_Depend_HDMI_TX_CLK,
    BCHP_PWR_P_Depend_HDMI_TX_PHY,
    BCHP_PWR_P_Depend_HDMI_RX,
    BCHP_PWR_P_Depend_HDMI_RX0,
    BCHP_PWR_P_Depend_HDMI_RX0_CLK,
    BCHP_PWR_P_Depend_HDMI_RX0_PHY,
    BCHP_PWR_P_Depend_M2MC,
    BCHP_PWR_P_Depend_M2MC0,
    BCHP_PWR_P_Depend_M2MC1,
    BCHP_PWR_P_Depend_M2MC_SRAM,
    BCHP_PWR_P_Depend_M2MC0_SRAM,
    BCHP_PWR_P_Depend_M2MC1_SRAM,
    BCHP_PWR_P_Depend_GRAPHICS3D,
    BCHP_PWR_P_Depend_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Depend_HSM,
    BCHP_PWR_P_Depend_DMA,
    BCHP_PWR_P_Depend_SMARTCARD,
    BCHP_PWR_P_Depend_SMARTCARD0,
    BCHP_PWR_P_Depend_SMARTCARD1,
    BCHP_PWR_P_Depend_SID,
    BCHP_PWR_P_Depend_SID_SRAM,
    BCHP_PWR_P_Depend_RFM,
    BCHP_PWR_P_Depend_RFM_PHY,
    BCHP_PWR_P_Depend_AUD_PLL0,
    BCHP_PWR_P_Depend_AUD_PLL1,
    BCHP_PWR_P_Depend_BINT_OPEN,
    BCHP_PWR_P_Depend_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Depend_SECURE_ACCESS,
    NULL,
    BCHP_PWR_P_Depend_HW_HVD0_HVD0_CORE,
    BCHP_PWR_P_Depend_HW_HVD0_HVD0_CPU,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HVD_SID1_HVD1_CORE,
    BCHP_PWR_P_Depend_HW_HVD_SID1_HVD1_CPU,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VICE0_CORE_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA0_DSP,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_DAC,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0,
    NULL,
    BCHP_PWR_P_Depend_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_V3D_V3D,
    NULL,
    BCHP_PWR_P_Depend_HW_SC0,
    BCHP_PWR_P_Depend_HW_SC1,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RFM_PHY,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH0,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH1,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH2,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH5,
    BCHP_PWR_P_Depend_HW_AUD_PLL0,
    BCHP_PWR_P_Depend_HW_AUD_PLL1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SC0_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SC1_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SYS_PLL_CH3,
    BCHP_PWR_P_Depend_HW_PLL_SYS_PLL_CH4,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
};

#include "bchp_pwr_impl.c"
#include "bchp_pwr_common.c"

void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate)
{
    switch(id) {
        case BCHP_PWR_HW_HVD0:
            BCHP_PWR_P_HW_HVD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_HVD0_CORE:
            BCHP_PWR_P_HW_HVD0_HVD0_CORE_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_HVD0_CPU:
            BCHP_PWR_P_HW_HVD0_HVD0_CPU_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_HVD0_GISB:
            BCHP_PWR_P_HW_HVD0_HVD0_GISB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_SRAM:
            BCHP_PWR_P_HW_HVD0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1:
            BCHP_PWR_P_HW_HVD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD_SID1_HVD1_CORE:
            BCHP_PWR_P_HW_HVD_SID1_HVD1_CORE_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD_SID1_HVD1_CPU:
            BCHP_PWR_P_HW_HVD_SID1_HVD1_CPU_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD_SID1_HVD1_GISB:
            BCHP_PWR_P_HW_HVD_SID1_HVD1_GISB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_SID:
            BCHP_PWR_P_HW_HVD1_SID_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_SRAM:
            BCHP_PWR_P_HW_HVD1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_CORE_CLK:
            BCHP_PWR_P_HW_VICE0_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_GISB_CLK:
            BCHP_PWR_P_HW_VICE0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_CLK:
            BCHP_PWR_P_HW_VICE0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_SRAM:
            BCHP_PWR_P_HW_VICE0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO:
            BCHP_PWR_P_HW_AIO_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_AIO:
            BCHP_PWR_P_HW_VEC_AIO_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_GISB_CLK:
            BCHP_PWR_P_HW_RAAGA0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_108_CLK:
            BCHP_PWR_P_HW_RAAGA0_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_DSP:
            BCHP_PWR_P_HW_RAAGA0_DSP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO_SRAM:
            BCHP_PWR_P_HW_AIO_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_DAC:
            BCHP_PWR_P_HW_AUD_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_CLK:
            BCHP_PWR_P_HW_RAAGA0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_SRAM:
            BCHP_PWR_P_HW_RAAGA0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN:
            BCHP_PWR_P_HW_BVN_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_DVPHR_DVPHT_VEC:
            BCHP_PWR_P_HW_BVN_DVPHR_DVPHT_VEC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_SRAM:
            BCHP_PWR_P_HW_BVN_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDAC:
            BCHP_PWR_P_HW_VDAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC:
            BCHP_PWR_P_HW_VEC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_ITU656:
            BCHP_PWR_P_HW_VEC_ITU656_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_SRAM:
            BCHP_PWR_P_HW_VEC_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_ITU656:
            BCHP_PWR_P_HW_ITU656_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX0_PHY:
            BCHP_PWR_P_HW_HDMI_TX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DVPHR:
            BCHP_PWR_P_HW_DVPHR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_RMX:
            BCHP_PWR_P_HW_XPT_RMX_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT:
            BCHP_PWR_P_HW_XPT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_CORE_GISB:
            BCHP_PWR_P_HW_XPT_CORE_GISB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_WAKEUP:
            BCHP_PWR_P_HW_XPT_WAKEUP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DVPHT:
            BCHP_PWR_P_HW_DVPHT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_PHY:
            BCHP_PWR_P_HW_HDMI_RX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_SRAM:
            BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0:
            BCHP_PWR_P_HW_M2MC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0:
            BCHP_PWR_P_HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1:
            BCHP_PWR_P_HW_M2MC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1:
            BCHP_PWR_P_HW_VEC_AIO_GFX_M2MC1_GFX_M2MC1_M2MC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0_SRAM:
            BCHP_PWR_P_HW_M2MC0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1_SRAM:
            BCHP_PWR_P_HW_M2MC1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D:
            BCHP_PWR_P_HW_V3D_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D_V3D:
            BCHP_PWR_P_HW_V3D_V3D_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D_SRAM:
            BCHP_PWR_P_HW_V3D_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SC0:
            BCHP_PWR_P_HW_SC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SC1:
            BCHP_PWR_P_HW_SC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID:
            BCHP_PWR_P_HW_SID_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID_SRAM:
            BCHP_PWR_P_HW_SID_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM:
            BCHP_PWR_P_HW_RFM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM_PHY:
            BCHP_PWR_P_HW_RFM_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH0:
            BCHP_PWR_P_HW_PLL_HVD_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH1:
            BCHP_PWR_P_HW_PLL_HVD_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH2:
            BCHP_PWR_P_HW_PLL_HVD_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH5:
            BCHP_PWR_P_HW_PLL_HVD_CH5_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL0:
            BCHP_PWR_P_HW_AUD_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL1:
            BCHP_PWR_P_HW_AUD_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SC0_CH0:
            BCHP_PWR_P_HW_PLL_SC0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SC0:
            BCHP_PWR_P_HW_PLL_SC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SC1_CH0:
            BCHP_PWR_P_HW_PLL_SC1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SC1:
            BCHP_PWR_P_HW_PLL_SC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SYS_PLL_CH3:
            BCHP_PWR_P_HW_PLL_SYS_PLL_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SYS_PLL_CH4:
            BCHP_PWR_P_HW_PLL_SYS_PLL_CH4_Control(handle, activate);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate)
{
    BCHP_PWR_P_HW_ControlId(handle, resource->id, activate);
}

void BCHP_PWR_P_MUX_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mux, bool set)
{
    BSTD_UNUSED(handle);
    BSTD_UNUSED(mux);
    BSTD_UNUSED(set);

    switch(resource->id) {
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_DIV_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{

    switch(resource->id) {
        case BCHP_PWR_DV_PLL_HVD_CH0:
            BCHP_PWR_P_DV_PLL_HVD_CH0_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH1:
            BCHP_PWR_P_DV_PLL_HVD_CH1_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH2:
            BCHP_PWR_P_DV_PLL_HVD_CH2_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH5:
            BCHP_PWR_P_DV_PLL_HVD_CH5_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_SYS_PLL_CH3:
            BCHP_PWR_P_DV_PLL_SYS_PLL_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_SYS_PLL_CH4:
            BCHP_PWR_P_DV_PLL_SYS_PLL_CH4_Control(handle, mult, prediv, postdiv, set);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_HVD_CH0[] = {{200,3,8},{200,3,128}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_HVD_CH1[] = {{200,3,6},{200,3,96}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_HVD_CH2[] = {{200,3,9},{200,3,36}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_HVD_CH5[] = {{200,3,8},{200,3,128}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_SYS_PLL_CH3[] = {{72,1,11},{72,1,176}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_SYS_PLL_CH4[] = {{72,1,6},{72,1,96}};

const BCHP_PWR_P_FreqMap BCHP_PWR_P_FreqMapList[BCHP_PWR_P_NUM_DIVS] = {
    {BCHP_PWR_DV_PLL_HVD_CH0, BCHP_PWR_P_DivTable_DV_PLL_HVD_CH0},
    {BCHP_PWR_DV_PLL_HVD_CH1, BCHP_PWR_P_DivTable_DV_PLL_HVD_CH1},
    {BCHP_PWR_DV_PLL_HVD_CH2, BCHP_PWR_P_DivTable_DV_PLL_HVD_CH2},
    {BCHP_PWR_DV_PLL_HVD_CH5, BCHP_PWR_P_DivTable_DV_PLL_HVD_CH5},
    {BCHP_PWR_DV_PLL_SYS_PLL_CH3, BCHP_PWR_P_DivTable_DV_PLL_SYS_PLL_CH3},
    {BCHP_PWR_DV_PLL_SYS_PLL_CH4, BCHP_PWR_P_DivTable_DV_PLL_SYS_PLL_CH4},
};
