

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Thu Jan 28 19:42:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |      Latency (cycles)     |     Latency (absolute)    |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |  59222100517|  59222100517| 592.221 sec | 592.221 sec |  59222100517|  59222100517|   none  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------------+-------------+----------+-----------+-----------+--------+----------+
        |                |      Latency (cycles)     | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |     min     |     max     |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-------------+-------------+----------+-----------+-----------+--------+----------+
        |- QIO_hw_loop1  |          256|          256|         2|          1|          1|     256|    yes   |
        |- QIO_hw_loop2  |  59222100000|  59222100000|    592221|          -|          -|  100000|    no    |
        | + QIO_loop1    |       592128|       592128|      2313|          -|          -|     256|    no    |
        |  ++ QIO_loop2  |         2304|         2304|        36|          -|          -|      64|    no    |
        |- QIO_hw_loop3  |          256|          256|         2|          1|          1|     256|    yes   |
        +----------------+-------------+-------------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 143
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 141 142 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 141 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 98 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 54 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 62 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 5 
141 --> 143 142 
142 --> 141 
143 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %seed)"   --->   Operation 144 'read' 'seed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%current_val_0 = alloca [64 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 145 'alloca' 'current_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%current_val_1 = alloca [64 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 146 'alloca' 'current_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%current_val_2 = alloca [64 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 147 'alloca' 'current_val_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%current_val_3 = alloca [64 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 148 'alloca' 'current_val_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%new_val = alloca [256 x i32], align 16" [QIO/QIO_accel.cpp:5]   --->   Operation 149 'alloca' 'new_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%rnd_input = shl i32 %seed_read, 14" [QIO/QIO_accel.cpp:9]   --->   Operation 150 'shl' 'rnd_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 151 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %QIO_hw_loop1_end ]"   --->   Operation 152 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.66ns)   --->   "%icmp_ln17 = icmp eq i9 %i_0, -256" [QIO/QIO_accel.cpp:17]   --->   Operation 153 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 154 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [QIO/QIO_accel.cpp:17]   --->   Operation 155 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader18.preheader, label %QIO_hw_loop1_begin" [QIO/QIO_accel.cpp:17]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_0 to i64" [QIO/QIO_accel.cpp:18]   --->   Operation 157 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr [256 x i32]* %init_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:18]   --->   Operation 158 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 159 'load' 'init_val_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %i_0, i32 6, i32 8)" [QIO/QIO_accel.cpp:18]   --->   Operation 160 'partselect' 'trunc_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i9 %i_0 to i6" [QIO/QIO_accel.cpp:18]   --->   Operation 161 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln18_1, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]" [QIO/QIO_accel.cpp:18]   --->   Operation 162 'switch' <Predicate = (!icmp_ln17)> <Delay = 1.30>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [QIO/QIO_accel.cpp:17]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [QIO/QIO_accel.cpp:17]   --->   Operation 164 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:18]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 166 'load' 'init_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %trunc_ln18 to i64" [QIO/QIO_accel.cpp:18]   --->   Operation 167 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%current_val_0_addr = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 168 'getelementptr' 'current_val_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%current_val_1_addr = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 169 'getelementptr' 'current_val_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%current_val_2_addr = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 170 'getelementptr' 'current_val_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%current_val_3_addr = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 171 'getelementptr' 'current_val_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_2_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 172 'store' <Predicate = (trunc_ln18_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 173 'br' <Predicate = (trunc_ln18_1 == 2)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_1_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 174 'store' <Predicate = (trunc_ln18_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 175 'br' <Predicate = (trunc_ln18_1 == 1)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_0_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 176 'store' <Predicate = (trunc_ln18_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 177 'br' <Predicate = (trunc_ln18_1 == 0)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_3_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 178 'store' <Predicate = (trunc_ln18_1 != 0 & trunc_ln18_1 != 1 & trunc_ln18_1 != 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 179 'br' <Predicate = (trunc_ln18_1 != 0 & trunc_ln18_1 != 1 & trunc_ln18_1 != 2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%new_val_addr = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:19]   --->   Operation 180 'getelementptr' 'new_val_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %new_val_addr, align 4" [QIO/QIO_accel.cpp:19]   --->   Operation 181 'store' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_1)" [QIO/QIO_accel.cpp:20]   --->   Operation 182 'specregionend' 'empty_38' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 183 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%cost_old_1 = alloca float"   --->   Operation 184 'alloca' 'cost_old_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.76ns)   --->   "store float 1.000000e+09, float* %cost_old_1" [QIO/QIO_accel.cpp:22]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader18" [QIO/QIO_accel.cpp:22]   --->   Operation 186 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.43>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%rnd_input_0 = phi i32 [ %rnd_out_3, %QIO_hw_loop2_end ], [ %rnd_input, %.preheader18.preheader ]"   --->   Operation 187 'phi' 'rnd_input_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%i1_0 = phi i17 [ %i_3, %QIO_hw_loop2_end ], [ 0, %.preheader18.preheader ]"   --->   Operation 188 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.43ns)   --->   "%icmp_ln22 = icmp eq i17 %i1_0, -31072" [QIO/QIO_accel.cpp:22]   --->   Operation 189 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 190 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.10ns)   --->   "%i_3 = add i17 %i1_0, 1" [QIO/QIO_accel.cpp:22]   --->   Operation 191 'add' 'i_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader.preheader, label %QIO_hw_loop2_begin" [QIO/QIO_accel.cpp:22]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:64]   --->   Operation 193 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.65>
ST_6 : Operation 194 [1/1] (4.65ns)   --->   "%rnd_out = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_input_0, i32 %seed_read)" [QIO/QIO_accel.cpp:26]   --->   Operation 194 'call' 'rnd_out' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 6.28>
ST_7 : Operation 195 [6/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 195 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (4.65ns)   --->   "%rnd_out_1 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out, i32 %seed_read)" [QIO/QIO_accel.cpp:30]   --->   Operation 196 'call' 'rnd_out_1' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 6.28>
ST_8 : Operation 197 [5/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 197 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (4.65ns)   --->   "%rnd_out_2 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_1, i32 %seed_read)" [QIO/QIO_accel.cpp:33]   --->   Operation 198 'call' 'rnd_out_2' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 6.28>
ST_9 : Operation 199 [4/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 199 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 200 [6/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 200 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 201 [6/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 201 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.28>
ST_10 : Operation 202 [3/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 202 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 203 [5/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 203 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 204 [5/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 204 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.28>
ST_11 : Operation 205 [2/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 205 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 206 [4/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 206 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 207 [4/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 207 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.28>
ST_12 : Operation 208 [1/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 208 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 209 [3/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 209 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 210 [3/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 210 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.78>
ST_13 : Operation 211 [6/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 211 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [2/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 212 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 213 [2/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 213 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.78>
ST_14 : Operation 214 [5/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 214 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 215 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 216 [1/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 216 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.78>
ST_15 : Operation 217 [4/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 217 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [6/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 218 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [6/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 219 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.78>
ST_16 : Operation 220 [3/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 220 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [5/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 221 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [5/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 222 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.78>
ST_17 : Operation 223 [2/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 223 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [4/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 224 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [4/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 225 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.78>
ST_18 : Operation 226 [1/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 226 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [3/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 227 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [3/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 228 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.62>
ST_19 : Operation 229 [31/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 229 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [2/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 230 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [2/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 231 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.62>
ST_20 : Operation 232 [30/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 232 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 233 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 234 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.62>
ST_21 : Operation 235 [29/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 235 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [31/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 236 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [31/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 237 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 8.62>
ST_22 : Operation 238 [28/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 238 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [30/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 239 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [30/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 240 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.62>
ST_23 : Operation 241 [27/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 241 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [29/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 242 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [29/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 243 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.62>
ST_24 : Operation 244 [26/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 244 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [28/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 245 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [28/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 246 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.62>
ST_25 : Operation 247 [25/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 247 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [27/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 248 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [27/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 249 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.62>
ST_26 : Operation 250 [24/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 250 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 251 [26/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 251 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 252 [26/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 252 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 8.62>
ST_27 : Operation 253 [23/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 253 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 254 [25/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 254 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 255 [25/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 255 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 8.62>
ST_28 : Operation 256 [22/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 256 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [24/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 257 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [24/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 258 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.62>
ST_29 : Operation 259 [21/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 259 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [23/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 260 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [23/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 261 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.62>
ST_30 : Operation 262 [20/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 262 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [22/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 263 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [22/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 264 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.62>
ST_31 : Operation 265 [19/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 265 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [21/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 266 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 267 [21/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 267 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 8.62>
ST_32 : Operation 268 [18/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 268 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 269 [20/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 269 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 270 [20/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 270 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 8.62>
ST_33 : Operation 271 [17/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 271 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 272 [19/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 272 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 273 [19/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 273 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 8.62>
ST_34 : Operation 274 [16/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 274 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 275 [18/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 275 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 276 [18/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 276 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 8.62>
ST_35 : Operation 277 [15/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 277 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 278 [17/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 278 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 279 [17/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 279 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.62>
ST_36 : Operation 280 [14/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 280 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 281 [16/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 281 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [16/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 282 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.62>
ST_37 : Operation 283 [13/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 283 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 284 [15/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 284 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 285 [15/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 285 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.62>
ST_38 : Operation 286 [12/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 286 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 287 [14/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 287 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 288 [14/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 288 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 8.62>
ST_39 : Operation 289 [11/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 289 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 290 [13/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 290 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [13/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 291 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 8.62>
ST_40 : Operation 292 [10/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 292 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 293 [12/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 293 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 294 [12/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 294 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.62>
ST_41 : Operation 295 [9/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 295 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 296 [11/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 296 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 297 [11/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 297 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 8.62>
ST_42 : Operation 298 [8/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 298 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 299 [10/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 299 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 300 [10/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 300 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 8.62>
ST_43 : Operation 301 [7/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 301 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 302 [9/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 302 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 303 [9/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 303 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 8.62>
ST_44 : Operation 304 [6/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 304 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 305 [8/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 305 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 306 [8/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 306 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 8.62>
ST_45 : Operation 307 [5/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 307 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [7/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 308 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 309 [7/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 309 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 8.62>
ST_46 : Operation 310 [4/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 310 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 311 [6/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 311 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [6/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 312 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 8.62>
ST_47 : Operation 313 [3/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 313 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [5/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 314 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 315 [5/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 315 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 8.62>
ST_48 : Operation 316 [2/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 316 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 317 [4/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 317 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [4/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 318 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 8.62>
ST_49 : Operation 319 [1/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 319 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 320 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 320 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 321 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 322 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 323 [3/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 323 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 324 [3/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 324 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 8.62>
ST_50 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 325 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 326 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 326 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 327 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 328 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 329 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 330 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 330 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 331 [2/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 331 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 332 [2/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 332 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 8.62>
ST_51 : Operation 333 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 333 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 334 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_51 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 335 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 336 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_51 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 337 'zext' 'zext_ln1285' <Predicate = (isNeg)> <Delay = 0.00>
ST_51 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 338 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1287_3 = zext i54 %r_V to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 339 'zext' 'zext_ln1287_3' <Predicate = (isNeg)> <Delay = 0.00>
ST_51 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 340 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 341 [1/1] (4.61ns) (out node of the LUT)   --->   "%r_V_7 = select i1 %isNeg, i137 %zext_ln1287_3, i137 %r_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 341 'select' 'r_V_7' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 342 [1/1] (0.00ns)   --->   "%val_V = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 342 'partselect' 'val_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 343 [1/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 343 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_1 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 344 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 345 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_5 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 346 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 347 [1/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 347 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [1/1] (0.00ns)   --->   "%p_Val2_9 = bitcast double %x_assign_2 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 348 'bitcast' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_9, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 349 'partselect' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %p_Val2_9 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 350 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = call i26 @_ssdm_op_PartSelect.i26.i137.i32.i32(i137 %r_V_7, i32 59, i32 84)" [QIO/QIO_accel.cpp:37]   --->   Operation 351 'partselect' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i6 @_ssdm_op_PartSelect.i6.i137.i32.i32(i137 %r_V_7, i32 53, i32 58)" [QIO/QIO_accel.cpp:37]   --->   Operation 352 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %trunc_ln1 to i64" [QIO/QIO_accel.cpp:37]   --->   Operation 353 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "%current_val_0_addr_1 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 354 'getelementptr' 'current_val_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%current_val_1_addr_1 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 355 'getelementptr' 'current_val_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%current_val_2_addr_1 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 356 'getelementptr' 'current_val_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%current_val_3_addr_1 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 357 'getelementptr' 'current_val_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 358 [2/2] (3.25ns)   --->   "%current_val_0_load = load i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 358 'load' 'current_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 359 [2/2] (3.25ns)   --->   "%current_val_1_load = load i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 359 'load' 'current_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 360 [2/2] (3.25ns)   --->   "%current_val_2_load = load i32* %current_val_2_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 360 'load' 'current_val_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 361 [2/2] (3.25ns)   --->   "%current_val_3_load = load i32* %current_val_3_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 361 'load' 'current_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 50> <Delay = 6.94>
ST_52 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [QIO/QIO_accel.cpp:22]   --->   Operation 362 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)" [QIO/QIO_accel.cpp:22]   --->   Operation 363 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 364 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln682_1 = zext i54 %mantissa_V_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 365 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i11 %tmp_V_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 366 'zext' 'zext_ln502_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 367 [1/1] (1.63ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 367 'add' 'add_ln502_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 368 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 368 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 369 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 369 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 370 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 371 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 371 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush_1 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 372 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 373 'zext' 'zext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 374 'zext' 'zext_ln1285_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_3 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 375 'lshr' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_4 = shl i137 %zext_ln682_1, %zext_ln1287_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 376 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_3, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 377 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln662 = zext i1 %tmp_32 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 378 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_4, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 379 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 380 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_29" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 380 'select' 'val_V_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 381 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 381 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln682_2 = zext i54 %mantissa_V_2 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 382 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln502_2 = zext i11 %tmp_V_4 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 383 'zext' 'zext_ln502_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 384 [1/1] (1.63ns)   --->   "%add_ln502_2 = add i12 -1023, %zext_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 384 'add' 'add_ln502_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 385 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_2, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 385 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 386 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, %tmp_V_4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 386 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 387 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 388 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_4, i12 %add_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 388 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i12 %ush_2 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 389 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 390 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln1285_2 = zext i32 %sext_ln1311_5 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 391 'zext' 'zext_ln1285_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_5 = lshr i54 %mantissa_V_2, %zext_ln1285_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 392 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_6 = shl i137 %zext_ln682_2, %zext_ln1287_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 393 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_5, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 394 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln662_1 = zext i1 %tmp_39 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 395 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_6, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 396 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%val_V_2 = select i1 %isNeg_2, i32 %zext_ln662_1, i32 %tmp_30" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 397 'select' 'val_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 398 [1/1] (4.61ns) (out node of the LUT)   --->   "%icmp_ln36 = icmp eq i32 %val_V_2, 0" [QIO/QIO_accel.cpp:36]   --->   Operation 398 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 4.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %val_V to i64" [QIO/QIO_accel.cpp:37]   --->   Operation 399 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i26 %trunc_ln37_1 to i32" [QIO/QIO_accel.cpp:37]   --->   Operation 400 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 401 [1/2] (3.25ns)   --->   "%current_val_0_load = load i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 401 'load' 'current_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 402 [1/2] (3.25ns)   --->   "%current_val_1_load = load i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 402 'load' 'current_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 403 [1/2] (3.25ns)   --->   "%current_val_2_load = load i32* %current_val_2_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 403 'load' 'current_val_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 404 [1/2] (3.25ns)   --->   "%current_val_3_load = load i32* %current_val_3_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 404 'load' 'current_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 405 [1/1] (1.95ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load, i32 %current_val_1_load, i32 %current_val_2_load, i32 %current_val_3_load, i32 %zext_ln37_2)" [QIO/QIO_accel.cpp:37]   --->   Operation 405 'mux' 'tmp_8' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 406 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %2, label %3" [QIO/QIO_accel.cpp:36]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 51> <Delay = 5.80>
ST_53 : Operation 407 [1/1] (2.55ns)   --->   "%sub_ln40 = sub i32 %tmp_8, %val_V_1" [QIO/QIO_accel.cpp:40]   --->   Operation 407 'sub' 'sub_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 408 [1/1] (0.00ns)   --->   "%new_val_addr_2 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:40]   --->   Operation 408 'getelementptr' 'new_val_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 409 [1/1] (3.25ns)   --->   "store i32 %sub_ln40, i32* %new_val_addr_2, align 4" [QIO/QIO_accel.cpp:40]   --->   Operation 409 'store' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 410 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 410 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 411 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %tmp_8, %val_V_1" [QIO/QIO_accel.cpp:37]   --->   Operation 411 'add' 'add_ln37' <Predicate = (icmp_ln36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 412 [1/1] (0.00ns)   --->   "%new_val_addr_1 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:37]   --->   Operation 412 'getelementptr' 'new_val_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 413 [1/1] (3.25ns)   --->   "store i32 %add_ln37, i32* %new_val_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 413 'store' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 414 [1/1] (0.00ns)   --->   "br label %4" [QIO/QIO_accel.cpp:38]   --->   Operation 414 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 415 [1/1] (1.76ns)   --->   "br label %5" [QIO/QIO_accel.cpp:47]   --->   Operation 415 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 52> <Delay = 3.25>
ST_54 : Operation 416 [1/1] (0.00ns)   --->   "%cost_old = phi float [ 0.000000e+00, %4 ], [ %cost_new2_1_0, %QIO_loop1_end ]" [QIO/QIO_accel.cpp:51]   --->   Operation 416 'phi' 'cost_old' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 417 [1/1] (0.00ns)   --->   "%i3_0 = phi i9 [ 0, %4 ], [ %i_2, %QIO_loop1_end ]"   --->   Operation 417 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 418 [1/1] (1.66ns)   --->   "%icmp_ln47 = icmp eq i9 %i3_0, -256" [QIO/QIO_accel.cpp:47]   --->   Operation 418 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 419 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 419 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 420 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i3_0, 1" [QIO/QIO_accel.cpp:47]   --->   Operation 420 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 421 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %8, label %QIO_loop1_begin" [QIO/QIO_accel.cpp:47]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 422 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %i3_0, i32 6, i32 8)" [QIO/QIO_accel.cpp:48]   --->   Operation 422 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i9 %i3_0 to i6" [QIO/QIO_accel.cpp:48]   --->   Operation 423 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %trunc_ln48 to i64" [QIO/QIO_accel.cpp:48]   --->   Operation 424 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 425 [1/1] (0.00ns)   --->   "%current_val_0_addr_3 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 425 'getelementptr' 'current_val_0_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 426 [2/2] (3.25ns)   --->   "%current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 426 'load' 'current_val_0_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 427 [1/1] (0.00ns)   --->   "%current_val_1_addr_3 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 427 'getelementptr' 'current_val_1_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 428 [2/2] (3.25ns)   --->   "%current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 428 'load' 'current_val_1_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 429 [1/1] (0.00ns)   --->   "%current_val_2_addr_3 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 429 'getelementptr' 'current_val_2_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 430 [2/2] (3.25ns)   --->   "%current_val_2_load_2 = load i32* %current_val_2_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 430 'load' 'current_val_2_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 431 [1/1] (0.00ns)   --->   "%current_val_3_addr_3 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 431 'getelementptr' 'current_val_3_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 432 [2/2] (3.25ns)   --->   "%current_val_3_load_2 = load i32* %current_val_3_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 432 'load' 'current_val_3_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 53> <Delay = 5.21>
ST_55 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i3 %lshr_ln1 to i32" [QIO/QIO_accel.cpp:48]   --->   Operation 433 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 434 [1/2] (3.25ns)   --->   "%current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 434 'load' 'current_val_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 435 [1/2] (3.25ns)   --->   "%current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 435 'load' 'current_val_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 436 [1/2] (3.25ns)   --->   "%current_val_2_load_2 = load i32* %current_val_2_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 436 'load' 'current_val_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 437 [1/2] (3.25ns)   --->   "%current_val_3_load_2 = load i32* %current_val_3_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 437 'load' 'current_val_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 438 [1/1] (1.95ns)   --->   "%current_val_cash = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_2, i32 %current_val_1_load_2, i32 %current_val_2_load_2, i32 %current_val_3_load_2, i32 %zext_ln48_1)" [QIO/QIO_accel.cpp:48]   --->   Operation 438 'mux' 'current_val_cash' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 6.41>
ST_56 : Operation 439 [6/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 439 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 55> <Delay = 6.41>
ST_57 : Operation 440 [5/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 440 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 56> <Delay = 6.41>
ST_58 : Operation 441 [4/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 441 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 57> <Delay = 6.41>
ST_59 : Operation 442 [3/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 442 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 58> <Delay = 6.41>
ST_60 : Operation 443 [2/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 443 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 59> <Delay = 6.41>
ST_61 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [QIO/QIO_accel.cpp:47]   --->   Operation 444 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [QIO/QIO_accel.cpp:47]   --->   Operation 445 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_31 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %trunc_ln48, i8 0)" [QIO/QIO_accel.cpp:51]   --->   Operation 446 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i14 %tmp_31 to i15" [QIO/QIO_accel.cpp:48]   --->   Operation 447 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 448 [1/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 448 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 449 [1/1] (1.76ns)   --->   "br label %6" [QIO/QIO_accel.cpp:50]   --->   Operation 449 'br' <Predicate = true> <Delay = 1.76>

State 62 <SV = 60> <Delay = 3.25>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%cost_new2_1_0 = phi float [ %cost_old, %QIO_loop1_begin ], [ %cost_new_3, %7 ]"   --->   Operation 450 'phi' 'cost_new2_1_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %QIO_loop1_begin ], [ %add_ln50, %7 ]" [QIO/QIO_accel.cpp:50]   --->   Operation 451 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 452 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 452 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 453 [1/1] (1.66ns)   --->   "%icmp_ln50 = icmp eq i9 %j_0_0, -256" [QIO/QIO_accel.cpp:50]   --->   Operation 453 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %QIO_loop1_end, label %7" [QIO/QIO_accel.cpp:50]   --->   Operation 454 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %j_0_0 to i6" [QIO/QIO_accel.cpp:51]   --->   Operation 455 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %trunc_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 456 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 457 [1/1] (0.00ns)   --->   "%current_val_0_addr_4 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 457 'getelementptr' 'current_val_0_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 458 [2/2] (3.25ns)   --->   "%current_val_0_load_3 = load i32* %current_val_0_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 458 'load' 'current_val_0_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 459 [1/1] (0.00ns)   --->   "%current_val_1_addr_4 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 459 'getelementptr' 'current_val_1_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 460 [2/2] (3.25ns)   --->   "%current_val_1_load_3 = load i32* %current_val_1_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 460 'load' 'current_val_1_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 461 [1/1] (0.00ns)   --->   "%current_val_2_addr_4 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 461 'getelementptr' 'current_val_2_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 462 [2/2] (3.25ns)   --->   "%current_val_2_load_3 = load i32* %current_val_2_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 462 'load' 'current_val_2_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 463 [1/1] (0.00ns)   --->   "%current_val_3_addr_4 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 463 'getelementptr' 'current_val_3_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 464 [2/2] (3.25ns)   --->   "%current_val_3_load_3 = load i32* %current_val_3_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 464 'load' 'current_val_3_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln51 = or i6 %trunc_ln51, 1" [QIO/QIO_accel.cpp:51]   --->   Operation 465 'or' 'or_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i6 %or_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 466 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 467 [1/1] (0.00ns)   --->   "%current_val_0_addr_5 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 467 'getelementptr' 'current_val_0_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 468 [2/2] (3.25ns)   --->   "%current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 468 'load' 'current_val_0_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 469 [1/1] (0.00ns)   --->   "%current_val_1_addr_5 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 469 'getelementptr' 'current_val_1_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 470 [2/2] (3.25ns)   --->   "%current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 470 'load' 'current_val_1_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 471 [1/1] (0.00ns)   --->   "%current_val_2_addr_5 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 471 'getelementptr' 'current_val_2_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 472 [2/2] (3.25ns)   --->   "%current_val_2_load_4 = load i32* %current_val_2_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 472 'load' 'current_val_2_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 473 [1/1] (0.00ns)   --->   "%current_val_3_addr_5 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 473 'getelementptr' 'current_val_3_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 474 [2/2] (3.25ns)   --->   "%current_val_3_load_4 = load i32* %current_val_3_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 474 'load' 'current_val_3_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 475 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_17)" [QIO/QIO_accel.cpp:53]   --->   Operation 475 'specregionend' 'empty_43' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 476 [1/1] (0.00ns)   --->   "br label %5" [QIO/QIO_accel.cpp:47]   --->   Operation 476 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 63 <SV = 61> <Delay = 5.21>
ST_63 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %j_0_0 to i15" [QIO/QIO_accel.cpp:51]   --->   Operation 477 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 478 [1/1] (1.81ns)   --->   "%add_ln51 = add i15 %zext_ln48_2, %zext_ln51" [QIO/QIO_accel.cpp:51]   --->   Operation 478 'add' 'add_ln51' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 479 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %j_0_0, i32 6, i32 8)" [QIO/QIO_accel.cpp:51]   --->   Operation 479 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i3 %lshr_ln2 to i32" [QIO/QIO_accel.cpp:51]   --->   Operation 480 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 481 [1/2] (3.25ns)   --->   "%current_val_0_load_3 = load i32* %current_val_0_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 481 'load' 'current_val_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 482 [1/2] (3.25ns)   --->   "%current_val_1_load_3 = load i32* %current_val_1_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 482 'load' 'current_val_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 483 [1/2] (3.25ns)   --->   "%current_val_2_load_3 = load i32* %current_val_2_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 483 'load' 'current_val_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 484 [1/2] (3.25ns)   --->   "%current_val_3_load_3 = load i32* %current_val_3_addr_4, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 484 'load' 'current_val_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 485 [1/1] (1.95ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_3, i32 %current_val_1_load_3, i32 %current_val_2_load_3, i32 %current_val_3_load_3, i32 %zext_ln51_4)" [QIO/QIO_accel.cpp:51]   --->   Operation 485 'mux' 'tmp_19' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 486 [1/1] (0.00ns)   --->   "%empty_42 = trunc i9 %j_0_0 to i8" [QIO/QIO_accel.cpp:50]   --->   Operation 486 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 487 [1/2] (3.25ns)   --->   "%current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 487 'load' 'current_val_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 488 [1/2] (3.25ns)   --->   "%current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 488 'load' 'current_val_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 489 [1/2] (3.25ns)   --->   "%current_val_2_load_4 = load i32* %current_val_2_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 489 'load' 'current_val_2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 490 [1/2] (3.25ns)   --->   "%current_val_3_load_4 = load i32* %current_val_3_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 490 'load' 'current_val_3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 491 [1/1] (1.95ns)   --->   "%tmp_23 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_4, i32 %current_val_1_load_4, i32 %current_val_2_load_4, i32 %current_val_3_load_4, i32 %zext_ln51_4)" [QIO/QIO_accel.cpp:51]   --->   Operation 491 'mux' 'tmp_23' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln51_1 = or i6 %trunc_ln51, 2" [QIO/QIO_accel.cpp:51]   --->   Operation 492 'or' 'or_ln51_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i6 %or_ln51_1 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 493 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 494 [1/1] (0.00ns)   --->   "%current_val_0_addr_6 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln51_5" [QIO/QIO_accel.cpp:51]   --->   Operation 494 'getelementptr' 'current_val_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 495 [2/2] (3.25ns)   --->   "%current_val_0_load_5 = load i32* %current_val_0_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 495 'load' 'current_val_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 496 [1/1] (0.00ns)   --->   "%current_val_1_addr_6 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln51_5" [QIO/QIO_accel.cpp:51]   --->   Operation 496 'getelementptr' 'current_val_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 497 [2/2] (3.25ns)   --->   "%current_val_1_load_5 = load i32* %current_val_1_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 497 'load' 'current_val_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 498 [1/1] (0.00ns)   --->   "%current_val_2_addr_6 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln51_5" [QIO/QIO_accel.cpp:51]   --->   Operation 498 'getelementptr' 'current_val_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 499 [2/2] (3.25ns)   --->   "%current_val_2_load_5 = load i32* %current_val_2_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 499 'load' 'current_val_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 500 [1/1] (0.00ns)   --->   "%current_val_3_addr_6 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln51_5" [QIO/QIO_accel.cpp:51]   --->   Operation 500 'getelementptr' 'current_val_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 501 [2/2] (3.25ns)   --->   "%current_val_3_load_5 = load i32* %current_val_3_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 501 'load' 'current_val_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln51_2 = or i6 %trunc_ln51, 3" [QIO/QIO_accel.cpp:51]   --->   Operation 502 'or' 'or_ln51_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i6 %or_ln51_2 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 503 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 504 [1/1] (0.00ns)   --->   "%current_val_0_addr_7 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln51_7" [QIO/QIO_accel.cpp:51]   --->   Operation 504 'getelementptr' 'current_val_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 505 [2/2] (3.25ns)   --->   "%current_val_0_load_6 = load i32* %current_val_0_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 505 'load' 'current_val_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 506 [1/1] (0.00ns)   --->   "%current_val_1_addr_7 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln51_7" [QIO/QIO_accel.cpp:51]   --->   Operation 506 'getelementptr' 'current_val_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 507 [2/2] (3.25ns)   --->   "%current_val_1_load_6 = load i32* %current_val_1_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 507 'load' 'current_val_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 508 [1/1] (0.00ns)   --->   "%current_val_2_addr_7 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln51_7" [QIO/QIO_accel.cpp:51]   --->   Operation 508 'getelementptr' 'current_val_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 509 [2/2] (3.25ns)   --->   "%current_val_2_load_6 = load i32* %current_val_2_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 509 'load' 'current_val_2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 510 [1/1] (0.00ns)   --->   "%current_val_3_addr_7 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln51_7" [QIO/QIO_accel.cpp:51]   --->   Operation 510 'getelementptr' 'current_val_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 511 [2/2] (3.25ns)   --->   "%current_val_3_load_6 = load i32* %current_val_3_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 511 'load' 'current_val_3_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 512 [1/1] (1.82ns)   --->   "%add_ln50 = add i9 4, %j_0_0" [QIO/QIO_accel.cpp:50]   --->   Operation 512 'add' 'add_ln50' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 6.41>
ST_64 : Operation 513 [6/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 513 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 514 [6/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 514 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 515 [1/2] (3.25ns)   --->   "%current_val_0_load_5 = load i32* %current_val_0_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 515 'load' 'current_val_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 516 [1/2] (3.25ns)   --->   "%current_val_1_load_5 = load i32* %current_val_1_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 516 'load' 'current_val_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 517 [1/2] (3.25ns)   --->   "%current_val_2_load_5 = load i32* %current_val_2_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 517 'load' 'current_val_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 518 [1/2] (3.25ns)   --->   "%current_val_3_load_5 = load i32* %current_val_3_addr_6, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 518 'load' 'current_val_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 519 [1/1] (1.95ns)   --->   "%tmp_25 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_5, i32 %current_val_1_load_5, i32 %current_val_2_load_5, i32 %current_val_3_load_5, i32 %zext_ln51_4)" [QIO/QIO_accel.cpp:51]   --->   Operation 519 'mux' 'tmp_25' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 520 [1/2] (3.25ns)   --->   "%current_val_0_load_6 = load i32* %current_val_0_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 520 'load' 'current_val_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 521 [1/2] (3.25ns)   --->   "%current_val_1_load_6 = load i32* %current_val_1_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 521 'load' 'current_val_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 522 [1/2] (3.25ns)   --->   "%current_val_2_load_6 = load i32* %current_val_2_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 522 'load' 'current_val_2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 523 [1/2] (3.25ns)   --->   "%current_val_3_load_6 = load i32* %current_val_3_addr_7, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 523 'load' 'current_val_3_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 524 [1/1] (1.95ns)   --->   "%tmp_27 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_6, i32 %current_val_1_load_6, i32 %current_val_2_load_6, i32 %current_val_3_load_6, i32 %zext_ln51_4)" [QIO/QIO_accel.cpp:51]   --->   Operation 524 'mux' 'tmp_27' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 6.41>
ST_65 : Operation 525 [5/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 525 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 526 [5/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 526 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 527 [6/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 527 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 528 [6/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 528 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 64> <Delay = 6.41>
ST_66 : Operation 529 [4/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 529 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 530 [4/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 530 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 531 [5/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 531 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 532 [5/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 532 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 65> <Delay = 6.41>
ST_67 : Operation 533 [3/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 533 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 534 [3/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 534 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 535 [4/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 535 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 536 [4/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 536 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 66> <Delay = 6.41>
ST_68 : Operation 537 [2/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 537 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 538 [2/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 538 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 539 [3/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 539 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 540 [3/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 540 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 67> <Delay = 6.41>
ST_69 : Operation 541 [1/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_19 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 541 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 542 [1/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %tmp_23 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 542 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 543 [2/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 543 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 544 [2/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 544 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 68> <Delay = 6.41>
ST_70 : Operation 545 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_12, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 545 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 546 [4/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 546 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 547 [1/6] (6.41ns)   --->   "%tmp_13_2 = sitofp i32 %tmp_25 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 547 'sitofp' 'tmp_13_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 548 [1/6] (6.41ns)   --->   "%tmp_13_3 = sitofp i32 %tmp_27 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 548 'sitofp' 'tmp_13_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 69> <Delay = 5.70>
ST_71 : Operation 549 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_12, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 549 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 550 [3/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 550 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 551 [4/4] (5.70ns)   --->   "%tmp_14_2 = fmul float %tmp_12, %tmp_13_2" [QIO/QIO_accel.cpp:51]   --->   Operation 551 'fmul' 'tmp_14_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 552 [4/4] (5.70ns)   --->   "%tmp_14_3 = fmul float %tmp_12, %tmp_13_3" [QIO/QIO_accel.cpp:51]   --->   Operation 552 'fmul' 'tmp_14_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 5.70>
ST_72 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i15 %add_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 553 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 554 [1/1] (0.00ns)   --->   "%coef_list_0_addr = getelementptr [16384 x float]* %coef_list_0, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 554 'getelementptr' 'coef_list_0_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 555 [1/1] (0.00ns)   --->   "%coef_list_1_addr = getelementptr [16384 x float]* %coef_list_1, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 555 'getelementptr' 'coef_list_1_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 556 [1/1] (0.00ns)   --->   "%coef_list_2_addr = getelementptr [16384 x float]* %coef_list_2, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 556 'getelementptr' 'coef_list_2_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 557 [1/1] (0.00ns)   --->   "%coef_list_3_addr = getelementptr [16384 x float]* %coef_list_3, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 557 'getelementptr' 'coef_list_3_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 558 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_12, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 558 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 559 [2/2] (3.25ns)   --->   "%coef_list_0_load = load float* %coef_list_0_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 559 'load' 'coef_list_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 560 [2/2] (3.25ns)   --->   "%coef_list_1_load = load float* %coef_list_1_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 560 'load' 'coef_list_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 561 [2/2] (3.25ns)   --->   "%coef_list_2_load = load float* %coef_list_2_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 561 'load' 'coef_list_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 562 [2/2] (3.25ns)   --->   "%coef_list_3_load = load float* %coef_list_3_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 562 'load' 'coef_list_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %empty_42, 1" [QIO/QIO_accel.cpp:50]   --->   Operation 563 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %trunc_ln48, i8 %or_ln50)" [QIO/QIO_accel.cpp:51]   --->   Operation 564 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i14 %tmp_33 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 565 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 566 [1/1] (0.00ns)   --->   "%coef_list_0_addr_1 = getelementptr [16384 x float]* %coef_list_0, i64 0, i64 %zext_ln51_6" [QIO/QIO_accel.cpp:51]   --->   Operation 566 'getelementptr' 'coef_list_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 567 [1/1] (0.00ns)   --->   "%coef_list_1_addr_1 = getelementptr [16384 x float]* %coef_list_1, i64 0, i64 %zext_ln51_6" [QIO/QIO_accel.cpp:51]   --->   Operation 567 'getelementptr' 'coef_list_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 568 [1/1] (0.00ns)   --->   "%coef_list_2_addr_1 = getelementptr [16384 x float]* %coef_list_2, i64 0, i64 %zext_ln51_6" [QIO/QIO_accel.cpp:51]   --->   Operation 568 'getelementptr' 'coef_list_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 569 [1/1] (0.00ns)   --->   "%coef_list_3_addr_1 = getelementptr [16384 x float]* %coef_list_3, i64 0, i64 %zext_ln51_6" [QIO/QIO_accel.cpp:51]   --->   Operation 569 'getelementptr' 'coef_list_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 570 [2/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 570 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 571 [2/2] (3.25ns)   --->   "%coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 571 'load' 'coef_list_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 572 [2/2] (3.25ns)   --->   "%coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 572 'load' 'coef_list_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 573 [2/2] (3.25ns)   --->   "%coef_list_2_load_1 = load float* %coef_list_2_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 573 'load' 'coef_list_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 574 [2/2] (3.25ns)   --->   "%coef_list_3_load_1 = load float* %coef_list_3_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 574 'load' 'coef_list_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 575 [3/4] (5.70ns)   --->   "%tmp_14_2 = fmul float %tmp_12, %tmp_13_2" [QIO/QIO_accel.cpp:51]   --->   Operation 575 'fmul' 'tmp_14_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 576 [3/4] (5.70ns)   --->   "%tmp_14_3 = fmul float %tmp_12, %tmp_13_3" [QIO/QIO_accel.cpp:51]   --->   Operation 576 'fmul' 'tmp_14_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 5.70>
ST_73 : Operation 577 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_12, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 577 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 578 [1/2] (3.25ns)   --->   "%coef_list_0_load = load float* %coef_list_0_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 578 'load' 'coef_list_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 579 [1/2] (3.25ns)   --->   "%coef_list_1_load = load float* %coef_list_1_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 579 'load' 'coef_list_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 580 [1/2] (3.25ns)   --->   "%coef_list_2_load = load float* %coef_list_2_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 580 'load' 'coef_list_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 581 [1/2] (3.25ns)   --->   "%coef_list_3_load = load float* %coef_list_3_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 581 'load' 'coef_list_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 582 [1/1] (1.95ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %coef_list_0_load, float %coef_list_1_load, float %coef_list_2_load, float %coef_list_3_load, i32 %zext_ln48_1)" [QIO/QIO_accel.cpp:51]   --->   Operation 582 'mux' 'tmp_21' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 583 [1/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 583 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 584 [1/2] (3.25ns)   --->   "%coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 584 'load' 'coef_list_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 585 [1/2] (3.25ns)   --->   "%coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 585 'load' 'coef_list_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 586 [1/2] (3.25ns)   --->   "%coef_list_2_load_1 = load float* %coef_list_2_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 586 'load' 'coef_list_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 587 [1/2] (3.25ns)   --->   "%coef_list_3_load_1 = load float* %coef_list_3_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 587 'load' 'coef_list_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 588 [1/1] (1.95ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %coef_list_0_load_1, float %coef_list_1_load_1, float %coef_list_2_load_1, float %coef_list_3_load_1, i32 %zext_ln48_1)" [QIO/QIO_accel.cpp:51]   --->   Operation 588 'mux' 'tmp_24' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln50_1 = or i8 %empty_42, 2" [QIO/QIO_accel.cpp:50]   --->   Operation 589 'or' 'or_ln50_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %trunc_ln48, i8 %or_ln50_1)" [QIO/QIO_accel.cpp:51]   --->   Operation 590 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i14 %tmp_34 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 591 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 592 [1/1] (0.00ns)   --->   "%coef_list_0_addr_2 = getelementptr [16384 x float]* %coef_list_0, i64 0, i64 %zext_ln51_8" [QIO/QIO_accel.cpp:51]   --->   Operation 592 'getelementptr' 'coef_list_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 593 [1/1] (0.00ns)   --->   "%coef_list_1_addr_2 = getelementptr [16384 x float]* %coef_list_1, i64 0, i64 %zext_ln51_8" [QIO/QIO_accel.cpp:51]   --->   Operation 593 'getelementptr' 'coef_list_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 594 [1/1] (0.00ns)   --->   "%coef_list_2_addr_2 = getelementptr [16384 x float]* %coef_list_2, i64 0, i64 %zext_ln51_8" [QIO/QIO_accel.cpp:51]   --->   Operation 594 'getelementptr' 'coef_list_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 595 [1/1] (0.00ns)   --->   "%coef_list_3_addr_2 = getelementptr [16384 x float]* %coef_list_3, i64 0, i64 %zext_ln51_8" [QIO/QIO_accel.cpp:51]   --->   Operation 595 'getelementptr' 'coef_list_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 596 [2/4] (5.70ns)   --->   "%tmp_14_2 = fmul float %tmp_12, %tmp_13_2" [QIO/QIO_accel.cpp:51]   --->   Operation 596 'fmul' 'tmp_14_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 597 [2/2] (3.25ns)   --->   "%coef_list_0_load_2 = load float* %coef_list_0_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 597 'load' 'coef_list_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 598 [2/2] (3.25ns)   --->   "%coef_list_1_load_2 = load float* %coef_list_1_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 598 'load' 'coef_list_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 599 [2/2] (3.25ns)   --->   "%coef_list_2_load_2 = load float* %coef_list_2_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 599 'load' 'coef_list_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 600 [2/2] (3.25ns)   --->   "%coef_list_3_load_2 = load float* %coef_list_3_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 600 'load' 'coef_list_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln50_2 = or i8 %empty_42, 3" [QIO/QIO_accel.cpp:50]   --->   Operation 601 'or' 'or_ln50_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %trunc_ln48, i8 %or_ln50_2)" [QIO/QIO_accel.cpp:51]   --->   Operation 602 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i14 %tmp_35 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 603 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 604 [1/1] (0.00ns)   --->   "%coef_list_0_addr_3 = getelementptr [16384 x float]* %coef_list_0, i64 0, i64 %zext_ln51_9" [QIO/QIO_accel.cpp:51]   --->   Operation 604 'getelementptr' 'coef_list_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 605 [1/1] (0.00ns)   --->   "%coef_list_1_addr_3 = getelementptr [16384 x float]* %coef_list_1, i64 0, i64 %zext_ln51_9" [QIO/QIO_accel.cpp:51]   --->   Operation 605 'getelementptr' 'coef_list_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 606 [1/1] (0.00ns)   --->   "%coef_list_2_addr_3 = getelementptr [16384 x float]* %coef_list_2, i64 0, i64 %zext_ln51_9" [QIO/QIO_accel.cpp:51]   --->   Operation 606 'getelementptr' 'coef_list_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 607 [1/1] (0.00ns)   --->   "%coef_list_3_addr_3 = getelementptr [16384 x float]* %coef_list_3, i64 0, i64 %zext_ln51_9" [QIO/QIO_accel.cpp:51]   --->   Operation 607 'getelementptr' 'coef_list_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 608 [2/4] (5.70ns)   --->   "%tmp_14_3 = fmul float %tmp_12, %tmp_13_3" [QIO/QIO_accel.cpp:51]   --->   Operation 608 'fmul' 'tmp_14_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 609 [2/2] (3.25ns)   --->   "%coef_list_0_load_3 = load float* %coef_list_0_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 609 'load' 'coef_list_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 610 [2/2] (3.25ns)   --->   "%coef_list_1_load_3 = load float* %coef_list_1_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 610 'load' 'coef_list_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 611 [2/2] (3.25ns)   --->   "%coef_list_2_load_3 = load float* %coef_list_2_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 611 'load' 'coef_list_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 612 [2/2] (3.25ns)   --->   "%coef_list_3_load_3 = load float* %coef_list_3_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 612 'load' 'coef_list_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 74 <SV = 72> <Delay = 5.70>
ST_74 : Operation 613 [4/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_20, %tmp_21" [QIO/QIO_accel.cpp:51]   --->   Operation 613 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 614 [4/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %tmp_24" [QIO/QIO_accel.cpp:51]   --->   Operation 614 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 615 [1/4] (5.70ns)   --->   "%tmp_14_2 = fmul float %tmp_12, %tmp_13_2" [QIO/QIO_accel.cpp:51]   --->   Operation 615 'fmul' 'tmp_14_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 616 [1/2] (3.25ns)   --->   "%coef_list_0_load_2 = load float* %coef_list_0_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 616 'load' 'coef_list_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 617 [1/2] (3.25ns)   --->   "%coef_list_1_load_2 = load float* %coef_list_1_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 617 'load' 'coef_list_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 618 [1/2] (3.25ns)   --->   "%coef_list_2_load_2 = load float* %coef_list_2_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 618 'load' 'coef_list_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 619 [1/2] (3.25ns)   --->   "%coef_list_3_load_2 = load float* %coef_list_3_addr_2, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 619 'load' 'coef_list_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 620 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %coef_list_0_load_2, float %coef_list_1_load_2, float %coef_list_2_load_2, float %coef_list_3_load_2, i32 %zext_ln48_1)" [QIO/QIO_accel.cpp:51]   --->   Operation 620 'mux' 'tmp_26' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 621 [1/4] (5.70ns)   --->   "%tmp_14_3 = fmul float %tmp_12, %tmp_13_3" [QIO/QIO_accel.cpp:51]   --->   Operation 621 'fmul' 'tmp_14_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 622 [1/2] (3.25ns)   --->   "%coef_list_0_load_3 = load float* %coef_list_0_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 622 'load' 'coef_list_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 623 [1/2] (3.25ns)   --->   "%coef_list_1_load_3 = load float* %coef_list_1_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 623 'load' 'coef_list_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 624 [1/2] (3.25ns)   --->   "%coef_list_2_load_3 = load float* %coef_list_2_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 624 'load' 'coef_list_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 625 [1/2] (3.25ns)   --->   "%coef_list_3_load_3 = load float* %coef_list_3_addr_3, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 625 'load' 'coef_list_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 626 [1/1] (1.95ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %coef_list_0_load_3, float %coef_list_1_load_3, float %coef_list_2_load_3, float %coef_list_3_load_3, i32 %zext_ln48_1)" [QIO/QIO_accel.cpp:51]   --->   Operation 626 'mux' 'tmp_28' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 5.70>
ST_75 : Operation 627 [3/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_20, %tmp_21" [QIO/QIO_accel.cpp:51]   --->   Operation 627 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 628 [3/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %tmp_24" [QIO/QIO_accel.cpp:51]   --->   Operation 628 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 629 [4/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %tmp_14_2, %tmp_26" [QIO/QIO_accel.cpp:51]   --->   Operation 629 'fmul' 'tmp_15_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 630 [4/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %tmp_14_3, %tmp_28" [QIO/QIO_accel.cpp:51]   --->   Operation 630 'fmul' 'tmp_15_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 5.70>
ST_76 : Operation 631 [2/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_20, %tmp_21" [QIO/QIO_accel.cpp:51]   --->   Operation 631 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 632 [2/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %tmp_24" [QIO/QIO_accel.cpp:51]   --->   Operation 632 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 633 [3/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %tmp_14_2, %tmp_26" [QIO/QIO_accel.cpp:51]   --->   Operation 633 'fmul' 'tmp_15_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 634 [3/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %tmp_14_3, %tmp_28" [QIO/QIO_accel.cpp:51]   --->   Operation 634 'fmul' 'tmp_15_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 5.70>
ST_77 : Operation 635 [1/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_20, %tmp_21" [QIO/QIO_accel.cpp:51]   --->   Operation 635 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 636 [1/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %tmp_24" [QIO/QIO_accel.cpp:51]   --->   Operation 636 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 637 [2/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %tmp_14_2, %tmp_26" [QIO/QIO_accel.cpp:51]   --->   Operation 637 'fmul' 'tmp_15_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 638 [2/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %tmp_14_3, %tmp_28" [QIO/QIO_accel.cpp:51]   --->   Operation 638 'fmul' 'tmp_15_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 7.25>
ST_78 : Operation 639 [5/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_22" [QIO/QIO_accel.cpp:51]   --->   Operation 639 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 640 [1/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %tmp_14_2, %tmp_26" [QIO/QIO_accel.cpp:51]   --->   Operation 640 'fmul' 'tmp_15_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 641 [1/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %tmp_14_3, %tmp_28" [QIO/QIO_accel.cpp:51]   --->   Operation 641 'fmul' 'tmp_15_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 7.25>
ST_79 : Operation 642 [4/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_22" [QIO/QIO_accel.cpp:51]   --->   Operation 642 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 7.25>
ST_80 : Operation 643 [3/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_22" [QIO/QIO_accel.cpp:51]   --->   Operation 643 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 7.25>
ST_81 : Operation 644 [2/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_22" [QIO/QIO_accel.cpp:51]   --->   Operation 644 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 7.25>
ST_82 : Operation 645 [1/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_22" [QIO/QIO_accel.cpp:51]   --->   Operation 645 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 7.25>
ST_83 : Operation 646 [5/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 646 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 7.25>
ST_84 : Operation 647 [4/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 647 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 7.25>
ST_85 : Operation 648 [3/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 648 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 7.25>
ST_86 : Operation 649 [2/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 649 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 7.25>
ST_87 : Operation 650 [1/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 650 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 7.25>
ST_88 : Operation 651 [5/5] (7.25ns)   --->   "%cost_new_2 = fadd float %cost_new_1, %tmp_15_2" [QIO/QIO_accel.cpp:51]   --->   Operation 651 'fadd' 'cost_new_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 7.25>
ST_89 : Operation 652 [4/5] (7.25ns)   --->   "%cost_new_2 = fadd float %cost_new_1, %tmp_15_2" [QIO/QIO_accel.cpp:51]   --->   Operation 652 'fadd' 'cost_new_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 7.25>
ST_90 : Operation 653 [3/5] (7.25ns)   --->   "%cost_new_2 = fadd float %cost_new_1, %tmp_15_2" [QIO/QIO_accel.cpp:51]   --->   Operation 653 'fadd' 'cost_new_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 7.25>
ST_91 : Operation 654 [2/5] (7.25ns)   --->   "%cost_new_2 = fadd float %cost_new_1, %tmp_15_2" [QIO/QIO_accel.cpp:51]   --->   Operation 654 'fadd' 'cost_new_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 7.25>
ST_92 : Operation 655 [1/5] (7.25ns)   --->   "%cost_new_2 = fadd float %cost_new_1, %tmp_15_2" [QIO/QIO_accel.cpp:51]   --->   Operation 655 'fadd' 'cost_new_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 7.25>
ST_93 : Operation 656 [5/5] (7.25ns)   --->   "%cost_new_3 = fadd float %cost_new_2, %tmp_15_3" [QIO/QIO_accel.cpp:51]   --->   Operation 656 'fadd' 'cost_new_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 7.25>
ST_94 : Operation 657 [4/5] (7.25ns)   --->   "%cost_new_3 = fadd float %cost_new_2, %tmp_15_3" [QIO/QIO_accel.cpp:51]   --->   Operation 657 'fadd' 'cost_new_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 93> <Delay = 7.25>
ST_95 : Operation 658 [3/5] (7.25ns)   --->   "%cost_new_3 = fadd float %cost_new_2, %tmp_15_3" [QIO/QIO_accel.cpp:51]   --->   Operation 658 'fadd' 'cost_new_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 7.25>
ST_96 : Operation 659 [2/5] (7.25ns)   --->   "%cost_new_3 = fadd float %cost_new_2, %tmp_15_3" [QIO/QIO_accel.cpp:51]   --->   Operation 659 'fadd' 'cost_new_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 7.25>
ST_97 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [QIO/QIO_accel.cpp:50]   --->   Operation 660 'specloopname' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 661 [1/5] (7.25ns)   --->   "%cost_new_3 = fadd float %cost_new_2, %tmp_15_3" [QIO/QIO_accel.cpp:51]   --->   Operation 661 'fadd' 'cost_new_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 662 [1/1] (0.00ns)   --->   "br label %6" [QIO/QIO_accel.cpp:50]   --->   Operation 662 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 53> <Delay = 4.65>
ST_98 : Operation 663 [1/1] (4.65ns)   --->   "%rnd_out_3 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_2, i32 %seed_read)" [QIO/QIO_accel.cpp:55]   --->   Operation 663 'call' 'rnd_out_3' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 54> <Delay = 6.28>
ST_99 : Operation 664 [6/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 664 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 55> <Delay = 6.28>
ST_100 : Operation 665 [5/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 665 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 56> <Delay = 6.28>
ST_101 : Operation 666 [4/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 666 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 57> <Delay = 6.28>
ST_102 : Operation 667 [3/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 667 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 58> <Delay = 6.28>
ST_103 : Operation 668 [2/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 668 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 59> <Delay = 6.28>
ST_104 : Operation 669 [1/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 669 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 60> <Delay = 8.62>
ST_105 : Operation 670 [31/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 670 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 61> <Delay = 8.62>
ST_106 : Operation 671 [30/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 671 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 62> <Delay = 8.62>
ST_107 : Operation 672 [29/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 672 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 63> <Delay = 8.62>
ST_108 : Operation 673 [28/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 673 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 64> <Delay = 8.62>
ST_109 : Operation 674 [27/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 674 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 65> <Delay = 8.62>
ST_110 : Operation 675 [26/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 675 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 66> <Delay = 8.62>
ST_111 : Operation 676 [25/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 676 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 67> <Delay = 8.62>
ST_112 : Operation 677 [24/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 677 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 68> <Delay = 8.62>
ST_113 : Operation 678 [23/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 678 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 69> <Delay = 8.62>
ST_114 : Operation 679 [22/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 679 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 70> <Delay = 8.62>
ST_115 : Operation 680 [21/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 680 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 71> <Delay = 8.62>
ST_116 : Operation 681 [20/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 681 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 72> <Delay = 8.62>
ST_117 : Operation 682 [19/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 682 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 73> <Delay = 8.62>
ST_118 : Operation 683 [18/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 683 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 74> <Delay = 8.62>
ST_119 : Operation 684 [17/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 684 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 75> <Delay = 8.62>
ST_120 : Operation 685 [16/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 685 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 76> <Delay = 8.62>
ST_121 : Operation 686 [15/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 686 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 77> <Delay = 8.62>
ST_122 : Operation 687 [1/1] (0.00ns)   --->   "%cost_old_1_load = load float* %cost_old_1" [QIO/QIO_accel.cpp:58]   --->   Operation 687 'load' 'cost_old_1_load' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 688 [14/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 688 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 689 [16/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 689 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 78> <Delay = 8.62>
ST_123 : Operation 690 [13/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 690 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 691 [15/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 691 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 79> <Delay = 8.62>
ST_124 : Operation 692 [12/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 692 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 693 [14/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 693 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 80> <Delay = 8.62>
ST_125 : Operation 694 [11/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 694 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 695 [13/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 695 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 81> <Delay = 8.62>
ST_126 : Operation 696 [10/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 696 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 697 [12/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 697 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 82> <Delay = 8.62>
ST_127 : Operation 698 [9/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 698 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 699 [11/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 699 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 83> <Delay = 8.62>
ST_128 : Operation 700 [8/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 700 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 701 [10/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 701 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 84> <Delay = 8.62>
ST_129 : Operation 702 [7/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 702 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 703 [9/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 703 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 85> <Delay = 8.62>
ST_130 : Operation 704 [6/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 704 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 705 [8/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 705 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 86> <Delay = 8.62>
ST_131 : Operation 706 [5/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 706 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 707 [7/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 707 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 87> <Delay = 8.62>
ST_132 : Operation 708 [4/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 708 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 709 [6/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 709 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 88> <Delay = 8.62>
ST_133 : Operation 710 [3/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 710 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 711 [5/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 711 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 89> <Delay = 8.62>
ST_134 : Operation 712 [2/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 712 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 713 [4/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 713 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 90> <Delay = 8.62>
ST_135 : Operation 714 [1/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 714 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 715 [3/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 715 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 91> <Delay = 6.07>
ST_136 : Operation 716 [2/2] (5.20ns)   --->   "%random = fptrunc double %tmp_5 to float" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 716 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 717 [2/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 717 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 92> <Delay = 6.07>
ST_137 : Operation 718 [1/2] (5.20ns)   --->   "%random = fptrunc double %tmp_5 to float" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 718 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 719 [1/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 719 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 93> <Delay = 5.43>
ST_138 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast float %random to i32" [QIO/QIO_accel.cpp:58]   --->   Operation 720 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58, i32 23, i32 30)" [QIO/QIO_accel.cpp:58]   --->   Operation 721 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58 to i23" [QIO/QIO_accel.cpp:58]   --->   Operation 722 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast float %tmp_10 to i32" [QIO/QIO_accel.cpp:58]   --->   Operation 723 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58_1, i32 23, i32 30)" [QIO/QIO_accel.cpp:58]   --->   Operation 724 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %bitcast_ln58_1 to i23" [QIO/QIO_accel.cpp:58]   --->   Operation 725 'trunc' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 726 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp ne i8 %tmp_14, -1" [QIO/QIO_accel.cpp:58]   --->   Operation 726 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 727 [1/1] (2.44ns)   --->   "%icmp_ln58_1 = icmp eq i23 %trunc_ln58, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 727 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 728 [1/1] (1.55ns)   --->   "%icmp_ln58_2 = icmp ne i8 %tmp_15, -1" [QIO/QIO_accel.cpp:58]   --->   Operation 728 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 729 [1/1] (2.44ns)   --->   "%icmp_ln58_3 = icmp eq i23 %trunc_ln58_1, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 729 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 730 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ole float %random, %tmp_10" [QIO/QIO_accel.cpp:58]   --->   Operation 730 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 94> <Delay = 6.40>
ST_139 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%or_ln58 = or i1 %icmp_ln58_1, %icmp_ln58" [QIO/QIO_accel.cpp:58]   --->   Operation 731 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%or_ln58_1 = or i1 %icmp_ln58_3, %icmp_ln58_2" [QIO/QIO_accel.cpp:58]   --->   Operation 732 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%and_ln58 = and i1 %or_ln58, %or_ln58_1" [QIO/QIO_accel.cpp:58]   --->   Operation 733 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 734 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ole float %random, %tmp_10" [QIO/QIO_accel.cpp:58]   --->   Operation 734 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 735 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_1 = and i1 %and_ln58, %tmp_16" [QIO/QIO_accel.cpp:58]   --->   Operation 735 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 736 [1/1] (0.00ns)   --->   "br i1 %and_ln58_1, label %9, label %QIO_hw_loop2_end" [QIO/QIO_accel.cpp:58]   --->   Operation 736 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 737 [1/1] (0.00ns)   --->   "%new_val_addr_3 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:60]   --->   Operation 737 'getelementptr' 'new_val_addr_3' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_139 : Operation 738 [2/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 738 'load' 'new_val_load' <Predicate = (and_ln58_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 140 <SV = 95> <Delay = 6.50>
ST_140 : Operation 739 [1/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 739 'load' 'new_val_load' <Predicate = (and_ln58_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 740 [1/1] (1.30ns)   --->   "switch i26 %trunc_ln37_1, label %branch3 [
    i26 0, label %branch0
    i26 1, label %branch1
    i26 2, label %branch2
  ]" [QIO/QIO_accel.cpp:60]   --->   Operation 740 'switch' <Predicate = (and_ln58_1)> <Delay = 1.30>
ST_140 : Operation 741 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_2_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 741 'store' <Predicate = (and_ln58_1 & trunc_ln37_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 742 [1/1] (0.00ns)   --->   "br label %10" [QIO/QIO_accel.cpp:60]   --->   Operation 742 'br' <Predicate = (and_ln58_1 & trunc_ln37_1 == 2)> <Delay = 0.00>
ST_140 : Operation 743 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 743 'store' <Predicate = (and_ln58_1 & trunc_ln37_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 744 [1/1] (0.00ns)   --->   "br label %10" [QIO/QIO_accel.cpp:60]   --->   Operation 744 'br' <Predicate = (and_ln58_1 & trunc_ln37_1 == 1)> <Delay = 0.00>
ST_140 : Operation 745 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 745 'store' <Predicate = (and_ln58_1 & trunc_ln37_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 746 [1/1] (0.00ns)   --->   "br label %10" [QIO/QIO_accel.cpp:60]   --->   Operation 746 'br' <Predicate = (and_ln58_1 & trunc_ln37_1 == 0)> <Delay = 0.00>
ST_140 : Operation 747 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_3_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 747 'store' <Predicate = (and_ln58_1 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 != 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 748 [1/1] (0.00ns)   --->   "br label %10" [QIO/QIO_accel.cpp:60]   --->   Operation 748 'br' <Predicate = (and_ln58_1 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 != 2)> <Delay = 0.00>
ST_140 : Operation 749 [1/1] (1.76ns)   --->   "store float %cost_old, float* %cost_old_1" [QIO/QIO_accel.cpp:61]   --->   Operation 749 'store' <Predicate = (and_ln58_1)> <Delay = 1.76>
ST_140 : Operation 750 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop2_end" [QIO/QIO_accel.cpp:61]   --->   Operation 750 'br' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_140 : Operation 751 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_4)" [QIO/QIO_accel.cpp:62]   --->   Operation 751 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 752 [1/1] (0.00ns)   --->   "br label %.preheader18" [QIO/QIO_accel.cpp:22]   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 4> <Delay = 3.25>
ST_141 : Operation 753 [1/1] (0.00ns)   --->   "%i4_0 = phi i9 [ %i_1, %QIO_hw_loop3 ], [ 0, %.preheader.preheader ]"   --->   Operation 753 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 754 [1/1] (1.66ns)   --->   "%icmp_ln64 = icmp eq i9 %i4_0, -256" [QIO/QIO_accel.cpp:64]   --->   Operation 754 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 755 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 755 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 756 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i4_0, 1" [QIO/QIO_accel.cpp:64]   --->   Operation 756 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 757 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %11, label %QIO_hw_loop3" [QIO/QIO_accel.cpp:64]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i9 %i4_0 to i6" [QIO/QIO_accel.cpp:66]   --->   Operation 758 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i6 %trunc_ln66 to i64" [QIO/QIO_accel.cpp:66]   --->   Operation 759 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 760 [1/1] (0.00ns)   --->   "%current_val_0_addr_2 = getelementptr [64 x i32]* %current_val_0, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 760 'getelementptr' 'current_val_0_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 761 [2/2] (3.25ns)   --->   "%current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 761 'load' 'current_val_0_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 762 [1/1] (0.00ns)   --->   "%current_val_1_addr_2 = getelementptr [64 x i32]* %current_val_1, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 762 'getelementptr' 'current_val_1_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 763 [2/2] (3.25ns)   --->   "%current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 763 'load' 'current_val_1_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 764 [1/1] (0.00ns)   --->   "%current_val_2_addr_2 = getelementptr [64 x i32]* %current_val_2, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 764 'getelementptr' 'current_val_2_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 765 [2/2] (3.25ns)   --->   "%current_val_2_load_1 = load i32* %current_val_2_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 765 'load' 'current_val_2_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 766 [1/1] (0.00ns)   --->   "%current_val_3_addr_2 = getelementptr [64 x i32]* %current_val_3, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 766 'getelementptr' 'current_val_3_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_141 : Operation 767 [2/2] (3.25ns)   --->   "%current_val_3_load_1 = load i32* %current_val_3_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 767 'load' 'current_val_3_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 5> <Delay = 8.46>
ST_142 : Operation 768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [QIO/QIO_accel.cpp:64]   --->   Operation 768 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)" [QIO/QIO_accel.cpp:64]   --->   Operation 769 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:65]   --->   Operation 770 'specpipeline' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i9 %i4_0 to i64" [QIO/QIO_accel.cpp:66]   --->   Operation 771 'zext' 'zext_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 772 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %i4_0, i32 6, i32 8)" [QIO/QIO_accel.cpp:66]   --->   Operation 772 'partselect' 'lshr_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i3 %lshr_ln to i32" [QIO/QIO_accel.cpp:66]   --->   Operation 773 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 774 [1/2] (3.25ns)   --->   "%current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 774 'load' 'current_val_0_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 775 [1/2] (3.25ns)   --->   "%current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 775 'load' 'current_val_1_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 776 [1/2] (3.25ns)   --->   "%current_val_2_load_1 = load i32* %current_val_2_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 776 'load' 'current_val_2_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 777 [1/2] (3.25ns)   --->   "%current_val_3_load_1 = load i32* %current_val_3_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 777 'load' 'current_val_3_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 778 [1/1] (1.95ns)   --->   "%tmp_13 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %current_val_0_load_1, i32 %current_val_1_load_1, i32 %current_val_2_load_1, i32 %current_val_3_load_1, i32 %zext_ln66_2)" [QIO/QIO_accel.cpp:66]   --->   Operation 778 'mux' 'tmp_13' <Predicate = (!icmp_ln64)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 779 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr [256 x i32]* %final_val, i64 0, i64 %zext_ln66" [QIO/QIO_accel.cpp:66]   --->   Operation 779 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 780 [1/1] (3.25ns)   --->   "store i32 %tmp_13, i32* %final_val_addr, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 780 'store' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 781 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_11)" [QIO/QIO_accel.cpp:67]   --->   Operation 781 'specregionend' 'empty_46' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_142 : Operation 782 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:64]   --->   Operation 782 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 143 <SV = 5> <Delay = 0.00>
ST_143 : Operation 783 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:68]   --->   Operation 783 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:17) [21]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:17) [21]  (0 ns)
	'getelementptr' operation ('init_val_addr', QIO/QIO_accel.cpp:18) [31]  (0 ns)
	'load' operation ('init_val_load', QIO/QIO_accel.cpp:18) on array 'init_val' [32]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('init_val_load', QIO/QIO_accel.cpp:18) on array 'init_val' [32]  (3.25 ns)
	'store' operation ('store_ln18', QIO/QIO_accel.cpp:18) of variable 'init_val_load', QIO/QIO_accel.cpp:18 on array 'current_val[1]', QIO/QIO_accel.cpp:4 [45]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cost_old') [59]  (0 ns)
	'store' operation ('store_ln22', QIO/QIO_accel.cpp:22) of constant 1e+09 on local variable 'cost_old' [60]  (1.77 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:22) [64]  (0 ns)
	'icmp' operation ('icmp_ln22', QIO/QIO_accel.cpp:22) [65]  (2.43 ns)

 <State 6>: 4.65ns
The critical path consists of the following:
	'call' operation ('rnd_out', QIO/QIO_accel.cpp:26) to 'Galois_LFSR_32_33_hw' [72]  (4.65 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [73]  (6.28 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [74]  (7.79 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 39>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 41>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 42>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 43>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 44>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 45>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 46>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 47>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 48>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) [75]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [98]  (8.62 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [98]  (8.62 ns)

 <State 52>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [105]  (1.64 ns)
	'select' operation ('sh', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [109]  (0.697 ns)
	'shl' operation ('r.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [114]  (0 ns)
	'select' operation ('val.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31) [118]  (4.61 ns)

 <State 53>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln40', QIO/QIO_accel.cpp:40) [160]  (2.55 ns)
	'store' operation ('store_ln40', QIO/QIO_accel.cpp:40) of variable 'sub_ln40', QIO/QIO_accel.cpp:40 on array 'new_val', QIO/QIO_accel.cpp:5 [162]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:47) [173]  (0 ns)
	'getelementptr' operation ('current_val_0_addr_3', QIO/QIO_accel.cpp:48) [187]  (0 ns)
	'load' operation ('current_val_0_load_2', QIO/QIO_accel.cpp:48) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [188]  (3.25 ns)

 <State 55>: 5.21ns
The critical path consists of the following:
	'load' operation ('current_val_0_load_2', QIO/QIO_accel.cpp:48) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [188]  (3.25 ns)
	'mux' operation ('current_val_cash', QIO/QIO_accel.cpp:48) [195]  (1.96 ns)

 <State 56>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 59>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 61>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', QIO/QIO_accel.cpp:51) [196]  (6.41 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0', QIO/QIO_accel.cpp:50) with incoming values : ('add_ln50', QIO/QIO_accel.cpp:50) [200]  (0 ns)
	'getelementptr' operation ('current_val_0_addr_4', QIO/QIO_accel.cpp:51) [217]  (0 ns)
	'load' operation ('current_val_0_load_3', QIO/QIO_accel.cpp:51) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [218]  (3.25 ns)

 <State 63>: 5.21ns
The critical path consists of the following:
	'load' operation ('current_val_0_load_3', QIO/QIO_accel.cpp:51) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [218]  (3.25 ns)
	'mux' operation ('tmp_19', QIO/QIO_accel.cpp:51) [225]  (1.96 ns)

 <State 64>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 65>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 66>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 67>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 68>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 69>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', QIO/QIO_accel.cpp:51) [226]  (6.41 ns)

 <State 70>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_13_2', QIO/QIO_accel.cpp:51) [281]  (6.41 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', QIO/QIO_accel.cpp:51) [227]  (5.7 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', QIO/QIO_accel.cpp:51) [227]  (5.7 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', QIO/QIO_accel.cpp:51) [227]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', QIO/QIO_accel.cpp:51) [233]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', QIO/QIO_accel.cpp:51) [233]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', QIO/QIO_accel.cpp:51) [233]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', QIO/QIO_accel.cpp:51) [233]  (5.7 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new', QIO/QIO_accel.cpp:51) [234]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new', QIO/QIO_accel.cpp:51) [234]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new', QIO/QIO_accel.cpp:51) [234]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new', QIO/QIO_accel.cpp:51) [234]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new', QIO/QIO_accel.cpp:51) [234]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_1', QIO/QIO_accel.cpp:51) [262]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_1', QIO/QIO_accel.cpp:51) [262]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_1', QIO/QIO_accel.cpp:51) [262]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_1', QIO/QIO_accel.cpp:51) [262]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_1', QIO/QIO_accel.cpp:51) [262]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_2', QIO/QIO_accel.cpp:51) [289]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_2', QIO/QIO_accel.cpp:51) [289]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_2', QIO/QIO_accel.cpp:51) [289]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_2', QIO/QIO_accel.cpp:51) [289]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_2', QIO/QIO_accel.cpp:51) [289]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_3', QIO/QIO_accel.cpp:51) [316]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_3', QIO/QIO_accel.cpp:51) [316]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_3', QIO/QIO_accel.cpp:51) [316]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_3', QIO/QIO_accel.cpp:51) [316]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('cost_new_3', QIO/QIO_accel.cpp:51) [316]  (7.26 ns)

 <State 98>: 4.65ns
The critical path consists of the following:
	'call' operation ('rnd_out', QIO/QIO_accel.cpp:55) to 'Galois_LFSR_32_33_hw' [324]  (4.65 ns)

 <State 99>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 100>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 101>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 102>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 103>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 104>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_2', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [325]  (6.28 ns)

 <State 105>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 106>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 107>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 108>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 109>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 110>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 111>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 112>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 113>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 114>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 115>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 116>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 117>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 118>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 119>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 120>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 121>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 122>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 123>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 124>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 125>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 126>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 127>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 128>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 129>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 130>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 131>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 132>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 133>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 134>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 135>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', QIO/LFSR.h:28->QIO/QIO_accel.cpp:56) [326]  (8.62 ns)

 <State 136>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_10', QIO/QIO_accel.cpp:58) [328]  (6.08 ns)

 <State 137>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_10', QIO/QIO_accel.cpp:58) [328]  (6.08 ns)

 <State 138>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', QIO/QIO_accel.cpp:58) [342]  (5.43 ns)

 <State 139>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', QIO/QIO_accel.cpp:58) [342]  (5.43 ns)
	'and' operation ('and_ln58_1', QIO/QIO_accel.cpp:58) [343]  (0.978 ns)

 <State 140>: 6.51ns
The critical path consists of the following:
	'load' operation ('new_val_load', QIO/QIO_accel.cpp:60) on array 'new_val', QIO/QIO_accel.cpp:5 [347]  (3.25 ns)
	'store' operation ('store_ln60', QIO/QIO_accel.cpp:60) of variable 'new_val_load', QIO/QIO_accel.cpp:60 on array 'current_val[2]', QIO/QIO_accel.cpp:4 [350]  (3.25 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:64) [370]  (0 ns)
	'getelementptr' operation ('current_val_0_addr_2', QIO/QIO_accel.cpp:66) [384]  (0 ns)
	'load' operation ('current_val_0_load_1', QIO/QIO_accel.cpp:66) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [385]  (3.25 ns)

 <State 142>: 8.47ns
The critical path consists of the following:
	'load' operation ('current_val_0_load_1', QIO/QIO_accel.cpp:66) on array 'current_val[0]', QIO/QIO_accel.cpp:4 [385]  (3.25 ns)
	'mux' operation ('tmp_13', QIO/QIO_accel.cpp:66) [392]  (1.96 ns)
	'store' operation ('store_ln66', QIO/QIO_accel.cpp:66) of variable 'tmp_13', QIO/QIO_accel.cpp:66 on array 'final_val' [394]  (3.25 ns)

 <State 143>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
