{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489976220842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489976220858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 23:17:00 2017 " "Processing started: Sun Mar 19 23:17:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489976220858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489976220858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SELETOR -c SELETOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SELETOR -c SELETOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489976220858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489976221248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489976221248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELETOR-HARDWARE " "Found design unit 1: SELETOR-HARDWARE" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489976237375 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELETOR " "Found entity 1: SELETOR" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489976237375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489976237375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SELETOR " "Elaborating entity \"SELETOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489976237421 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ESTADO.CASO_03 SELETOR.vhd(41) " "Can't infer register for \"ESTADO.CASO_03\" at SELETOR.vhd(41) because it does not hold its value outside the clock edge" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1489976237453 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ESTADO.CASO_02 SELETOR.vhd(41) " "Can't infer register for \"ESTADO.CASO_02\" at SELETOR.vhd(41) because it does not hold its value outside the clock edge" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1489976237453 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ESTADO.CASO_01 SELETOR.vhd(41) " "Can't infer register for \"ESTADO.CASO_01\" at SELETOR.vhd(41) because it does not hold its value outside the clock edge" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1489976237453 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "SELETOR.vhd(41) " "HDL error at SELETOR.vhd(41): couldn't implement registers for assignments on this clock edge" {  } { { "SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/01_seletor/SELETOR.vhd" 41 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1489976237453 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489976237453 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489976237578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 19 23:17:17 2017 " "Processing ended: Sun Mar 19 23:17:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489976237578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489976237578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489976237578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489976237578 ""}
