// Seed: 1459745453
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6
);
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1
    , id_14,
    input supply1 id_2,
    output tri id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8
    , id_15,
    output logic id_9,
    output tri1 id_10,
    output supply1 id_11,
    output logic id_12
);
  parameter id_16 = -1;
  initial begin : LABEL_0
    id_9  <= 1;
    id_12 <= -1;
  end
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_5,
      id_5,
      id_2,
      id_11
  );
  assign modCall_1.id_2 = 0;
  wire id_17;
  assign id_1 = id_2;
  tri1 id_18 = -1;
endmodule
