# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project test
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
