conv1_bias2.v,verilog,xil_defaultlib,../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias2/sim/conv1_bias2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
