testbench file naming:
1. logical AND R1, R2, R3 => Test1_tb.vhd
2. logical OR R1, R2, R3 => Test2_tb.vhd
3. add R0, R4, R5 => Test3_tb.vhd
4. sub R0, R4, R5 => Test4_tb.vhd
5. mul R6, R7 => Test5_tb.vhd
6. div R6, R7 => Test6_tb.vhd
7. shr R1, R3, R5 => Test7_tb.vhd
8. shra R1, R3, R5 => Test8_tb.vhd
9. shl R1, R3, R5 => Test9_tb.vhd
10. ror R6, R6, R4 => Test10_tb.vhd
11. rol R6, R6, R4 => Test11_tb.vhd
12. neg R0, R1 => Test12_tb.vhd
13. not R0, R1 => Test13_tb.vhd

UPDATES

bug with the shift operations on values higher than 32 have been fixed

TODO

Multiplier bug when negative multiplicand and positive or negavtive multiplier
Modify div operation to accomodate negative dividends and divisors