Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb 18 12:04:13 2023
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file g2_datapath_wrapper_timing_summary_routed.rpt -pb g2_datapath_wrapper_timing_summary_routed.pb -rpx g2_datapath_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : g2_datapath_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  551         
CKBF-1     Warning           connects_I_driver_BUFR                       1           
TIMING-18  Warning           Missing input or output delay                3           
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (551)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1133)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (551)
--------------------------
 There are 551 register/latch pins with no clock driven by root clock pin: hdmi_in_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1133)
---------------------------------------------------
 There are 1127 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.299        0.000                      0                  342        0.108        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
sys_diff_clock_clk_p                {0.000 2.500}        5.000           200.000         
  clk_out1_g2_datapath_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_g2_datapath_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_diff_clock_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_g2_datapath_clk_wiz_0_0        2.299        0.000                      0                  339        0.108        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_g2_datapath_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_g2_datapath_clk_wiz_0_0  clk_out1_g2_datapath_clk_wiz_0_0        4.073        0.000                      0                    3        0.341        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out1_g2_datapath_clk_wiz_0_0                                    
(none)                                                              clk_out1_g2_datapath_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out1_g2_datapath_clk_wiz_0_0                                    
(none)                            clkfbout_g2_datapath_clk_wiz_0_0                                    
(none)                                                              clk_out1_g2_datapath_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.431ns (19.863%)  route 1.739ns (80.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.319     0.292    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y101         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.431ns (19.863%)  route 1.739ns (80.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.319     0.292    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y101         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.431ns (19.863%)  route 1.739ns (80.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.319     0.292    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y101         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.431ns (19.863%)  route 1.739ns (80.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.319     0.292    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y101         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y101         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.431ns (19.908%)  route 1.734ns (80.092%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.314     0.288    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y100         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.431ns (19.908%)  route 1.734ns (80.092%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.314     0.288    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y100         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.431ns (19.908%)  route 1.734ns (80.092%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.314     0.288    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y100         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.431ns (19.908%)  route 1.734ns (80.092%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.314     0.288    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391     3.509    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.680     2.830    
                         clock uncertainty           -0.060     2.769    
    SLICE_X6Y100         FDRE (Setup_fdre_C_CE)      -0.178     2.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.431ns (18.143%)  route 1.945ns (81.857%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.525     0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y98          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y98          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.582     3.098    
                         clock uncertainty           -0.060     3.037    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.178     2.859    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.431ns (18.143%)  route 1.945ns (81.857%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y96          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.618 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.546    -1.072    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.043    -1.029 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.275    -0.754    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.043    -0.711 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.232    -0.480    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.043    -0.437 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.367    -0.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    -0.026 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.525     0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X6Y98          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X6Y98          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.582     3.098    
                         clock uncertainty           -0.060     3.037    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.178     2.859    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  2.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.675    -0.508    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.100    -0.408 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.353    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.030    -0.508    
    SLICE_X7Y101         FDPE (Hold_fdpe_C_D)         0.047    -0.461    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.663    -0.520    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.365    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.880    -0.553    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism              0.034    -0.520    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.047    -0.473    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.664    -0.519    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDPE (Prop_fdpe_C_Q)         0.100    -0.419 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.358    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.881    -0.552    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.034    -0.519    
    SLICE_X0Y126         FDPE (Hold_fdpe_C_D)         0.047    -0.472    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.665    -0.518    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.100    -0.418 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.357    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.033    -0.518    
    SLICE_X0Y122         FDPE (Hold_fdpe_C_D)         0.047    -0.471    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.726    -0.457    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.296    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.966    -0.467    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.011    -0.457    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047    -0.410    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.677    -0.506    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X1Y100         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.406 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.322    -0.084    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X0Y99          LUT6 (Prop_lut6_I4_O)        0.028    -0.056 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.056    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/p_0_out_0
    SLICE_X0Y99          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.969    -0.464    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X0Y99          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism              0.223    -0.242    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.060    -0.182    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.241%)  route 0.100ns (43.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.727    -0.456    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X3Y91          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.256    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.028    -0.228 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X2Y91          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.967    -0.466    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X2Y91          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism              0.022    -0.445    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.087    -0.358    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.677    -0.506    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDPE (Prop_fdpe_C_Q)         0.118    -0.388 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.333    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.536    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.031    -0.506    
    SLICE_X2Y100         FDPE (Hold_fdpe_C_D)         0.042    -0.464    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.644    -0.539    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDPE (Prop_fdpe_C_Q)         0.118    -0.421 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.366    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.030    -0.539    
    SLICE_X10Y101        FDPE (Hold_fdpe_C_D)         0.042    -0.497    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.725    -0.458    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.118    -0.340 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.285    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.011    -0.458    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.042    -0.416    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_g2_datapath_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    g2_datapath_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X10Y101    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X2Y100     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X7Y101     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X1Y87      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y91      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X4Y87      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y91      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X10Y101    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X10Y101    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X2Y100     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X2Y100     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X7Y101     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X7Y101     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X1Y87      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X1Y87      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y91      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y91      g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y96     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y96     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y98     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y98     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y98     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y98     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y99     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y99     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y99     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X11Y99     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_g2_datapath_clk_wiz_0_0
  To Clock:  clkfbout_g2_datapath_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_g2_datapath_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    g2_datapath_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.204ns (37.069%)  route 0.346ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.497 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.512    -2.064    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.204    -1.860 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.346    -1.514    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X1Y122         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.379     3.497    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.583     2.915    
                         clock uncertainty           -0.060     2.854    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.295     2.559    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.559    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.662%)  route 0.352ns (63.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 3.495 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.066ns
    Clock Pessimism Removal (CPR):    -0.607ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.510    -2.066    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDPE (Prop_fdpe_C_Q)         0.204    -1.862 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.352    -1.510    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y124         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.377     3.495    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y124         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.607     2.889    
                         clock uncertainty           -0.060     2.828    
    SLICE_X0Y124         FDPE (Recov_fdpe_C_PRE)     -0.261     2.567    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.662%)  route 0.352ns (63.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 3.495 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.066ns
    Clock Pessimism Removal (CPR):    -0.607ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.510    -2.066    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDPE (Prop_fdpe_C_Q)         0.204    -1.862 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.352    -1.510    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y124         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.377     3.495    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y124         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.607     2.889    
                         clock uncertainty           -0.060     2.828    
    SLICE_X0Y124         FDPE (Recov_fdpe_C_PRE)     -0.261     2.567    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.093%)  route 0.154ns (62.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.665    -0.518    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.091    -0.427 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.272    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X1Y122         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.044    -0.507    
    SLICE_X1Y122         FDCE (Remov_fdce_C_CLR)     -0.107    -0.614    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.413%)  route 0.173ns (65.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.664    -0.519    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDPE (Prop_fdpe_C_Q)         0.091    -0.428 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.254    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y124         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.880    -0.553    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y124         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.063    -0.491    
    SLICE_X0Y124         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.601    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.413%)  route 0.173ns (65.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.664    -0.519    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDPE (Prop_fdpe_C_Q)         0.091    -0.428 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.173    -0.254    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y124         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.880    -0.553    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y124         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.063    -0.491    
    SLICE_X0Y124         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.601    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.346    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 0.043ns (0.835%)  route 5.109ns (99.165%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.790     4.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y114         LUT1 (Prop_lut1_I0_O)        0.043     4.833 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.319     5.152    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y114         FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 0.043ns (0.835%)  route 5.109ns (99.165%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.790     4.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y114         LUT1 (Prop_lut1_I0_O)        0.043     4.833 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.319     5.152    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y114         FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 0.000ns (0.000%)  route 4.909ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.909     4.909    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X2Y126         FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 1.492ns (47.285%)  route 1.664ns (52.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.704    g2_datapath_i/reset_inv_0/Op1[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.747 f  g2_datapath_i/reset_inv_0/Res[0]_INST_0/O
                         net (fo=4, routed)           0.409     3.156    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y127         FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 1.492ns (47.285%)  route 1.664ns (52.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.704    g2_datapath_i/reset_inv_0/Op1[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.747 f  g2_datapath_i/reset_inv_0/Res[0]_INST_0/O
                         net (fo=4, routed)           0.409     3.156    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y127         FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.817ns  (logic 0.204ns (11.228%)  route 1.613ns (88.772%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.613     1.817    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X3Y100         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.729ns  (logic 0.204ns (11.800%)  route 1.525ns (88.200%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.525     1.729    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.729ns  (logic 0.204ns (11.800%)  route 1.525ns (88.200%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.525     1.729    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.729ns  (logic 0.204ns (11.800%)  route 1.525ns (88.200%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.525     1.729    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X5Y103         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.630ns  (logic 0.204ns (12.514%)  route 1.426ns (87.486%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.426     1.630    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X1Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.091ns (14.893%)  route 0.520ns (85.106%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.520     0.611    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X9Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.091ns (14.893%)  route 0.520ns (85.106%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.520     0.611    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X9Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.091ns (13.703%)  route 0.573ns (86.297%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.573     0.664    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X9Y101         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.091ns (10.304%)  route 0.792ns (89.696%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.792     0.883    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X1Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.091ns (10.304%)  route 0.792ns (89.696%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.792     0.883    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X1Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.091ns (9.703%)  route 0.847ns (90.297%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.847     0.938    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.091ns (9.703%)  route 0.847ns (90.297%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.847     0.938    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y103         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.091ns (9.703%)  route 0.847ns (90.297%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.847     0.938    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X5Y103         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.091ns (9.268%)  route 0.891ns (90.732%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.891     0.982    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X3Y100         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.403ns (31.879%)  route 0.861ns (68.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.667     1.042    g2_datapath_i/reset_inv_0/Op1[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.028     1.070 f  g2_datapath_i/reset_inv_0/Res[0]_INST_0/O
                         net (fo=4, routed)           0.193     1.263    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y127         FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.159ns (29.050%)  route 0.388ns (70.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.124    -0.426 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.217    -0.210    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.035    -0.175 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.172    -0.003    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y120         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.159ns (29.050%)  route 0.388ns (70.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.124    -0.426 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.217    -0.210    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.035    -0.175 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.172    -0.003    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y120         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.124ns (34.934%)  route 0.231ns (65.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.969    -0.464    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X0Y99          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.124    -0.340 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.231    -0.109    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X1Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.147ns (38.656%)  route 0.233ns (61.344%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X10Y100        FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.147    -0.421 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.233    -0.188    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X9Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.124ns (41.159%)  route 0.177ns (58.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X7Y100         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.124    -0.413 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.177    -0.236    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.421ns  (logic 0.178ns (42.253%)  route 0.243ns (57.747%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391    -1.491    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X7Y100         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.178    -1.313 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.243    -1.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.519ns  (logic 0.206ns (39.670%)  route 0.313ns (60.330%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.337    -1.545    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X10Y100        FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.206    -1.339 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.313    -1.025    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X9Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.491ns  (logic 0.178ns (36.256%)  route 0.313ns (63.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.562    -1.320    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X0Y99          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.178    -1.142 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.313    -0.829    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X1Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.779ns  (logic 0.214ns (27.460%)  route 0.565ns (72.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.379    -1.503    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.178    -1.325 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.302    -1.023    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.036    -0.987 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.264    -0.723    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y120         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.779ns  (logic 0.214ns (27.460%)  route 0.565ns (72.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.379    -1.503    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y122         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.178    -1.325 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.302    -1.023    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.036    -0.987 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.264    -0.723    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y120         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.492ns (48.614%)  route 1.577ns (51.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.704    g2_datapath_i/reset_inv_0/Op1[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.747 f  g2_datapath_i/reset_inv_0/Res[0]_INST_0/O
                         net (fo=4, routed)           0.323     3.069    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y126         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.378    -1.504    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.492ns (48.614%)  route 1.577ns (51.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.704    g2_datapath_i/reset_inv_0/Op1[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.747 f  g2_datapath_i/reset_inv_0/Res[0]_INST_0/O
                         net (fo=4, routed)           0.323     3.069    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y126         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.378    -1.504    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X0Y126         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.019ns  (logic 0.204ns (10.106%)  route 1.815ns (89.894%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.815     2.019    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X0Y99          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.562    -1.320    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X0Y99          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.987ns  (logic 0.204ns (10.266%)  route 1.783ns (89.734%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.783     1.987    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X7Y100         FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.391    -1.491    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X7Y100         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.817ns  (logic 0.204ns (11.228%)  route 1.613ns (88.772%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.613     1.817    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X2Y100         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.392    -1.490    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.817ns  (logic 0.204ns (11.228%)  route 1.613ns (88.772%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.613     1.817    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X2Y100         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.392    -1.490    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.204ns (15.113%)  route 1.146ns (84.887%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.146     1.350    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X10Y101        FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.337    -1.545    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.204ns (15.113%)  route 1.146ns (84.887%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.146     1.350    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X10Y101        FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.337    -1.545    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.255ns  (logic 0.204ns (16.259%)  route 1.051ns (83.741%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.051     1.255    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X10Y100        FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.337    -1.545    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X10Y100        FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.043ns (4.077%)  route 1.012ns (95.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.693     0.693    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.043     0.736 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.319     1.055    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y122         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.379    -1.503    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.205%)  route 0.103ns (50.795%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X9Y101         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.103     0.203    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.582%)  route 0.140ns (58.418%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.140     0.240    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.172%)  route 0.149ns (59.828%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X3Y100         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.149     0.249    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.536    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X2Y100         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.091ns (19.492%)  route 0.376ns (80.508%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.376     0.467    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X7Y101         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.091ns (19.492%)  route 0.376ns (80.508%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.376     0.467    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X7Y101         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X7Y101         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.104%)  route 0.521ns (94.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.376     0.376    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.028     0.404 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.145     0.549    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y122         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.104%)  route 0.521ns (94.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.376     0.376    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.028     0.404 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.145     0.549    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y122         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.883    -0.550    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y122         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.091ns (13.963%)  route 0.561ns (86.037%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.561     0.652    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X10Y100        FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X10Y100        FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.091ns (12.874%)  route 0.616ns (87.126%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.616     0.707    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X10Y101        FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.091ns (12.874%)  route 0.616ns (87.126%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.091     0.091 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.616     0.707    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X10Y101        FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.865    -0.568    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X10Y101        FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1118 Endpoints
Min Delay          1118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_clk_p
                            (input port)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 1.763ns (25.475%)  route 5.157ns (74.525%))
  Logic Levels:           5  (BUFG=1 BUFR=1 IBUFDS=1 MMCME2_ADV=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R28                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    R28                  IBUFDS (Prop_ibufds_I_O)     0.866     0.866 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.947    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.024 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     2.995    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.650     3.645 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.134     4.779    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.872 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     6.831    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     6.908 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.012     6.920    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 1.492ns (40.365%)  route 2.205ns (59.635%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.205     3.654    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/lopt
    SLICE_X8Y105         LUT5 (Prop_lut5_I1_O)        0.043     3.697 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1/O
                         net (fo=1, routed)           0.000     3.697    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1_n_0
    SLICE_X8Y105         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.591ns  (logic 1.492ns (41.549%)  route 2.099ns (58.451%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.099     3.548    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/lopt
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.043     3.591 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000     3.591    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0_n_0
    SLICE_X1Y103         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 0.395ns (11.363%)  route 3.081ns (88.637%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.744     0.967    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.043     1.010 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=4, routed)           0.570     1.580    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.623 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4/O
                         net (fo=3, routed)           0.439     2.062    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.043     2.105 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1/O
                         net (fo=12, routed)          0.633     2.738    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.043     2.781 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.695     3.476    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 0.395ns (11.363%)  route 3.081ns (88.637%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.744     0.967    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.043     1.010 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=4, routed)           0.570     1.580    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.623 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4/O
                         net (fo=3, routed)           0.439     2.062    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.043     2.105 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1/O
                         net (fo=12, routed)          0.633     2.738    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.043     2.781 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.695     3.476    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.280ns  (logic 0.395ns (12.041%)  route 2.885ns (87.959%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.744     0.967    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.043     1.010 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=4, routed)           0.570     1.580    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.623 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4/O
                         net (fo=3, routed)           0.439     2.062    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.043     2.105 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1/O
                         net (fo=12, routed)          0.633     2.738    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.043     2.781 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.499     3.280    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.280ns  (logic 0.395ns (12.041%)  route 2.885ns (87.959%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.744     0.967    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.043     1.010 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=4, routed)           0.570     1.580    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.623 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4/O
                         net (fo=3, routed)           0.439     2.062    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.043     2.105 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1/O
                         net (fo=12, routed)          0.633     2.738    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.043     2.781 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.499     3.280    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.280ns  (logic 0.395ns (12.041%)  route 2.885ns (87.959%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.744     0.967    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.043     1.010 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=4, routed)           0.570     1.580    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.623 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4/O
                         net (fo=3, routed)           0.439     2.062    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.043     2.105 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1/O
                         net (fo=12, routed)          0.633     2.738    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.043     2.781 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.499     3.280    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.254ns  (logic 1.492ns (45.855%)  route 1.762ns (54.145%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.762     3.211    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/lopt
    SLICE_X3Y105         LUT5 (Prop_lut5_I1_O)        0.043     3.254 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000     3.254    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1_n_0
    SLICE_X3Y105         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.773ns  (logic 0.493ns (17.779%)  route 2.280ns (82.221%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.236     0.236 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.569     0.805    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[6]
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.128     0.933 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0/O
                         net (fo=4, routed)           0.549     1.482    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0_n_0
    SLICE_X2Y105         LUT4 (Prop_lut4_I0_O)        0.043     1.525 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0/O
                         net (fo=3, routed)           0.352     1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0_n_0
    SLICE_X1Y104         LUT4 (Prop_lut4_I1_O)        0.043     1.920 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__0/O
                         net (fo=12, routed)          0.432     2.352    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.043     2.395 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.377     2.773    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X2Y103         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X9Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y103         FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060     0.160    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y120         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDPE                         0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X0Y127         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060     0.160    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y127         FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDPE                         0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X0Y114         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060     0.160    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y114         FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.107ns (62.012%)  route 0.066ns (37.988%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE                         0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.066     0.173    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X13Y95         FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE                         0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.173    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X2Y126         FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[1]/C
    SLICE_X17Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[1]/Q
                         net (fo=1, routed)           0.097     0.197    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[9]
    SLICE_X18Y100        FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CNT_Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayOvf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.014%)  route 0.069ns (34.986%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CNT_Q_reg[3]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.100     0.100 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CNT_Q_reg[3]/Q
                         net (fo=3, routed)           0.069     0.169    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CNT_Q[3]
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.028     0.197 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayOvf_i_1/O
                         net (fo=1, routed)           0.000     0.197    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayOvf_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayOvf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE                         0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[6]/C
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[6]/Q
                         net (fo=1, routed)           0.101     0.201    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[14]
    SLICE_X19Y100        FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.244ns  (logic 2.547ns (48.575%)  route 2.697ns (51.425%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.695    -1.881    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X4Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.223    -1.658 f  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=18, routed)          0.710    -0.949    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.051    -0.898 f  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.987     1.089    hdmi_in_ddc_sda_iobuf/T
    AK26                 OBUFT (TriStatE_obuft_T_O)
                                                      2.273     3.362 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.362    hdmi_in_ddc_sda_io
    AK26                                                              r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.030ns (1.644%)  route 1.795ns (98.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     0.030 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     1.037    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.067 f  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.788     1.855    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.256ns  (logic 0.083ns (2.549%)  route 3.173ns (97.451%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.168    -1.714    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 0.520ns (29.433%)  route 1.247ns (70.567%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.724    -0.459    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X4Y87          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=17, routed)          0.219    -0.140    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.032    -0.108 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.028     0.920    hdmi_in_ddc_sda_iobuf/T
    AK26                 OBUFT (TriStatD_obuft_T_O)
                                                      0.388     1.308 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.308    hdmi_in_ddc_sda_io
    AK26                                                              r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_g2_datapath_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.030 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.037    g2_datapath_i/clk_wiz_0/inst/clkfbout_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.067 f  g2_datapath_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.025    g2_datapath_i/clk_wiz_0/inst/clkfbout_buf_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clkfbout_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.276    g2_datapath_i/clk_wiz_0/inst/clkfbout_buf_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.050ns  (logic 0.797ns (38.889%)  route 1.253ns (61.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK26                                              0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    AK26                 IBUF (Prop_ibuf_I_O)         0.797     0.797 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.253     2.050    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.558    -1.324    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.044ns  (logic 0.752ns (36.780%)  route 1.292ns (63.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE26                                              0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    AE26                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.292     2.044    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.000ns (0.000%)  route 0.998ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.998     0.998    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.377    -1.505    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.547     0.547    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.880    -0.553    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y124         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.094ns (11.999%)  route 0.688ns (88.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE26                                              0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    AE26                 IBUF (Prop_ibuf_I_O)         0.094     0.094 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.688     0.782    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X6Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.139ns (17.465%)  route 0.656ns (82.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK26                                              0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    AK26                 IBUF (Prop_ibuf_I_O)         0.139     0.139 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.656     0.794    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.966    -0.467    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y88          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C





