[verilog]
include_paths = ["src/", "sim/"]
defines = []
plugins = [""]

[option]
linter = true
