## This is a most popular repository list for Bluespec sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 463 | 40 | 6 | 8 months ago | [BSV_Tutorial_cn](https://github.com/WangXuan95/BSV_Tutorial_cn)/1 | 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。 |
| 342 | 53 | 9 | 7 months ago | [Flute](https://github.com/bluespec/Flute)/2 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 157 | 46 | 28 | 7 months ago | [connectal](https://github.com/cambridgehackers/connectal)/3 | Connectal is a framework for software-driven hardware development. |
| 141 | 26 | 3 | 3 years ago | [riscy-OOO](https://github.com/csail-csg/riscy-OOO)/4 | RiscyOO: RISC-V Out-of-Order Processor |
| 95 | 5 | 3 | 10 months ago | [cobalt](https://github.com/oxidecomputer/cobalt)/5 | A collection of common Bluespec interfaces/modules. |
| 88 | 21 | 0 | 8 years ago | [Bluespec_BSV_Tutorial](https://github.com/rsnikhil/Bluespec_BSV_Tutorial)/6 | Bluespec BSV HLHDL tutorial |
| 82 | 26 | 13 | 6 years ago | [p4fpga](https://github.com/p4fpga/p4fpga)/7 | P4-14/16 Bluespec Compiler |
| 72 | 14 | 1 | 6 years ago | [riscy](https://github.com/csail-csg/riscy)/8 | Riscy Processors - Open-Sourced RISC-V Processors |
| 64 | 21 | 2 | 2 years ago | [bluespecpcie](https://github.com/sangwoojun/bluespecpcie)/9 | PCIe library for the Xilinx 7 series FPGAs in the Bluespec language |
| 54 | 12 | 2 | 2 years ago | [MAERI_bsv](https://github.com/maeri-project/MAERI_bsv)/10 | MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/) |
| 45 | 13 | 1 | 7 years ago | [beri](https://github.com/CTSRD-CHERI/beri)/11 | The BERI and CHERI processor and hardware platform |
| 45 | 16 | 4 | 4 years ago | [OpenSMART](https://github.com/hyoukjun/OpenSMART)/12 | Public release |
| 42 | 15 | 0 | 3 years ago | [bluecheck](https://github.com/CTSRD-CHERI/bluecheck)/13 | A generic test bench written in Bluespec |
| 35 | 1 | 8 | 2 years ago | [tinsel](https://github.com/POETSII/tinsel)/14 | Manythread RISC-V overlay for FPGA clusters |
| 31 | 11 | 2 | 3 months ago | [bsc-contrib](https://github.com/B-Lang-org/bsc-contrib)/15 | A place to share libraries and utilities that don't belong in the core bsc repo |
| 28 | 11 | 2 | 2 years ago | [MAERI_bsv_isca2018](https://github.com/maeri-project/MAERI_bsv_isca2018)/16 | MAERI public release |
| 24 | 0 | 0 | 2 days ago | [Learn_Bluespec_and_RISCV_Design](https://github.com/rsnikhil/Learn_Bluespec_and_RISCV_Design)/17 | Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s) |
| 21 | 5 | 1 | 1 year, 1 month ago | [MIT6.175](https://github.com/kazutoiris/MIT6.175)/18 | MIT6.175 & MIT6.375 Study Notes |
| 20 | 4 | 0 | 2 years ago | [ulxs](https://github.com/danderson/ulxs)/19 | Hacking repo for UL3XS FPGA stuff. |
| 19 | 6 | 1 | 1 year, 7 months ago | [Clarinet](https://github.com/HPC-Lab-IITB/Clarinet)/20 | A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units. |
| 19 | 2 | 0 | 6 years ago | [RISCV_ISA_Formal_Spec_in_BSV](https://github.com/rsnikhil/RISCV_ISA_Formal_Spec_in_BSV)/21 | A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable) |
| 19 | 9 | 1 | 5 years ago | [DesignCNNAccelerators](https://github.com/hyoukjun/DesignCNNAccelerators)/22 | Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017 |
| 17 | 0 | 2 | 2 years ago | [qfc](https://github.com/q3k/qfc)/23 | q3k's hardware monorepo |
| 17 | 2 | 1 | 4 years ago | [RVBS](https://github.com/CTSRD-CHERI/RVBS)/24 | RISC-V BSV Specification |
| 15 | 9 | 1 | 2 months ago | [blue-rdma](https://github.com/datenlord/blue-rdma)/25 | RoCEv2 hardware implementation in Bluespec SystemVerilog |
| 13 | 4 | 0 | 15 hours ago | [OmnixtendEndpoint](https://github.com/chipsalliance/OmnixtendEndpoint)/26 | Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence. |
| 13 | 2 | 0 | 2 months ago | [BlueStuff](https://github.com/CTSRD-CHERI/BlueStuff)/27 | A Bluespec SystemVerilog library of miscellaneous components |
| 11 | 10 | 6 | 7 years ago | [sonic-lite](https://github.com/hanw/sonic-lite)/28 | P4FPGA is located at github.com/hanw/p4fpga |
| 11 | 3 | 0 | 8 years ago | [LEAP-HLS](https://github.com/FelixWinterstein/LEAP-HLS)/29 | Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework |
| 11 | 6 | 4 | 5 days ago | [knowledge-base](https://github.com/cometbft/knowledge-base)/30 | CometBFT team public knowledge base. Always a work-in-progress. |
| 11 | 8 | 0 | 15 years ago | [bluespec-h264](https://github.com/freecores/bluespec-h264)/31 | Bluespec H.264 Decoder |
| 11 | 0 | 0 | 2 years ago | [ixayoi](https://github.com/dramforever/ixayoi)/32 | (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog |
| 10 | 0 | 0 | a day ago | [Book_BLang_RISCV](https://github.com/rsnikhil/Book_BLang_RISCV)/33 | Book to (1) learn BLang (BSV) using a RISC-V example and (2) learn to design a pipelined RISC-V CPU using BSV for HDL coding |
| 10 | 4 | 0 | 15 years ago | [bluespec-80211atransmitter](https://github.com/freecores/bluespec-80211atransmitter)/34 | Bluespec 802.11a Transmitter |
| 10 | 7 | 0 | 7 years ago | [BlueLink](https://github.com/jeffreycassidy/BlueLink)/35 | Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI) |
| 10 | 0 | 0 | 6 years ago | [bsv-for-vscode](https://github.com/Raamakrishnan/bsv-for-vscode)/36 | Bluespec System Verilog language extension for Visual Studio Code |
| 10 | 0 | 0 | 5 years ago | [6.175](https://github.com/fabatef/6.175)/37 | None |
| 9 | 4 | 14 | 2 years ago | [SHAKTIMAAN](https://github.com/iitm-sysdl/SHAKTIMAAN)/38 | SHAKTI Multiply-And-Accumulate Accelerator Network (SHAKTIMAAN), IITM's Deep Learning accelerator effort  |
| 9 | 6 | 2 | 2 years ago | [bluelib](https://github.com/sangwoojun/bluelib)/39 | Miscellaneous components for bluespec |
| 9 | 5 | 0 | 15 years ago | [bluespec-reedsolomon](https://github.com/freecores/bluespec-reedsolomon)/40 | Bluespec SystemVerilog Reed Solomon Decoder |
| 7 | 1 | 0 | 7 years ago | [bluespec-tutorials](https://github.com/tudang/bluespec-tutorials)/41 | FPGA coding with bluespec and connectal framework |
| 7 | 1 | 0 | 5 years ago | [Shoal](https://github.com/resource-disaggregation/Shoal)/42 | A Network Architecture for Disaggregated Racks |
| 7 | 3 | 0 | 4 years ago | [recycle-bsv-lib](https://github.com/csail-csg/recycle-bsv-lib)/43 | Collection of BSV packages. |
| 7 | 4 | 0 | 2 months ago | [ulx3s_bsv](https://github.com/sangwoojun/ulx3s_bsv)/44 | Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga |
| 7 | 1 | 0 | 2 months ago | [blue-crc](https://github.com/datenlord/blue-crc)/45 | A high-throughput, parameterized, parallel crc hardware implementation. |
| 6 | 4 | 0 | 1 year, 4 months ago | [RISCV_Debug_Module](https://github.com/bluespec/RISCV_Debug_Module)/46 | None |
| 6 | 4 | 0 | 1 year, 8 months ago | [connect](https://github.com/crossroadsfpga/connect)/47 | CONNECT: CONfigurable NEtwork Creation Tool |
| 6 | 5 | 1 | 1 year, 3 months ago | [BlueAXI](https://github.com/esa-tu-darmstadt/BlueAXI)/48 | None |
| 6 | 2 | 0 | 3 years ago | [Domain-Specific-Hardware-Accelerator-VLSI-CAD-Project](https://github.com/Sooryakiran/Domain-Specific-Hardware-Accelerator-VLSI-CAD-Project)/49 | Domain Specific Hardware Accelerators - VLSI CAD Project |
| 5 | 0 | 0 | 3 months ago | [vscode-bsv](https://github.com/mchanphilly/vscode-bsv)/50 | Bluespec SystemVerilog extension for VS Code |
| 5 | 2 | 0 | 8 years ago | [6.175](https://github.com/dmendelsohn/6.175)/51 | This is my code for labs and projects for 6.175 (Constructive Computer Architecture) |
| 5 | 2 | 4 | 11 days ago | [ctakes-covid-container](https://github.com/Machine-Learning-for-Medical-Language/ctakes-covid-container)/52 | None |
| 5 | 0 | 0 | 4 years ago | [BID](https://github.com/CTSRD-CHERI/BID)/53 | Bluespec ISA Description framework |
| 5 | 9 | 1 | 7 months ago | [cheri-cap-lib](https://github.com/CTSRD-CHERI/cheri-cap-lib)/54 | A library of specific implementations of cheri and providing an abstract interface to those implementations |
| 5 | 3 | 0 | 7 days ago | [blue-udp](https://github.com/datenlord/blue-udp)/55 | The hardware implementation of UDP in Bluespec SystemVerilog |
| 5 | 0 | 0 | 1 year, 6 days ago | [MIT_6.175](https://github.com/GTwhy/MIT_6.175)/56 | None |
| 5 | 0 | 0 | 7 months ago | [learn_mit_bluespec](https://github.com/myrfy001/learn_mit_bluespec)/57 | None |
| 5 | 6 | 0 | 1 year, 3 months ago | [BlueLib](https://github.com/esa-tu-darmstadt/BlueLib)/58 | None |
| 4 | 2 | 1 | 1 year, 2 months ago | [TagController](https://github.com/CTSRD-CHERI/TagController)/59 | Multi-level tag controller for emulating a tagged memory using an in-memory table. |
| 4 | 0 | 0 | 2 months ago | [hardware-chess](https://github.com/krame505/hardware-chess)/60 | Implementation of a chess AI on an FPGA |
| 4 | 3 | 0 | 13 years ago | [reedsolomon](https://github.com/freecores/reedsolomon)/61 | Reed-Solomon Decoder  |
| 4 | 3 | 0 | 10 days ago | [BlueBasics](https://github.com/CTSRD-CHERI/BlueBasics)/62 | None |
| 4 | 1 | 0 | 9 months ago | [MIT_LAB_6.175-6.375](https://github.com/androny1012/MIT_LAB_6.175-6.375)/63 | None |
| 4 | 2 | 1 | 7 years ago | [leap](https://github.com/LEAP-Core/leap)/64 | LEAP FPGA primary components |
| 4 | 21 | 0 | 10 years ago | [ssd-controller](https://github.com/arpitp/ssd-controller)/65 | Open Source SSD Controller. NVMe and Lightstor variants |
| 4 | 0 | 0 | 6 years ago | [BitPat](https://github.com/CTSRD-CHERI/BitPat)/66 | Bit-string pattern matching for BSV |
| 4 | 1 | 0 | 9 years ago | [StructuralSpec](https://github.com/vmurali/StructuralSpec)/67 | Structural Spec parser based on Bluespec |
| 4 | 1 | 0 | 4 years ago | [bluespec-examples](https://github.com/priyanka-raina/bluespec-examples)/68 | None |
| 4 | 1 | 0 | 3 years ago | [BSV-Programming-Assignment](https://github.com/nirajnsharma/BSV-Programming-Assignment)/69 | BSV Programming Assignments for new BSV users |
| 4 | 1 | 0 | 8 months ago | [qrisc](https://github.com/q3k/qrisc)/70 | VLIW RISC CPU demo for ORConf 23 Bluespec Lightning Talk |
| 4 | 1 | 1 | 5 years ago | [Ring-Interconnect-which-supports-SiFive-TileLink-protocol.](https://github.com/kirankumarhere/Ring-Interconnect-which-supports-SiFive-TileLink-protocol.)/71 | None |
| 3 | 0 | 0 | 18 days ago | [quint-sandbox](https://github.com/informalsystems/quint-sandbox)/72 | Material used in interactive demos and tutorials |
| 3 | 1 | 0 | 1 year, 9 months ago | [zybo-z7-20-uart](https://github.com/thotypous/zybo-z7-20-uart)/73 | Turn several Zybo Z7-20 GPIO ports into UARTs |
| 3 | 0 | 0 | 4 years ago | [ece6115-project-spring-2020](https://github.com/willjwon/ece6115-project-spring-2020)/74 | ECE 6115 Interconnection Networks for High-Performance Systems | Spring 2020 | Georgia Tech |
| 3 | 1 | 0 | 9 years ago | [dbn](https://github.com/cambridgehackers/dbn)/75 | BSV implementation of restricted boltzmann machine and deep belief networks |
| 3 | 4 | 0 | 15 years ago | [cryptosorter](https://github.com/freecores/cryptosorter)/76 | Bluespec Cryptosorter |
| 3 | 0 | 2 | 5 years ago | [rv-bitmanip](https://github.com/jsburke/rv-bitmanip)/77 | Implementation of proposed RISC-V xbitmanip instructions in BlueSpec |
| 3 | 1 | 2 | 10 days ago | [greenland_ice_borehole_temperature_profiles](https://github.com/GEUS-Glaciology-and-Climate/greenland_ice_borehole_temperature_profiles)/78 | Greenland ice borehole temperature profiles |
| 3 | 2 | 0 | 4 years ago | [shakti-e-class](https://github.com/anmolsahoo25/shakti-e-class)/79 | None |
| 3 | 1 | 0 | 3 years ago | [gymnoRTus](https://github.com/thotypous/gymnoRTus)/80 | Recognize Gymnotus electric organ discharges in real-time within microseconds |
| 3 | 1 | 0 | 2 months ago | [blue-wrapper](https://github.com/wengwz/blue-wrapper)/81 | None |
| 3 | 1 | 0 | 2 months ago | [blue-ethernet](https://github.com/wengwz/blue-ethernet)/82 | High-performance Ethernet components for FPGA implementation |
| 2 | 1 | 0 | 1 year, 2 months ago | [mcu-release](https://github.com/bluespec/mcu-release)/83 | A release repository for the mcu class of CPUs |
| 2 | 0 | 0 | 4 years ago | [OpenSMART](https://github.com/rishucoding/OpenSMART)/84 | None |
| 2 | 0 | 0 | 8 years ago | [hasim](https://github.com/HAsim-Modeling/hasim)/85 | HAsim FPGA-based core timing and functional model components |
| 2 | 1 | 0 | 6 years ago | [noc_mesh](https://github.com/ssk1328/noc_mesh)/86 | Bluespec implementation of PG routing algorithm on a network on chip running a SMIPS |
| 2 | 0 | 0 | 2 months ago | [WindCoreInterface](https://github.com/CTSRD-CHERI/WindCoreInterface)/87 | Unify and centralise the interface to the Piccolo / Flute / Toooba cores |
| 2 | 0 | 0 | 8 years ago | [timekeeperslock](https://github.com/epicleet/timekeeperslock)/88 | Pwn2Win CTF 2016 Timekeeper's Lock challenge source code |
| 2 | 0 | 0 | 6 years ago | [fpgautils](https://github.com/csail-csg/fpgautils)/89 | None |
| 2 | 0 | 0 | 1 year, 1 month ago | [RVFI-DII-utils](https://github.com/CTSRD-CHERI/RVFI-DII-utils)/90 | None |
| 2 | 0 | 0 | 1 year, 10 months ago | [Shakti-Projects](https://github.com/GnosGnas/Shakti-Projects)/91 | Projects done under SHAKTI, India's first indigenously developed and manufactured microprocessor |
| 2 | 3 | 0 | 3 years ago | [BSpartan](https://github.com/mhrtmnn/BSpartan)/92 | Collection of projects using Verilog and Bluespec on the Spartan Edge Accelerator FPGA Board |
| 2 | 1 | 0 | 2 years ago | [ART](https://github.com/siriusBl4ck/ART)/93 | ART- Accelerator for RayTracing |
| 2 | 0 | 10 | 2 months ago | [Rogue](https://github.com/ms609/Rogue)/94 | Identify rogue taxa in phylogenetic trees within R |
| 2 | 0 | 0 | 7 months ago | [bsrv](https://github.com/cbiffle/bsrv)/95 | Bluespec RISC-V tinkering |
| 2 | 0 | 0 | 1 year, 1 month ago | [dogbunnypuzzle-quint](https://github.com/p-offtermatt/dogbunnypuzzle-quint)/96 | None |
| 2 | 0 | 0 | 10 months ago | [bsv-cnn](https://github.com/chiro2001/bsv-cnn)/97 | Bluespec-based implementation of CNN networks on FPGAs |
| 2 | 1 | 0 | 5 years ago | [mips-bsv](https://github.com/bollu/mips-bsv)/98 | an implementation of a MIPS processor in BlueSpec System Verilog |
| 2 | 0 | 0 | 1 year, 10 months ago | [Recipe](https://github.com/CTSRD-CHERI/Recipe)/99 | A BSV libary providing features similar to the Stmt sub-language |
| 2 | 2 | 0 | 2 years ago | [AHB-Lite](https://github.com/bluespec/AHB-Lite)/100 | AHB-Lite adapters, initiators and targets. |
| 2 | 0 | 0 | 9 months ago | [bluespec_learn](https://github.com/skudlur/bluespec_learn)/101 | Learning bsv |
| 2 | 0 | 0 | 2 years ago | [praesidio-hardware](https://github.com/marnovandermaas/praesidio-hardware)/102 | Hardware components to protect enclave pages from being accessed by untrusted cores |
| 2 | 4 | 0 | 3 years ago | [Melodica](https://github.com/riyarjain/Melodica)/103 | A posit arithmetic unit which implements Quire. Designed to be used both as a functional unit or as a tightly coupled accelerator. |
| 2 | 0 | 0 | 4 years ago | [CHERISOC](https://github.com/CTSRD-CHERI/CHERISOC)/104 | A CHERI enabled simulation SOC using PISM and a TagController module |
| 2 | 0 | 43 | 4 days ago | [cumulus-library](https://github.com/smart-on-fhir/cumulus-library)/105 | None |
| 2 | 2 | 0 | 8 years ago | [keccak-bsv](https://github.com/thotypous/keccak-bsv)/106 | Bluespec SystemVerilog implementation of the Keccak primitive (SHA-3) |
| 2 | 0 | 0 | 8 years ago | [cnn_accel](https://github.com/m-liu/cnn_accel)/107 | Hardware CNN Accelerator |
| 2 | 0 | 0 | 6 years ago | [2015ComputerArchitecture](https://github.com/hoonga/2015ComputerArchitecture)/108 | Experimenting architectures with Bluespec |
| 2 | 0 | 3 | 4 days ago | [Quark](https://github.com/JoyenBenitto/Quark)/109 | Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV) |
| 1 | 0 | 0 | 5 years ago | [Bluespec_Assignment](https://github.com/Niketanshahp/Bluespec_Assignment)/110 | None |
| 1 | 0 | 0 | 6 years ago | [BitPat](https://github.com/gameboo/BitPat)/111 | Bit-string pattern matching library for Bluespec |
| 1 | 0 | 0 | 2 years ago | [bluespec-experiments](https://github.com/RArbore/bluespec-experiments)/112 | My attempts to learn bluespec |
| 1 | 0 | 0 | 1 year, 3 months ago | [bluespec_practice](https://github.com/ksy9164/bluespec_practice)/113 | None |
| 1 | 2 | 0 | 10 months ago | [Advanced-Computer-Architecture-Course](https://github.com/SuXY-O-O/Advanced-Computer-Architecture-Course)/114 | BUAA postgraduate course: Advanced Computer Architecture |
| 1 | 1 | 0 | 3 years ago | [shaktiFPU](https://github.com/vinodganesan/shaktiFPU)/115 | This repository contains the codebase of Floating Point Unit used in different variants of the SHAKTI Processor effort |
| 1 | 0 | 0 | 5 years ago | [Branch-predictor](https://github.com/ram-srivathsa/Branch-predictor)/116 | Implementation of TAGE branch predictor in Bluespec |
| 1 | 0 | 0 | 4 months ago | [partnership-heliax](https://github.com/informalsystems/partnership-heliax)/117 | None |
| 1 | 1 | 0 | 9 years ago | [AcqSys](https://github.com/thotypous/AcqSys)/118 | Low-cost modular acquisition and stimulation system for neuroscience |
| 1 | 1 | 0 | 2 years ago | [Domains-specific-accelerator](https://github.com/Jash-Khatri/Domains-specific-accelerator)/119 | This repo contains the bluespec code for the hardware accelerator for vector/matrix addition |
| 1 | 0 | 0 | 1 year, 9 months ago | [stratix10-unit-tester](https://github.com/CTSRD-CHERI/stratix10-unit-tester)/120 | None |
| 1 | 0 | 0 | 4 months ago | [Pipelined-Module-using-Bluespec](https://github.com/Megna1703/Pipelined-Module-using-Bluespec)/121 | CS6230 - course project  |
| 1 | 1 | 0 | 2 months ago | [BlueAXI4](https://github.com/CTSRD-CHERI/BlueAXI4)/122 | None |
| 1 | 0 | 0 | 9 years ago | [cs220a](https://github.com/2020saurav/cs220a)/123 | Computer Organization Assignments (BSV and MIPS Assembly) |
| 1 | 0 | 1 | 5 years ago | [Face_Detect_BSV](https://github.com/sahithi-rv/Face_Detect_BSV)/124 | Viola Jones Face Detection Algorithm implemented in Bluespec System Verilog to run on FPGA |
| 1 | 3 | 0 | 2 years ago | [up5k_bsv](https://github.com/sangwoojun/up5k_bsv)/125 | Bluespec environment for the Lattice up5k FPGA |
| 1 | 0 | 0 | 2 years ago | [BSV_RISC-V](https://github.com/riccardo-nannini/BSV_RISC-V)/126 | Multi-stage RISC-V processors designed using BSV |
| 1 | 0 | 0 | 6 months ago | [bscjson](https://github.com/VCA-EPFL/bscjson)/127 | Generate JSON serialization of Bluespec values. |
| 1 | 0 | 0 | 2 days ago | [cs-arch](https://github.com/ktinkone/cs-arch)/128 | MIT 6.004 & MIT 6.175 & MIT 6.375 |
| 1 | 0 | 0 | 5 years ago | [computer_architecture](https://github.com/pbzweihander/computer_architecture)/129 | Codes of 2018-1 Computer Architecture (001) Course |
| 1 | 1 | 0 | 5 years ago | [code_dummies](https://github.com/pranavpks-1995/code_dummies)/130 | None |
| 1 | 1 | 0 | 4 months ago | [colorlighti5](https://github.com/timksf/colorlighti5)/131 | None |
| 1 | 4 | 2 | 5 months ago | [language-bh](https://github.com/B-Lang-org/language-bh)/132 | TextMate-style grammar for syntax highlighting of Bluespec BH/Classic |
| 1 | 1 | 0 | 5 years ago | [coherence](https://github.com/csail-csg/coherence)/133 | None |
| 1 | 0 | 0 | 6 years ago | [BSV-Stuff](https://github.com/DevJPM/BSV-Stuff)/134 | To toy around with Bluespec-SystemVerilog and my Basys3 board |
| 1 | 0 | 0 | 9 months ago | [Bluespec_noob](https://github.com/JoyenBenitto/Bluespec_noob)/135 | Learning bluespec with bunch of tutorials and example codes |
| 1 | 1 | 0 | 3 years ago | [Vector-Accelerator](https://github.com/vinodganesan/Vector-Accelerator)/136 | This is an archived repository of an older version of Vector Processor (based on Berkeley's Hwacha) designed at SHAKTI group IIT Madras |
| 1 | 4 | 0 | 15 years ago | [bluespec_md6](https://github.com/freecores/bluespec_md6)/137 | Bluespec MD6  |
| 1 | 0 | 0 | 6 years ago | [Processor-](https://github.com/najmulhussainnj/Processor-)/138 | None |
| 1 | 0 | 0 | 1 year, 1 month ago | [S10FPGA](https://github.com/CTSRD-CHERI/S10FPGA)/139 | Library containing Bluespec and Verilog components targetting Stratix 10 FPGAs |
| 1 | 0 | 0 | 5 months ago | [Useful_Modules](https://github.com/Huihaojia/Useful_Modules)/140 | This repo collects several implementation of comman and useful hardware modules. |
| 1 | 2 | 0 | 6 years ago | [2-CNN](https://github.com/AftermathK/2-CNN)/141 | A Two Dimensional Convolution Accelerator implemented using Bluespec Verilog. |
| 1 | 0 | 0 | 5 years ago | [FPGA-playground](https://github.com/bollu/FPGA-playground)/142 | Code written using BlueSpec Verilog, general FPGA messing around for my course |
| 1 | 0 | 0 | 1 year, 5 months ago | [bsv-hash](https://github.com/euntae-bae/bsv-hash)/143 | Hash functions written in Bluespec System Verilog |
| 1 | 0 | 0 | 2 months ago | [mit_bsv_learn](https://github.com/HCYyy2022/mit_bsv_learn)/144 | mit 6.175 6.375 learn |
| 1 | 0 | 0 | a month ago | [lab0](https://github.com/6192-sp24/lab0)/145 | Setup and Warmup |
| 1 | 1 | 0 | 3 years ago | [BlueMatching](https://github.com/coralmw/BlueMatching)/146 | Minimum Weight Perfect Matching (MPMW) decoder in Bluespec SV, written as a referance for high-velocity QC HDL dev |
| 1 | 0 | 0 | 3 years ago | [Near_Mem](https://github.com/bluespec/Near_Mem)/147 | All the different flavours of near-mem modules may eventually reside here.  |
| 1 | 2 | 0 | 1 year, 11 months ago | [Near_Mem_TCM_Join](https://github.com/CTSRD-CHERI/Near_Mem_TCM_Join)/148 | BRAM-based Tightly Coupled Memory for Flute |
| 1 | 0 | 0 | 2 months ago | [bsv_mit_lecture](https://github.com/TheLeopardHead/bsv_mit_lecture)/149 | This repo is used to record the trace of learning Bluespec SystemVerilog based on MIT 6.004, 6.175 and 6.375.  |
| 1 | 0 | 0 | 6 years ago | [ISAModelRISC-V](https://github.com/polishCurl/ISAModelRISC-V)/150 | Synthesizable RISC-V ISA Model in Bluespec SystemVerilog |
| 1 | 1 | 0 | 6 years ago | [CNN](https://github.com/AftermathK/CNN)/151 | A One Dimensional Convolution Accelerator implemented using Bluespec Verilog. |
| 1 | 2 | 0 | 6 years ago | [FAQ_Blatt](https://github.com/unixb0y/FAQ_Blatt)/152 | Antworten zum AER FAQ-Blatt (liegt auch bei) |
| 0 | 1 | 0 | 9 years ago | [6.175-project-2](https://github.com/akashkrishnan/6.175-project-2)/153 | None |
| 0 | 0 | 0 | 8 years ago | [CAD-for-VLSI](https://github.com/ReenaE/CAD-for-VLSI)/154 | 5 stage pipelined RISCV processor |
| 0 | 0 | 0 | 7 years ago | [TM1](https://github.com/redshim/TM1)/155 | TM1 |
| 0 | 0 | 0 | 7 years ago | [riscv-test](https://github.com/jameyhicks/riscv-test)/156 | None |
| 0 | 0 | 0 | 1 year, 11 months ago | [CLINT](https://github.com/bluespec/CLINT)/157 | Timer and SW interrupts module |
| 0 | 0 | 0 | 2 years ago | [TileLink-2](https://github.com/mfkiwl/TileLink-2)/158 | None |
| 0 | 0 | 0 | 1 year, 9 months ago | [Sequence-detection-and-selection-sort-using-Bluespec-System-Verilog-BSV-](https://github.com/Sarkar22/Sequence-detection-and-selection-sort-using-Bluespec-System-Verilog-BSV-)/159 | The purpose is to implement a sequence detector algorithm and a selection sort algorithm using BSV. |
| 0 | 0 | 0 | 11 months ago | [Self_Attention_Accelerator](https://github.com/Vishnu2912/Self_Attention_Accelerator)/160 | Hardware Accelerator for Self Attention Layer in Bluespec - for Shakti C Class |
| 0 | 1 | 0 | 5 months ago | [cad-project](https://github.com/aramti/cad-project)/161 | None |
| 0 | 0 | 0 | 5 months ago | [Activation-Function-cfloat8_1_5_2](https://github.com/Rohit-Kumar-iitm/Activation-Function-cfloat8_1_5_2)/162 | None |
| 0 | 19 | 0 | 2 months ago | [CCA_lab1_a](https://github.com/VCA-EPFL/CCA_lab1_a)/163 | Combinational exercises and debugging a buggy sequential circuit. Warm-up for lab1_b. |
| 0 | 0 | 0 | 2 months ago | [rec03](https://github.com/6192-sp24/rec03)/164 | More Fibonacci, this time with Konata and more testing |
| 0 | 0 | 0 | 3 months ago | [CAD-for-VLSI](https://github.com/jayanthbala08/CAD-for-VLSI)/165 | Project |
| 0 | 0 | 0 | a month ago | [tapasco-examples](https://github.com/esa-tu-darmstadt/tapasco-examples)/166 | Example Projects for TaPaSCo |
| 0 | 1 | 0 | 8 years ago | [dmac](https://github.com/cambridgehackers/dmac)/167 | None |
| 0 | 0 | 0 | 6 years ago | [FPGA](https://github.com/saimanishrao/FPGA)/168 | Transfer an image to BRAM FPGA |
| 0 | 1 | 0 | 6 years ago | [RISC-V_Processor](https://github.com/saimanishrao/RISC-V_Processor)/169 | None |
| 0 | 0 | 0 | 5 years ago | [Bluespec](https://github.com/pkreddy123/Bluespec)/170 | None |
| 0 | 0 | 0 | 5 years ago | [floating-point-unit](https://github.com/AdityaGovardhan/floating-point-unit)/171 | Hardware implementation of floating point unit (IEEE-754 compliant) for RISC-V architecture |
| 0 | 0 | 0 | 4 years ago | [assignments](https://github.com/rag1299/assignments)/172 | This repository contains coding assignments done in courses during my M. Tech at IIT Madras |
| 0 | 0 | 0 | 5 years ago | [Phi-In-Comparsion-With-Others](https://github.com/AyaElnaggar/Phi-In-Comparsion-With-Others)/173 | None |
| 0 | 0 | 0 | 4 years ago | [ZFP-1D](https://github.com/ksy9164/ZFP-1D)/174 | None |
| 0 | 0 | 0 | 4 years ago | [bluespec-compile-script](https://github.com/willjwon/bluespec-compile-script)/175 | Bluespec Compile Script - Use for Initial Projects |
| 0 | 0 | 0 | 3 years ago | [bluePredictiveMaintenance](https://github.com/jeffrc2/bluePredictiveMaintenance)/176 | None |
| 0 | 0 | 0 | 4 years ago | [bluespec-crossbar-switch](https://github.com/willjwon/bluespec-crossbar-switch)/177 | Crossbar Switch Implementation in Bluespec System Verilog |
| 0 | 0 | 0 | 4 years ago | [BSV_Reference](https://github.com/aswathyajayan596/BSV_Reference)/178 | For quick reference of BSV modules' codes, constructs etc |
| 0 | 2 | 0 | 3 years ago | [Shoal](https://github.com/vishal1303/Shoal)/179 | None |
| 0 | 0 | 1 | 3 years ago | [Tage](https://github.com/aswathyajayan596/Tage)/180 | None |
| 0 | 0 | 0 | 3 years ago | [Tiny_TCM](https://github.com/bluespec/Tiny_TCM)/181 | A resource constrained TCM implementation. |
| 0 | 0 | 0 | 3 years ago | [AER_WS20](https://github.com/Sergeant-Salz/AER_WS20)/182 | None |
| 0 | 0 | 0 | 1 year, 8 months ago | [blueshmem](https://github.com/CTSRD-CHERI/blueshmem)/183 | Bluespec library that supports forking of simulations and shared memory for FIFO queues. |
| 0 | 0 | 0 | 2 years ago | [PLIC](https://github.com/bluespec/PLIC)/184 | Platform Level Interrupt Controller |
| 0 | 0 | 0 | 1 year, 3 months ago | [example-bluespec](https://github.com/cornell-ece5745/example-bluespec)/185 | Bluespec Example |
| 0 | 0 | 0 | 6 months ago | [MIT6.175](https://github.com/shootfirst/MIT6.175)/186 | MIT2017年秋计算机体系结构实验 |
| 0 | 0 | 0 | 7 months ago | [RISC-V_Processor](https://github.com/manishraomarru/RISC-V_Processor)/187 | None |
| 0 | 0 | 0 | 7 months ago | [basic-multiplier](https://github.com/mchanphilly/basic-multiplier)/188 | A basic Radix-8 multiplier written in Bluespec SystemVerilog. Accompanying repo for my blog post https://martinchan.org/blog/basic-multiplier/ |
| 0 | 0 | 0 | 3 months ago | [rec01](https://github.com/6192-sp24/rec01)/189 | None |
| 0 | 0 | 0 | 4 months ago | [drnic](https://github.com/myrfy001/drnic)/190 | datenlord's rdma nic |
| 0 | 0 | 0 | 17 days ago | [morbius](https://github.com/SeMinLim/morbius)/191 | Motif Finding via Gibbs Sampling |
| 0 | 1 | 0 | 6 years ago | [convey](https://github.com/dzhang50/convey)/192 | Convey MX-100 |
| 0 | 0 | 0 | 4 years ago | [DTW_on_FPGA](https://github.com/ksy9164/DTW_on_FPGA)/193 | None |
| 0 | 0 | 0 | 3 years ago | [bcr-terminology](https://github.com/sujan-sube/bcr-terminology)/194 | Breast Cancer Recurrence (BCR) terminology used with Apache cTAKES to identify recurrence in clinical notes. |
| 0 | 0 | 0 | 2 years ago | [RISCV-V-BSV-Functions](https://github.com/runezor/RISCV-V-BSV-Functions)/195 | A set of modules to help integrate support for the RVV ISA extensions into existing CPU designs. |
| 0 | 0 | 0 | 2 years ago | [NetworkBenchmarkPEs](https://github.com/mhrtmnn/NetworkBenchmarkPEs)/196 | None |
| 0 | 0 | 0 | 1 year, 9 months ago | [Bluespec_SV](https://github.com/Tharal-Pius/Bluespec_SV)/197 | None |
| 0 | 0 | 0 | 1 year, 3 months ago | [bluespec-iterative-multiplier](https://github.com/willbarkoff/bluespec-iterative-multiplier)/198 | None |
| 0 | 0 | 1 | 9 months ago | [feature-service](https://github.com/text2phenotype/feature-service)/199 | feature set construction for biomed NLP models |
| 0 | 0 | 0 | 5 months ago | [Pipelined-Doubled-Precision-Floating-Point-Multiplier](https://github.com/gayathri-subramanian/Pipelined-Doubled-Precision-Floating-Point-Multiplier)/200 | CS6230 CAD FOR VLSI - PROJECT |
| 0 | 0 | 0 | 4 months ago | [MIT_Architecture_Course](https://github.com/GYHPCG/MIT_Architecture_Course)/201 | This is about someone taking MIT architecture courses (MIT6.004, MIT6.175, MIT6.375) in the DatenLord community, covering topics like combinational logic, sequential logic, RISC-V, and multi-core processors. etc |
| 0 | 0 | 0 | 4 months ago | [ca-lab00-starting-bluespec](https://github.com/ku-cylee/ca-lab00-starting-bluespec)/202 | None |
| 0 | 0 | 0 | 11 hours ago | [funnies](https://github.com/yczeng/funnies)/203 | None |
| 0 | 0 | 0 | 9 years ago | [simple](https://github.com/jameyhicks/simple)/204 | None |
| 0 | 0 | 0 | 9 years ago | [mphil-acd](https://github.com/alpearce/mphil-acd)/205 | Final project for Advanced Computer Design at Cambridge |
| 0 | 0 | 0 | 6 years ago | [Bluespec](https://github.com/VladislavLasmann/Bluespec)/206 | None |
| 0 | 0 | 0 | 3 years ago | [FT-Tree-On-FPGA](https://github.com/ksy9164/FT-Tree-On-FPGA)/207 | None |
| 0 | 0 | 0 | 3 years ago | [Hardware-Implementation-of-Error-Correcting-Codes-for-NAND-Flash-Devices](https://github.com/SSwedha/Hardware-Implementation-of-Error-Correcting-Codes-for-NAND-Flash-Devices)/208 | None |
| 0 | 0 | 0 | 1 year, 2 months ago | [up5k_SPI_LoRa_FRAM](https://github.com/jeffrc2/up5k_SPI_LoRa_FRAM)/209 | None |
| 0 | 0 | 0 | 5 months ago | [Rogue](https://github.com/cran/Rogue)/210 | :exclamation: This is a read-only mirror of the CRAN R package repository.  Rogue — Identify Rogue Taxa in Sets of Phylogenetic Trees. Homepage: https://github.com/ms609/Rogue/, https://github.com/aberer/RogueNaRok/, https://github.com/ms609/RogueNaRok/  Report bugs for this package: https://github.com/ms609/Rogue/issu ... |
| 0 | 0 | 0 | 3 months ago | [datenlord-train](https://github.com/loitder/datenlord-train)/211 | 记录体系结构学习过程 |
| 0 | 0 | 0 | 2 months ago | [p-box](https://github.com/aniketh-g/p-box)/212 | None |
| 0 | 4 | 0 | 9 years ago | [6.175-lab2](https://github.com/akashkrishnan/6.175-lab2)/213 | None |
| 0 | 0 | 0 | 5 years ago | [Neurosynaptic-Core-in-BSV](https://github.com/rohandeb24/Neurosynaptic-Core-in-BSV)/214 | None |
| 0 | 0 | 0 | 6 years ago | [Fixed-Point-](https://github.com/cs15b047/Fixed-Point-)/215 | None |
| 0 | 0 | 0 | 6 years ago | [Approximate-Computing](https://github.com/vishalburri/Approximate-Computing)/216 | None |
| 0 | 0 | 0 | 7 years ago | [lab4](https://github.com/benlalanes/lab4)/217 | None |
| 0 | 0 | 0 | 2 years ago | [pmhw](https://github.com/CyanoKobalamyne/pmhw)/218 | None |
| 0 | 0 | 0 | 2 years ago | [aqua-bloomfilter](https://github.com/ksy9164/aqua-bloomfilter)/219 | None |
| 0 | 0 | 0 | 2 years ago | [APB](https://github.com/bluespec/APB)/220 | None |
| 0 | 0 | 0 | 1 year, 2 months ago | [bluespec-playground](https://github.com/Javier-varez/bluespec-playground)/221 | My playground for Bluespec code running on a Digilent Zybo and built with Symbiflow |
| 0 | 0 | 0 | 2 years ago | [Karatsuba_Montgomery](https://github.com/naga-kaushik/Karatsuba_Montgomery)/222 | EE5332 Project about Karatsuba Architectures for Montgomery multiplications |
| 0 | 0 | 0 | 1 year, 11 months ago | [ice_pulse](https://github.com/snakehand/ice_pulse)/223 | Test project for building Bluespec code for ICE40 icesugar-nano |
| 0 | 0 | 0 | 9 months ago | [ctakes](https://github.com/text2phenotype/ctakes)/224 | clinical text and knowledge extraction system (HTTPS service) |
| 0 | 0 | 0 | 2 months ago | [up5k_wildfire](https://github.com/jeffrc2/up5k_wildfire)/225 | None |
| 0 | 0 | 0 | a month ago | [DE10Pro-bsv-shell](https://github.com/POETSII/DE10Pro-bsv-shell)/226 | BSV shell interface for DE10Pro projects |
| 0 | 0 | 0 | 3 months ago | [Datenloard-MIT](https://github.com/Kai-Cuui/Datenloard-MIT)/227 | None |
| 0 | 0 | 0 | 3 months ago | [HPC-Accelerators](https://github.com/fchsieh/HPC-Accelerators)/228 | None |
| 0 | 0 | 0 | a month ago | [bluespec_gdb_ext](https://github.com/gjujinkim96/bluespec_gdb_ext)/229 | None |
| 0 | 0 | 0 | 21 days ago | [Formal-Methods](https://github.com/Stuepp/Formal-Methods)/230 | This is my repo for the Formal Methds Class done in UDESCT CTT at 1/2024 |
| 0 | 0 | 0 | 9 years ago | [switches](https://github.com/connectal-examples/switches)/231 | Example showing how to use the switches on a Zedboard |
| 0 | 0 | 0 | 6 years ago | [complex_digital_system_design](https://github.com/akankshabaranwal/complex_digital_system_design)/232 | None |
| 0 | 0 | 0 | 7 years ago | [HackathonCLT2017](https://github.com/ballance/HackathonCLT2017)/233 | None |
| 0 | 0 | 0 | 7 years ago | [128Bit-AES-FPGA-implementation](https://github.com/YingcaiDong/128Bit-AES-FPGA-implementation)/234 | None |
| 0 | 0 | 0 | 7 years ago | [aer-bsv](https://github.com/yduman/aer-bsv)/235 | None |
| 0 | 0 | 0 | 4 years ago | [arq1_pac](https://github.com/thotypous/arq1_pac)/236 | Atividade de Avaliação Complementar de Arq1 (2019/1) |
| 0 | 0 | 0 | 4 years ago | [bluespeccounter](https://github.com/yswntht/bluespeccounter)/237 | None |
| 0 | 0 | 0 | 2 years ago | [riscv_taiga_64bit](https://github.com/quangtran2796/riscv_taiga_64bit)/238 | None |
| 0 | 0 | 0 | 2 years ago | [BaST-Sorter](https://github.com/hirayaku/BaST-Sorter)/239 | Balanced-and-Stable-Throughput hardware merge sorter |
| 0 | 0 | 0 | 2 years ago | [bapip](https://github.com/nmoore771/bapip)/240 | None |
| 0 | 0 | 0 | 9 months ago | [bluespec-by-example](https://github.com/brunoflores/bluespec-by-example)/241 | Standalone examples in Bluespec. |
| 0 | 0 | 0 | 4 years ago | [Bram-Memory-block](https://github.com/krishna-kumar-netizen/Bram-Memory-block)/242 | Contains BRAM block. Along with with a testbench to test the basic working.  |
| 0 | 1 | 0 | 2 years ago | [fabrics](https://github.com/darwinbeing/fabrics)/243 | This repository contains implementations for various bus protocols, fabrics and bridges. All of these are designed using Bluespec System Verilog (BSV) |
| 0 | 0 | 0 | 3 years ago | [beta-bluespec](https://github.com/drhodes/beta-bluespec)/244 | an implementation of the beta in bluespec |
| 0 | 0 | 0 | 6 months ago | [Bluespec-SystemVerilog](https://github.com/GnosGnas/Bluespec-SystemVerilog)/245 | HDL using Bluespec SystemVerilog |
| 0 | 0 | 0 | 1 year, 2 months ago | [mcu-core](https://github.com/bluespec/mcu-core)/246 | The source files comprising the MCU core |
| 0 | 0 | 0 | 6 months ago | [Learn_MIT6.175](https://github.com/DawnMagnet/Learn_MIT6.175)/247 | None |
| 0 | 0 | 0 | 7 months ago | [learn-bluespec](https://github.com/varunmadhavam/learn-bluespec)/248 | Repo for BlueSpec Experiments |
| 0 | 1 | 1 | 2 years ago | [PG10x](https://github.com/Pretty-Good-RISC-V/PG10x)/249 | PG10x Series RISC-V SoCs |
| 0 | 0 | 0 | 3 months ago | [Arch-labs](https://github.com/epochess/Arch-labs)/250 | None |
| 0 | 0 | 0 | 3 months ago | [rec02](https://github.com/6192-sp24/rec02)/251 | More fun with Fibonacci |
| 0 | 0 | 0 | 2 months ago | [lab2_a](https://github.com/6192-sp24/lab2_a)/252 | None |
| 0 | 0 | 0 | 4 months ago | [archlab](https://github.com/raywk/archlab)/253 | MIT 6.175 and MIT 6.375 labs. |
| 0 | 0 | 0 | 2 days ago | [fft-bsv](https://github.com/iamkarthikbk/fft-bsv)/254 | Pease FFT implementation in Bluespec System Verilog and C++. |
| 0 | 0 | 0 | a day ago | [MannaChip](https://github.com/ThePerfectComputer/MannaChip)/255 | None |
| 0 | 0 | 0 | 18 hours ago | [mit_arch_labs](https://github.com/zhouyecs/mit_arch_labs)/256 | None |
| 0 | 1 | 0 | 9 years ago | [pixiTest](https://github.com/rishavs/pixiTest)/257 | hex grid on pixijs |
| 0 | 0 | 0 | 10 years ago | [leap-platforms-usrp](https://github.com/LEAP-Core/leap-platforms-usrp)/258 | USRP platform for AirBlue |
| 0 | 0 | 0 | 7 years ago | [workloads](https://github.com/LEAP-Workloads/workloads)/259 | LEAP-based workloads |
| 0 | 0 | 0 | 8 years ago | [GAMT](https://github.com/RTSYork/GAMT)/260 | None |
| 0 | 0 | 0 | 7 years ago | [plugin.video.tvlistings.xml2bsv](https://github.com/primaeval/plugin.video.tvlistings.xml2bsv)/261 | TV listings addon (xml2bsv) |
| 0 | 0 | 0 | 9 years ago | [simple](https://github.com/connectal-examples/simple)/262 | None |
| 0 | 0 | 0 | 6 years ago | [RISC-V-Processor](https://github.com/sukumar1234/RISC-V-Processor)/263 | None |
| 0 | 0 | 0 | 5 years ago | [CARESLab](https://github.com/hshwoo04/CARESLab)/264 | Project files for CARES Lab @ Seoul National University (May 2015 ~ November 2015) |
| 0 | 0 | 0 | 5 years ago | [FPU](https://github.com/surya00060/FPU)/265 | Code for Pipelined FPU of Shakti Processor |
| 0 | 0 | 0 | 4 years ago | [CSO_Barrel](https://github.com/gowrijsuria/CSO_Barrel)/266 | None |
| 0 | 0 | 0 | 4 years ago | [nexys2-bsv-samples](https://github.com/npe9/nexys2-bsv-samples)/267 | None |
| 0 | 0 | 0 | 1 year, 2 months ago | [ulx3s_rv32i_processor](https://github.com/fywc/ulx3s_rv32i_processor)/268 | a simple 4-stages pipelined rv32i processor  |
| 0 | 0 | 0 | 5 months ago | [2Dsystolic_array](https://github.com/snehashrii/2Dsystolic_array)/269 | None |
| 0 | 0 | 0 | 4 months ago | [bsv-pfc](https://github.com/yuyuranium/bsv-pfc)/270 | Post-fix calculator written in Bluespec SystemVerilog; Template for BSV projects. |
| 0 | 0 | 0 | 2 months ago | [lab1_a](https://github.com/6192-sp24/lab1_a)/271 | Combinational exercises and debugging a buggy sequential circuit. Warm-up for lab1_b. |
| 0 | 0 | 0 | 2 months ago | [8bit_simple_cpu](https://github.com/rishiakrishnan/8bit_simple_cpu)/272 | Introducing a single-cycle 8-bit CPU designed in Bluespec Verilog. This CPU executes instructions in a single clock cycle, ensuring rapid processing for various applications. With its streamlined pipeline and optimized instruction set, it offers high performance in a compact design. Ideal for embedded systems, IoT devices, and educational projects. |
| 0 | 0 | 0 | a day ago | [MITArchLab](https://github.com/BIGWJZ/MITArchLab)/273 | A record of learning MIT computer architecture lectures with DatenLord peers. |
| 0 | 0 | 0 | 9 years ago | [bluespec-buffer](https://github.com/bbarenblat/bluespec-buffer)/274 | Bluespec buffer bank |
| 0 | 0 | 0 | 9 years ago | [bluedbm_test](https://github.com/m-liu/bluedbm_test)/275 | None |
| 0 | 0 | 0 | 5 years ago | [Bluespec](https://github.com/BonJovi1/Bluespec)/276 | Some codes in Bluespec, a hardware description programming language.  |
| 0 | 0 | 0 | 5 years ago | [BitManipShakti](https://github.com/chinmay0900/BitManipShakti)/277 | None |
| 0 | 0 | 0 | 4 years ago | [cs8903-fall-2019](https://github.com/willjwon/cs8903-fall-2019)/278 | CS8903 Special Problems, Fall 2019, Georgia Tech |
| 0 | 0 | 0 | 3 years ago | [Adders-in-bluespec-sv](https://github.com/rithan2001/Adders-in-bluespec-sv)/279 | None |
| 0 | 0 | 0 | 2 years ago | [AXI-protocal](https://github.com/rithan2001/AXI-protocal)/280 | shakti processor |
| 0 | 1 | 0 | 3 years ago | [pg021-bluespec](https://github.com/CTSRD-CHERI/pg021-bluespec)/281 | A Bluespec implementation of a Xilinx-compatible AXI to AXI Stream DMA. |
| 0 | 0 | 0 | 1 year, 29 days ago | [aluexample](https://github.com/john-terrell/aluexample)/282 | None |
| 0 | 0 | 0 | 1 year, 9 days ago | [bluespec_practice](https://github.com/h9tyf/bluespec_practice)/283 | None |
| 0 | 0 | 0 | 2 years ago | [my_bluespec](https://github.com/iamkarthikbk/my_bluespec)/284 | Me watching Rishiyur's lecture videos to learn BluespecSystemVerilog |
| 0 | 0 | 0 | 5 months ago | [cfloat_activation_functions](https://github.com/mounakrishna/cfloat_activation_functions)/285 | None |
| 0 | 0 | 0 | 5 months ago | [bluespec_binaryops_cfloat_8143_8152](https://github.com/amsip/bluespec_binaryops_cfloat_8143_8152)/286 | bluespec_binaryops_cfloat_8143_8152 |
| 0 | 0 | 0 | 5 months ago | [CS6230_project](https://github.com/rudralaxmikanth5/CS6230_project)/287 | None |
| 0 | 0 | 0 | 5 months ago | [Double_precision_fp_multiplier](https://github.com/Poovarasan3102/Double_precision_fp_multiplier)/288 | None |
| 0 | 0 | 0 | 6 months ago | [bluespec-tut](https://github.com/hkumar43/bluespec-tut)/289 | None |
| 0 | 0 | 0 | a month ago | [RVFPGA](https://github.com/EmilyBoarer/RVFPGA)/290 | Part II project: RISC-V on FPGA |
| 0 | 0 | 0 | 11 days ago | [DTL_MIT](https://github.com/Letter-R/DTL_MIT)/291 | None |
| 0 | 0 | 0 | 9 years ago | [EchoProject](https://github.com/senaerg/EchoProject)/292 | None |
| 0 | 0 | 0 | 9 years ago | [hasim-models](https://github.com/HAsim-Modeling/hasim-models)/293 | HAsim timing model components |
| 0 | 0 | 0 | 5 years ago | [wallace-BSV](https://github.com/SilverSoldier/wallace-BSV)/294 | Wallace Tree Multiplier coded in Bluespec |
| 0 | 0 | 0 | 2 years ago | [Quills](https://github.com/MohanaMadhumita/Quills)/295 | Coprocessor design using multiple Melodicas |
| 0 | 0 | 0 | 2 years ago | [HWCrypto](https://github.com/ivanmgribeiro/HWCrypto)/296 | A hardware cryptography acceleration block written in Bluespec. |
| 0 | 0 | 0 | 7 months ago | [Shaktimaan-Bluespec](https://github.com/Chetan-patidar/Shaktimaan-Bluespec)/297 | None |
| 0 | 0 | 0 | 1 year, 6 months ago | [connectal](https://github.com/mit-enclaves/connectal)/298 | None |
| 0 | 0 | 0 | 1 year, 3 months ago | [flexforge](https://github.com/SeMinLim/flexforge)/299 | Efficient Reconfigurable Cloud Acceleration via Independently Allocated Peripheral Resources |
| 0 | 0 | 0 | 5 months ago | [cfloat_1_5_2-activation_functions](https://github.com/17Greninja/cfloat_1_5_2-activation_functions)/300 | None |
| 0 | 0 | 0 | 8 days ago | [blue-ice-breaker](https://github.com/0xch4/blue-ice-breaker)/301 | Learning Bluespec on an iCEBreaker FPGA |
| 0 | 0 | 0 | 7 years ago | [WELL1024a](https://github.com/ThadeuFerreira/WELL1024a)/302 | Bluespec HDL implementation of WELL 1024a random number generator |
| 0 | 0 | 10 | 2 years ago | [ictusnet-webapp](https://github.com/TeMU-BSC/ictusnet-webapp)/303 | Web tool for the ICTUSnet task. |
| 0 | 0 | 0 | 3 years ago | [Direct-Mapped-Cache](https://github.com/harikumar27399/Direct-Mapped-Cache)/304 | Direct Mapped Write-through Cache Design for the E-Class Shakti Processor |
| 0 | 0 | 0 | 2 months ago | [blueook](https://github.com/hce/blueook)/305 | Ook!-interpreter in Bluespec System Verilog |
| 0 | 0 | 0 | 4 years ago | [AESBench](https://github.com/wirthjohannes/AESBench)/306 | None |
| 0 | 0 | 0 | 4 years ago | [MemoryBenchRandom](https://github.com/wirthjohannes/MemoryBenchRandom)/307 | None |
| 0 | 0 | 0 | 3 years ago | [TagePredictor](https://github.com/aswathyajayan596/TagePredictor)/308 | TAGE Branch Predictor |
| 0 | 0 | 0 | 2 years ago | [rdxSort2](https://github.com/tarunsaiganesh/rdxSort2)/309 | None |
| 0 | 0 | 0 | 2 years ago | [sp2020](https://github.com/Ayanbho/sp2020)/310 | None |
| 0 | 0 | 0 | 10 months ago | [BlueAvalon](https://github.com/CTSRD-CHERI/BlueAvalon)/311 | None |
| 0 | 0 | 0 | 1 year, 3 months ago | [MIT_6.375](https://github.com/GTwhy/MIT_6.375)/312 | None |
| 0 | 0 | 0 | 7 months ago | [the-exercise-for-6.175-6.375](https://github.com/fuxinyuan1998/the-exercise-for-6.175-6.375)/313 | None |
| 0 | 0 | 0 | 3 months ago | [100daysofBSV](https://github.com/varunmadhavam/100daysofBSV)/314 | Learning Basic BSV in 100 days |
| 0 | 0 | 0 | 5 months ago | [CAD_Project](https://github.com/balajisivanallaperumal/CAD_Project)/315 | CAD For VLSI Project |
| 0 | 0 | 0 | 5 months ago | [CAD-for-VLSI-CS6230](https://github.com/KeerthiNori/CAD-for-VLSI-CS6230)/316 | Bluespec code for pipelined signed 64-bit multiplier |
| 0 | 0 | 0 | a day ago | [bluespec_haskell_sources](https://github.com/ThePerfectComputer/bluespec_haskell_sources)/317 | All the Bluespec Haskell Source code you could ever hope to reference! |
| 0 | 1 | 0 | 14 hours ago | [bsv-cc-noc-design](https://github.com/MJChku/bsv-cc-noc-design)/318 | A RISCV32I design with multicore, cache, cache coherence, and noc.  |
| 0 | 1 | 0 | 9 years ago | [6.175-lab4](https://github.com/akashkrishnan/6.175-lab4)/319 | None |
| 0 | 1 | 0 | 9 years ago | [6.175-project-1](https://github.com/akashkrishnan/6.175-project-1)/320 | None |
| 0 | 0 | 0 | 7 years ago | [leap-debug](https://github.com/LEAP-Core/leap-debug)/321 | LEAP system debugging modules and models |
| 0 | 0 | 0 | 9 years ago | [contrib_tiny3](https://github.com/cambridgehackers/contrib_tiny3)/322 | contributed project repo for tiny3 |
| 0 | 0 | 0 | 8 years ago | [leap-platforms-altera](https://github.com/LEAP-Core/leap-platforms-altera)/323 | Contains various Altera-specific libraries |
| 0 | 2 | 0 | 8 years ago | [leap-examples](https://github.com/LEAP-Core/leap-examples)/324 | LEAP example models |
| 0 | 0 | 0 | 7 years ago | [RIO_code](https://github.com/ckseol/RIO_code)/325 | None |
| 0 | 0 | 0 | 5 years ago | [sorting-BSV](https://github.com/SilverSoldier/sorting-BSV)/326 | Odd-Even Merge sorting coded in Bluespec |
| 0 | 0 | 0 | 4 years ago | [c-class-meson](https://github.com/anmolsahoo25/c-class-meson)/327 | Shakti C-class core built using Meson |
| 0 | 0 | 0 | 3 years ago | [bsv_experiments](https://github.com/mindbeast/bsv_experiments)/328 | None |
| 0 | 0 | 0 | 2 years ago | [Bluespec-bsc-codes](https://github.com/rithan2001/Bluespec-bsc-codes)/329 | Licenced by IITM  |
| 0 | 0 | 0 | 2 years ago | [TinyRV-BSV](https://github.com/gribeill/TinyRV-BSV)/330 | A small RISC-V RV32I CPU core in Bluespec SystemVerilog.  |
| 0 | 0 | 0 | 2 years ago | [bsim_bug](https://github.com/john-terrell/bsim_bug)/331 | None |
| 0 | 0 | 0 | 1 year, 11 months ago | [TileLink](https://github.com/Pretty-Good-RISC-V/TileLink)/332 | None |
| 0 | 0 | 0 | 2 years ago | [IntMulDiv](https://github.com/Pretty-Good-RISC-V/IntMulDiv)/333 | A CMake-ized version of the BlueSpec IntMulDiv modules. |
| 0 | 1 | 0 | 2 years ago | [RISC-V-On-FPGA-Labs](https://github.com/ashuthosh-mr/RISC-V-On-FPGA-Labs)/334 | None |
| 0 | 0 | 0 | 1 year, 7 months ago | [benes-network-bluespec](https://github.com/willjwon/benes-network-bluespec)/335 | Beneš network implementation in Bluespec System Verilog |
| 0 | 0 | 0 | 5 months ago | [riscy-OOO](https://github.com/mit-enclaves/riscy-OOO)/336 | None |
| 0 | 1 | 0 | 2 years ago | [RVCommon](https://github.com/Pretty-Good-RISC-V/RVCommon)/337 | None |
| 0 | 0 | 0 | 10 months ago | [6.375](https://github.com/chiro2001/6.375)/338 | MIT 6.375: Complex Digital Systems 2019 |
| 0 | 0 | 0 | 1 year, 1 month ago | [6.375-build](https://github.com/fywc/6.375-build)/339 | This is lab and project implemented based on MIT 6.375 19Fa |
| 0 | 0 | 0 | 5 months ago | [Pipelined-64-bit-signed-IMAC](https://github.com/kakarlahimabindu/Pipelined-64-bit-signed-IMAC)/340 | Pipelined 64 bit signed Integer Multiply and Accumulate(IMAC) |
| 0 | 0 | 0 | 5 months ago | [CAD-for-VLSI-Systems-CS6230](https://github.com/SyamSribalaji/CAD-for-VLSI-Systems-CS6230)/341 | None |
| 0 | 0 | 0 | 5 months ago | [Pipelined-Double-Precision-Floating-Point-Adder](https://github.com/HHP007/Pipelined-Double-Precision-Floating-Point-Adder)/342 | This repository contains the bluespec code for the pipelined double precision floating point adder |
| 0 | 0 | 0 | 4 months ago | [DatenTraning](https://github.com/qiuanran/DatenTraning)/343 | This repository is used to record the learning records of the arch learning community at DatenLoard |
| 0 | 0 | 0 | 2 months ago | [ISA-Formal-](https://github.com/zz589633/ISA-Formal-)/344 | None |
| 0 | 0 | 0 | 8 years ago | [Arbiter](https://github.com/laforest/Arbiter)/345 | None |
| 0 | 2 | 0 | 6 years ago | [p4fpga-examples](https://github.com/p4fpga/p4fpga-examples)/346 | None |
| 0 | 0 | 0 | 7 years ago | [lab3](https://github.com/benlalanes/lab3)/347 | lab3, cse140l |
| 0 | 0 | 0 | 2 years ago | [bsv_blinky](https://github.com/gribeill/bsv_blinky)/348 | Various LED blinking programs written in Bluespec.  |
| 0 | 1 | 0 | 1 year, 9 months ago | [VirtualDevice](https://github.com/jonwoodruff/VirtualDevice)/349 | A Bluespec AXI component that is intended to act as a virtual device with a "device" interface and a management interface. |
| 0 | 0 | 0 | 1 year, 6 months ago | [BSV-template](https://github.com/CodingTarik/BSV-template)/350 | Simple template project for using Bluespec Verilog |
| 0 | 0 | 0 | 1 year, 6 days ago | [6.1920-Final-Project](https://github.com/jasmine2000/6.1920-Final-Project)/351 | 6.1920_Lab4_Spring23 |
| 0 | 0 | 0 | 7 months ago | [oboe](https://github.com/choucl/oboe)/352 | Oboe Bluespec Out-of-order Engine |
| 0 | 0 | 0 | 3 months ago | [SM4](https://github.com/YouKnowWho1998/SM4)/353 | SM4 by BSV |
| 0 | 0 | 0 | 5 months ago | [2D_systolic_project](https://github.com/snehashrii/2D_systolic_project)/354 | None |
| 0 | 0 | 0 | 27 days ago | [MIT6.175](https://github.com/micropuma/MIT6.175)/355 | None |
| 0 | 0 | 0 | 10 years ago | [h264](https://github.com/LEAP-Workloads/h264)/356 | H.264 decoder |
| 0 | 2 | 0 | 9 years ago | [6.175-lab3](https://github.com/akashkrishnan/6.175-lab3)/357 | None |
| 0 | 0 | 0 | 8 years ago | [cpu_project_cache](https://github.com/ronenmiller/cpu_project_cache)/358 | None |
| 0 | 0 | 0 | 2 years ago | [no-joy](https://github.com/brunoflores/no-joy)/359 | A MIPS implementation in Bluespec. |
| 0 | 0 | 0 | 1 year, 2 months ago | [4-lab](https://github.com/Thaniana/4-lab)/360 | None |
| 0 | 0 | 0 | 7 months ago | [Conv_Bitonic_Engine](https://github.com/ZiaulChoudhury/Conv_Bitonic_Engine)/361 | None |
| 0 | 0 | 0 | 2 months ago | [lab3_a](https://github.com/6192-sp24/lab3_a)/362 | None |
| 0 | 0 | 0 | a month ago | [ulx3_bsv](https://github.com/anmho/ulx3_bsv)/363 | 32-Bit RISC-V CPU implemented in Bluespec with pipelining, rv32i, M extension, and 2-bit BHT Branch Prediction |
| 0 | 1 | 1 | 3 days ago | [DE10Pro-cheri-bgas](https://github.com/CTSRD-CHERI/DE10Pro-cheri-bgas)/364 | CHERI-BGAS DE10Pro quartus project |
| 0 | 0 | 0 | 7 years ago | [Banked_L2_Cache](https://github.com/sivashyamsundar/Banked_L2_Cache)/365 | None |
| 0 | 2 | 0 | 9 years ago | [6.175-lab1](https://github.com/akashkrishnan/6.175-lab1)/366 | None |
| 0 | 0 | 0 | 4 years ago | [BSV_Lecture](https://github.com/hyoukjun/BSV_Lecture)/367 | None |
| 0 | 0 | 0 | 4 years ago | [bluenodeserver](https://github.com/sangwoojun/bluenodeserver)/368 | Very simple web-based platform for running short bluespec code |
| 0 | 0 | 0 | 4 years ago | [System-Verilog-projects](https://github.com/julio16j/System-Verilog-projects)/369 | A repository to my SV class |
| 0 | 0 | 0 | 4 years ago | [Bleuspec-practice](https://github.com/ksy9164/Bleuspec-practice)/370 | bluespec |
| 0 | 0 | 0 | 3 years ago | [DE10Pro-I2C-devices](https://github.com/POETSII/DE10Pro-I2C-devices)/371 | Various modules for accessing the I2C devices on the DE10-Pro board. |
| 0 | 2 | 0 | 1 year, 8 months ago | [ctakes-allbch-container](https://github.com/Machine-Learning-for-Medical-Language/ctakes-allbch-container)/372 | None |
| 0 | 0 | 0 | 1 year, 10 months ago | [colab0](https://github.com/kk0in/colab0)/373 | None |
| 0 | 0 | 0 | 6 months ago | [uebung1](https://github.com/tim-carlo/uebung1)/374 | None |
| 0 | 0 | 0 | 11 months ago | [CSE-293-BlueSpec-Tutorial](https://github.com/markzakharov/CSE-293-BlueSpec-Tutorial)/375 | None |
| 0 | 0 | 0 | 2 years ago | [chromite](https://github.com/iamkarthikbk/chromite)/376 | None |
| 0 | 0 | 0 | 2 years ago | [zfpe](https://github.com/SeMinLim/zfpe)/377 | Neural Network Compression for Embedded Accelerators |
| 0 | 0 | 0 | 2 years ago | [cad_vlsi](https://github.com/abishekshivram/cad_vlsi)/378 | Repo for Projects and Assignments of the course CAD for VLSI 2k21 |
| 0 | 0 | 0 | 2 months ago | [daten_mit](https://github.com/Jeff-Smith-debug/daten_mit)/379 | This is a datenLoard MIT learnning. |
| 0 | 0 | 0 | 2 months ago | [simple_cpu](https://github.com/rishiakrishnan/simple_cpu)/380 | Introducing a single-cycle 8-bit CPU designed in Bluespec Verilog. This CPU executes instructions in a single clock cycle, ensuring rapid processing for various applications. With its streamlined pipeline and optimized instruction set, it offers high performance in a compact design. Ideal for embedded systems, IoT devices, and educational projects. |
| 0 | 0 | 0 | a month ago | [lab5](https://github.com/6192-sp24/lab5)/381 | None |
| 0 | 0 | 0 | 6 years ago | [c-class-clone](https://github.com/2122aaor/c-class-clone)/382 | None |
| 0 | 0 | 0 | 9 years ago | [hasim-alpha](https://github.com/HAsim-Modeling/hasim-alpha)/383 | Alpha ISA functional model for HAsim |
| 0 | 1 | 0 | 9 years ago | [hasim-mips](https://github.com/HAsim-Modeling/hasim-mips)/384 | MIPS ISA functional model for HAsim |
| 0 | 0 | 0 | 5 years ago | [connectal_vc709](https://github.com/suryachandra949/connectal_vc709)/385 | using connects for vc709 |
| 0 | 0 | 0 | 5 years ago | [BluespecExtension](https://github.com/Babu12345/BluespecExtension)/386 | None |
| 0 | 0 | 0 | 5 years ago | [hacksw](https://github.com/ZiaulChoudhury/hacksw)/387 | None |
| 0 | 0 | 0 | 4 years ago | [ReadLatency](https://github.com/wirthjohannes/ReadLatency)/388 | None |
| 0 | 0 | 0 | 2 years ago | [aclint](https://github.com/bhanuprakash1111/aclint)/389 | None |
| 0 | 0 | 0 | 2 years ago | [RISCV_SHAKTHI](https://github.com/Likhita99/RISCV_SHAKTHI)/390 | None |
| 0 | 0 | 0 | 2 years ago | [Radix-triangle-counter](https://github.com/ksy9164/Radix-triangle-counter)/391 | triangle counting on FPGA |
| 0 | 0 | 0 | 1 year, 11 months ago | [Piccolo-MD5](https://github.com/euntae-bae/Piccolo-MD5)/392 | MD5 extension on Bluespec Piccolo RISC-V Processor |
| 0 | 0 | 0 | 10 months ago | [zybo-z7-20-e1](https://github.com/thotypous/zybo-z7-20-e1)/393 | WIP! |
| 0 | 0 | 0 | 1 year, 24 days ago | [coherence](https://github.com/mit-enclaves/coherence)/394 | None |
| 0 | 0 | 0 | 3 months ago | [TFE4171](https://github.com/markusp00/TFE4171)/395 | None |
| 0 | 0 | 0 | 5 months ago | [2d_systolic_masters_project](https://github.com/snehashrii/2d_systolic_masters_project)/396 | None |
| 0 | 0 | 0 | 4 months ago | [deflate-analysis](https://github.com/yuruki0/deflate-analysis)/397 | Half-baked DEFLATE decompression analysis tool |
| 0 | 0 | 0 | 8 days ago | [fpga-streaming-filter](https://github.com/sangwoojun/fpga-streaming-filter)/398 | Codebase for conveniently building simple streaming filter kernels for Alveo FPGAs |
| 0 | 0 | 0 | 13 hours ago | [ECOOM](https://github.com/BugraEryilmaz/ECOOM)/399 | EPFL Constructive Out-of-Order Machine |
| 0 | 0 | 0 | 9 years ago | [echo](https://github.com/jameyhicks/echo)/400 | None |
| 0 | 0 | 0 | 7 years ago | [WELL512a](https://github.com/ThadeuFerreira/WELL512a)/401 | Bluespec HDL implementation of the WELL random number generator |
| 0 | 0 | 0 | 4 years ago | [computer-architecture](https://github.com/tuda-group/computer-architecture)/402 | Bluespec Verilog exercises |
| 0 | 0 | 0 | 4 years ago | [MemoryBenchSequential](https://github.com/wirthjohannes/MemoryBenchSequential)/403 | None |
| 0 | 0 | 0 | 4 years ago | [bluespec-butterfly-network](https://github.com/willjwon/bluespec-butterfly-network)/404 | Butterfly network implementation using Bluespec System Verilog |
| 0 | 0 | 0 | 3 years ago | [jordmorr-tinsel](https://github.com/POETSII/jordmorr-tinsel)/405 | Jordan's fork of Tinsel |
| 0 | 0 | 0 | 2 years ago | [bluespec-sandbox](https://github.com/namin/bluespec-sandbox)/406 | learning Bluespec and hardware design |
| 0 | 0 | 0 | 2 years ago | [BUAA_CA](https://github.com/fkuner/BUAA_CA)/407 | 北京航空航天大学高等体系结构课程资料（2021春） |
| 0 | 0 | 0 | 1 year, 21 days ago | [SDIO](https://github.com/saurabhsathe24/SDIO)/408 | None |
| 0 | 0 | 0 | 9 months ago | [bsv-by-example-code](https://github.com/euntae-bae/bsv-by-example-code)/409 | BSV by Example (written by Rishiyur S. Nikhil and Kathy Czeck) - Example codes |
| 0 | 0 | 0 | 5 months ago | [CAD-for-VLSI-6230](https://github.com/keerthivineela/CAD-for-VLSI-6230)/410 | This repository contains the bluespec code for the pipelined 64-bit signed integer multiplier. |
| 0 | 0 | 0 | 3 months ago | [brush-script](https://github.com/coder-ojisan/brush-script)/411 | None |
| 0 | 0 | 2 | a month ago | [dphe-stream](https://github.com/DeepPhe/dphe-stream)/412 | Document NLP and Summarization as well as Patient Summarization |