{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694375556864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694375556874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 10 12:52:34 2023 " "Processing started: Sun Sep 10 12:52:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694375556874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375556874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off optiver -c optiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off optiver -c optiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375556874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694375557755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694375557755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "optiver.v 1 1 " "Found 1 design units, including 1 entities, in source file optiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 optiver " "Found entity 1: optiver" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375571695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375571695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "optiver " "Elaborating entity \"optiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694375571776 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0~mult_llmacmult\"" {  } { { "optiver.v" "Mult0~mult_llmacmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1~mult_l_mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1~mult_l_mult_l_macmult\"" {  } { { "optiver.v" "Mult1~mult_l_mult_l_macmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2~mult_l_mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2~mult_l_mult_l_macmult\"" {  } { { "optiver.v" "Mult2~mult_l_mult_l_macmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3~mult_l_mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3~mult_l_mult_l_macmult\"" {  } { { "optiver.v" "Mult3~mult_l_mult_l_macmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0~add_lh_hlmacmult_1\"" {  } { { "optiver.v" "Mult0~add_lh_hlmacmult_1" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3~mult_l_mult_h_mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3~mult_l_mult_h_mult_l_macmult\"" {  } { { "optiver.v" "Mult3~mult_l_mult_h_mult_l_macmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2~mult_l_mult_h_mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2~mult_l_mult_h_mult_l_macmult\"" {  } { { "optiver.v" "Mult2~mult_l_mult_h_mult_l_macmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1~mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1~mult_l_mult_h_mult_llmacmult\"" {  } { { "optiver.v" "Mult1~mult_l_mult_h_mult_llmacmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0~mult_hhmacmult\"" {  } { { "optiver.v" "Mult0~mult_hhmacmult" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375573124 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1694375573124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375573512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375573512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ol01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ol01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ol01 " "Found entity 1: mult_ol01" {  } { { "db/mult_ol01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_ol01.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375573651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375573651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1_rtl_1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375573895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1_rtl_1 " "Instantiated megafunction \"lpm_mult:Mult1_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375573895 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375573895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pl01 " "Found entity 1: mult_pl01" {  } { { "db/mult_pl01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_pl01.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375574017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375574017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2_rtl_2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375574228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2_rtl_2 " "Instantiated megafunction \"lpm_mult:Mult2_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375574228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3_rtl_3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375574270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3_rtl_3 " "Instantiated megafunction \"lpm_mult:Mult3_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375574270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0_rtl_4 " "Elaborated megafunction instantiation \"lpm_mult:Mult0_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375574330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0_rtl_4 " "Instantiated megafunction \"lpm_mult:Mult0_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574330 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375574330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gl01 " "Found entity 1: mult_gl01" {  } { { "db/mult_gl01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_gl01.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375574422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375574422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3_rtl_5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375574593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3_rtl_5 " "Instantiated megafunction \"lpm_mult:Mult3_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375574594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kl01 " "Found entity 1: mult_kl01" {  } { { "db/mult_kl01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_kl01.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375574695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375574695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"lpm_mult:Mult2_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375574877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2_rtl_6 " "Instantiated megafunction \"lpm_mult:Mult2_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375574877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375574877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hl01 " "Found entity 1: mult_hl01" {  } { { "db/mult_hl01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_hl01.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375574950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375574950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1_rtl_7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375575154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1_rtl_7 " "Instantiated megafunction \"lpm_mult:Mult1_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575154 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375575154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ll01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ll01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ll01 " "Found entity 1: mult_ll01" {  } { { "db/mult_ll01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_ll01.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375575258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375575258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"lpm_mult:Mult0_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375575412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0_rtl_8 " "Instantiated megafunction \"lpm_mult:Mult0_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694375575412 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694375575412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_il01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_il01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_il01 " "Found entity 1: mult_il01" {  } { { "db/mult_il01.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/db/mult_il01.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694375575510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375575510 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3671 " "Ignored 3671 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3671 " "Ignored 3671 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1694375576641 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1694375576641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694375577700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694375579460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694375579460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[0\] " "No output dependent on input pin \"Y\[0\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[1\] " "No output dependent on input pin \"Y\[1\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[2\] " "No output dependent on input pin \"Y\[2\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[3\] " "No output dependent on input pin \"Y\[3\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[4\] " "No output dependent on input pin \"Y\[4\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[5\] " "No output dependent on input pin \"Y\[5\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[6\] " "No output dependent on input pin \"Y\[6\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[7\] " "No output dependent on input pin \"Y\[7\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[8\] " "No output dependent on input pin \"Y\[8\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[9\] " "No output dependent on input pin \"Y\[9\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[10\] " "No output dependent on input pin \"Y\[10\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[11\] " "No output dependent on input pin \"Y\[11\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[12\] " "No output dependent on input pin \"Y\[12\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[13\] " "No output dependent on input pin \"Y\[13\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[14\] " "No output dependent on input pin \"Y\[14\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[15\] " "No output dependent on input pin \"Y\[15\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[16\] " "No output dependent on input pin \"Y\[16\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[17\] " "No output dependent on input pin \"Y\[17\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[18\] " "No output dependent on input pin \"Y\[18\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[19\] " "No output dependent on input pin \"Y\[19\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[20\] " "No output dependent on input pin \"Y\[20\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[21\] " "No output dependent on input pin \"Y\[21\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[22\] " "No output dependent on input pin \"Y\[22\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[23\] " "No output dependent on input pin \"Y\[23\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[24\] " "No output dependent on input pin \"Y\[24\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[25\] " "No output dependent on input pin \"Y\[25\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[26\] " "No output dependent on input pin \"Y\[26\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[27\] " "No output dependent on input pin \"Y\[27\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[28\] " "No output dependent on input pin \"Y\[28\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[29\] " "No output dependent on input pin \"Y\[29\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[30\] " "No output dependent on input pin \"Y\[30\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[31\] " "No output dependent on input pin \"Y\[31\]\"" {  } { { "optiver.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/optiver.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694375579809 "|optiver|Y[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694375579809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3038 " "Implemented 3038 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694375579824 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694375579824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2939 " "Implemented 2939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694375579824 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1694375579824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694375579824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694375579878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 10 12:52:59 2023 " "Processing ended: Sun Sep 10 12:52:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694375579878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694375579878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694375579878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694375579878 ""}
