$date
	Mon Feb 17 15:53:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gmux16 $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ' y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11010100100100 '
b101111010000001 &
b11010100100100 %
0$
b101111010000001 #
b11010100100100 "
b11010100100100 !
$end
#10
b101011001100011 !
b101011001100011 '
1$
b101011001100011 #
b101011001100011 &
b1101011000001001 "
b1101011000001001 %
#20
