<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxnexys_ledsegment_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">peripheral_reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mb_clock</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_port_a</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wait_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_wait_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>video_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.VIDEO_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.VIDEO_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>peripheral_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>peripheral_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PERIPHERAL_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PERIPHERAL_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>memory_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>memory_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MEMORY_RESETN.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.MEMORY_RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ledsegment</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 31 22:36:19 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:44dc8305</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:44dc8305</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_ledsegment_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 31 22:36:19 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:44dc8305</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ledsegment</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 31 22:36:19 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d2522a4b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_ledsegment_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 31 22:36:19 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d2522a4b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 31 22:47:51 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:44dc8305</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>machine_timing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_wait_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>an</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ca</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>peripheral_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>memory_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9157/src/ledsegment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/ledsegment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxnexys_ledsegment_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9157/src/ledsegment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/ledsegment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxnexys_ledsegment_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_ledsegment_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_ledsegment_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_ledsegment_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_ledsegment_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_ledsegment_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnexys_ledsegment_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxnexys_ledsegment_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxnexys_ledsegment_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6364bc72_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45d2eb01_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75ad860d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4674699b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9b43d1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34379ebd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae13fab_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53aa2be_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@139e2a8a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d71326d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3df6fd9d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30769533_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6addd221_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c774fed_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e6fbdd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff21430_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1543ad83_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f307392_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@735bb6cd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd3c0e7_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3820e596_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3805c19c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a67ef62_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ab4d5d7_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a864360_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76960712_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ea43198_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6335ab21_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270f68df_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e35738a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c23b27_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44196570_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a3dfebd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2085039d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58998530_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d17d52f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a943e85_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e19ee3e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d0d6b5e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1257a1e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@646e5e19_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@281948b3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f425573_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15b0dd6a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b37294d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e4e80f9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c897856_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e5cc131_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e057b2d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7d99b3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5289b8_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3221e1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4013f0e2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464e4204_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d5ed639_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@137e8c84_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b22f5c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317967dd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a412ac_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c24afc_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@457bb197_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18f5c1ce_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62571dbf_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9efea8a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30272bdf_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e4f9b9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e590139_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461718ea_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa6ada1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ffbb925_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7257656a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720e816e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37fda54d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e7c092c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@323aa10c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd00d1e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63c5bc43_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d75cbb_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64e5dd79_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23111ee8_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7539d731_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336bcb2e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c00d2f6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19183d87_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17c1ebf6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5793490f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b6f776_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25416832_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@157e4c96_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4152cecf_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70093cef_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa76f37_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20452b21_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dfea647_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4918aeb0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e0571c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8f8855_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23609fe7_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777cad0d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dafb645_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ddd03f3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ec0877d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ba54a00_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6044365f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@248d832c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca6e0be_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2177a74_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a78d0c1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f8612f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b7f3c4d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bc27923_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b66b02e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57f5e790_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e7884be_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176c84fe_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b14914c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f3561_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fe74345_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72bff9ec_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64d5c8dd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b3a0ad_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3347c6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1e4397_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66bc355b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6428f8b1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c92d9d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631d3429_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653ba510_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8570d7b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f45262_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1479a829_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2730b4c4_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e3b155_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103e5fe_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44ad5b41_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53a6068f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32003d66_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b662c2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69fd53c9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b26e669_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32421ea0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4199bfe9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470eb01a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b72573_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7432accc_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29335b30_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@695f24de_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd6d108_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27ebe069_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39603458_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e9f161f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dfd50a2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d723ee5_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67413ecf_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d494b8a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e8a5f99_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49f914c0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22ae7e7c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f85dd9e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bcec621_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@81d5f5f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496dd2a8_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aa34000_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c041860_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@768e9845_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557e3a2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb489b0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@451b6c4c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26517007_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ac379a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1452793b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c1eba2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54bb8b1_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798880bd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@628fccb_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30dc5018_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29e666a9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24fdf44f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209ec5bb_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc69217_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f516b3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468e8e36_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c1bf8a9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3176ae5c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@687923fa_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6717f662_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77d10e2e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74dd6a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e205148_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14c5558b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77205327_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df7ca6d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3389a43b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@403b2a30_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c895c8f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0d920a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2e18c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8f550f_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c27e5ad_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b442fe_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ffaf12_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5741d6ca_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70312487_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7411ca77_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f63f530_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e389ba9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@307a103d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ede600a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7fb9fd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b836e85_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4a691b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2e1a01_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed379b3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c1c884d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496c6017_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68cfaa92_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c519e8a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@404742ab_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270ce57c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eb6bcb6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bbf2627_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2037fe61_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d9eed3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ab06db6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7189a1e0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54260d7c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ea89539_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b247403_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d4404e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4017d755_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631aa457_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67f1ce12_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@870c6c3_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2002283e_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a50a9e9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722df13c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a52ffba_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@481cf27d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477273a0_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0d10bd_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e74dd7a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d5746f9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d96807d_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70df3d11_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79e4389a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df8c3a7_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@363d9644_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@726c77f2_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@482add4b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6fb0c9_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cb8937_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d79e5fb_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54635c4b_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@680979e5_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b88ca80_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663b3264_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2935ee45_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2229f355_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4fbdc6_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@539b71dc_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9fe534_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e5528bc_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60efc06c_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f743154_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6481ab34_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c59362a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62677826_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@300147af_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce1912a_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1effc2fa_ARCHIVE_LOCATION">v:/ip/zxnexys_ledsegment</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MEMORY_RESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PERIPHERAL_RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VIDEO_RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f47af03a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7accfc0b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="800c0069"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2432bb96"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
