# WEEK1

**WEEK1 Assignments**

## CONTENTS
* [1's 2's complement](# 1's 2's complement) 
* [ALU code in C](# ALU code in C)
* [ALU code in Verilog](# ALU code in Verilog)

## 1's 2's complement

**10 - 19** <br />
|-----------------------------------------------------------------------------------------------|<br />
|			|	signed		|	1's Comp	|	2's Comp	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|10 = 0b00001010 	|	0b00001010	|	0b00001010	|	0b00001010	|<br />
|-19= 0b00010011	|	0b10010011	|	0b11101100	|	0b11101101	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|-9 = 0b00001001	|	0b10011101	|	0b11110110	|	0b11110111	|<br />
|-----------------------------------------------------------------------------------------------|<br />
<br />
**20 + 30**<br />
|-----------------------------------------------------------------------------------------------|<br />
|			|	signed		|	1's Comp	|	2's Comp	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|20 = 0b00010100	|	0b00010100	|	0b00010100	|	0b00010100	|<br />
|30 = 0b00011110	|	0b00011110	|	0b00011110	|	0b00011110	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|50 = 0b00110010	|	0b00110010	|	0b00110010	|	0b00110010	|<br />
|-----------------------------------------------------------------------------------------------|<br />
<br />
**36 - 12**<br />
|-----------------------------------------------------------------------------------------------|<br />
|			|	signed		|	1's Comp	|	2's Comp	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|36 = 0b00100100	|	0b00100100	|	0b00100100	|	0b00100100	|<br />
|-12 = 0b00001100	|	0b10001100	|	0b11110011	|	0b11110100	|<br />
|-----------------------------------------------------------------------------------------------|<br />
|24 = 0b00011000	|	0b10110000	|	0b00010111	|	0b00011000	|<br />
|-----------------------------------------------------------------------------------------------|<br />
<br />

## ALU code in C

* File name: alu.c <br />
* 4-bit ALU with following operations-<br />
    Addition, substraction, Logical AND, Logical OR, Logical Negation <br />
    Addition support Cin and Cout, with additional but for Cout <br />
	
![C program ALU addition output](alu_c.png)
 
## ALU code in Verilog

![ALU Diagram](alu_diag.jpg)

* File name: <br />
    DUT: alu.v <br />
    TB : alu_test_2.v <br />

* 4-bit ALU design in Behavioural Verilog with addition, substraction, Logical AND, Logical OR and Negation  
    Output as 4-bit Result with NCZV bits.
    N-Negative output
    C-Carry out bit set
    Z-Zero output
    V-Overflow 
     
![ALU TB waveform](alu_tb_Waveform.png)
