{"Source Block": ["hdl/library/common/up_gt.v@308:318@HdlIdDef", "  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n  reg             rx_sync_m2 = 'd0;\n  reg             rx_sync = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@307:317", "  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n  reg             rx_sync_m2 = 'd0;\n"], ["hdl/library/common/up_gt.v@312:322", "  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n  reg             rx_sync_m2 = 'd0;\n  reg             rx_sync = 'd0;\n  reg             tx_sysref_m1 = 'd0;\n  reg             tx_sysref_m2 = 'd0;\n  reg             tx_sysref_m3 = 'd0;\n  reg             tx_sysref = 'd0;\n"], ["hdl/library/common/up_gt.v@306:316", "  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n"], ["hdl/library/common/up_gt.v@309:319", "  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n  reg             rx_sync_m2 = 'd0;\n  reg             rx_sync = 'd0;\n  reg             tx_sysref_m1 = 'd0;\n"], ["hdl/library/common/up_gt.v@304:314", "  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n"], ["hdl/library/common/up_gt.v@311:321", "  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n  reg             rx_sync_m2 = 'd0;\n  reg             rx_sync = 'd0;\n  reg             tx_sysref_m1 = 'd0;\n  reg             tx_sysref_m2 = 'd0;\n  reg             tx_sysref_m3 = 'd0;\n"], ["hdl/library/common/up_gt.v@305:315", "  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n"]], "Diff Content": {"Delete": [[313, "  reg             rx_sysref_m2 = 'd0;\n"]], "Add": []}}