/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_GICD
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NOC_GICD.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NOC_GICD
 *
 * CMSIS Peripheral Access Layer for NOC_GICD
 */

#if !defined(PERI_NOC_GICD_H_)
#define PERI_NOC_GICD_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_GICD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICD_Peripheral_Access_Layer NOC_GICD Peripheral Access Layer
 * @{
 */

/** NOC_GICD - Register Layout Typedef */
typedef struct {
  __IO uint32_t GICD_CTLR;                         /**< GICD_CTLR, offset: 0x0 */
  __I  uint32_t GICD_TYPER;                        /**< GICD_TYPER, offset: 0x4 */
  __I  uint32_t GICD_IIDR;                         /**< GICD_IIDR, offset: 0x8 */
  __I  uint32_t GICD_TYPER2;                       /**< GICD_TYPER2, offset: 0xC */
  __I  uint32_t GICD_STATUSR;                      /**< GICD_STATUSR, offset: 0x10 */
       uint8_t RESERVED_0[12];
  __IO uint32_t GICD_FCTLR;                        /**< GICD_FCTLR, offset: 0x20 */
  __IO uint32_t GICD_SAC;                          /**< GICD_SAC, offset: 0x24 */
       uint8_t RESERVED_1[8];
  __IO uint32_t GICD_FCTLR2;                       /**< GICD_FCTLR2, offset: 0x30 */
  __IO uint32_t GICD_UTILR;                        /**< GICD_UTILR, offset: 0x34 */
  __IO uint32_t GICD_FCTLR3;                       /**< GICD_FCTLR3, offset: 0x38 */
       uint8_t RESERVED_2[4];
  __O  uint32_t GICD_SETSPI_NSR;                   /**< GICD_SETSPI_NSR, offset: 0x40 */
       uint8_t RESERVED_3[4];
  __O  uint32_t GICD_CLRSPI_NSR;                   /**< GICD_CLRSPI_NSR, offset: 0x48 */
       uint8_t RESERVED_4[4];
  __O  uint32_t GICD_SETSPI_SR;                    /**< GICD_SETSPI_SR, offset: 0x50 */
       uint8_t RESERVED_5[4];
  __O  uint32_t GICD_CLRSPI_SR;                    /**< GICD_CLRSPI_SR, offset: 0x58 */
       uint8_t RESERVED_6[40];
  __IO uint32_t GICD_IGROUPR1;                     /**< GICD_IGROUPR1, offset: 0x84 */
  __IO uint32_t GICD_IGROUPR2;                     /**< GICD_IGROUPR2, offset: 0x88 */
  __IO uint32_t GICD_IGROUPR3;                     /**< GICD_IGROUPR3, offset: 0x8C */
  __IO uint32_t GICD_IGROUPR4;                     /**< GICD_IGROUPR4, offset: 0x90 */
  __IO uint32_t GICD_IGROUPR5;                     /**< GICD_IGROUPR5, offset: 0x94 */
  __IO uint32_t GICD_IGROUPR6;                     /**< GICD_IGROUPR6, offset: 0x98 */
  __IO uint32_t GICD_IGROUPR7;                     /**< GICD_IGROUPR7, offset: 0x9C */
  __IO uint32_t GICD_IGROUPR8;                     /**< GICD_IGROUPR8, offset: 0xA0 */
  __IO uint32_t GICD_IGROUPR9;                     /**< GICD_IGROUPR9, offset: 0xA4 */
  __IO uint32_t GICD_IGROUPR10;                    /**< GICD_IGROUPR10, offset: 0xA8 */
  __IO uint32_t GICD_IGROUPR11;                    /**< GICD_IGROUPR11, offset: 0xAC */
  __IO uint32_t GICD_IGROUPR12;                    /**< GICD_IGROUPR12, offset: 0xB0 */
       uint8_t RESERVED_7[80];
  __IO uint32_t GICD_ISENABLER1;                   /**< GICD_ISENABLER1, offset: 0x104 */
  __IO uint32_t GICD_ISENABLER2;                   /**< GICD_ISENABLER2, offset: 0x108 */
  __IO uint32_t GICD_ISENABLER3;                   /**< GICD_ISENABLER3, offset: 0x10C */
  __IO uint32_t GICD_ISENABLER4;                   /**< GICD_ISENABLER4, offset: 0x110 */
  __IO uint32_t GICD_ISENABLER5;                   /**< GICD_ISENABLER5, offset: 0x114 */
  __IO uint32_t GICD_ISENABLER6;                   /**< GICD_ISENABLER6, offset: 0x118 */
  __IO uint32_t GICD_ISENABLER7;                   /**< GICD_ISENABLER7, offset: 0x11C */
  __IO uint32_t GICD_ISENABLER8;                   /**< GICD_ISENABLER8, offset: 0x120 */
  __IO uint32_t GICD_ISENABLER9;                   /**< GICD_ISENABLER9, offset: 0x124 */
  __IO uint32_t GICD_ISENABLER10;                  /**< GICD_ISENABLER10, offset: 0x128 */
  __IO uint32_t GICD_ISENABLER11;                  /**< GICD_ISENABLER11, offset: 0x12C */
  __IO uint32_t GICD_ISENABLER12;                  /**< GICD_ISENABLER12, offset: 0x130 */
       uint8_t RESERVED_8[80];
  __IO uint32_t GICD_ICENABLER1;                   /**< GICD_ICENABLER1, offset: 0x184 */
  __IO uint32_t GICD_ICENABLER2;                   /**< GICD_ICENABLER2, offset: 0x188 */
  __IO uint32_t GICD_ICENABLER3;                   /**< GICD_ICENABLER3, offset: 0x18C */
  __IO uint32_t GICD_ICENABLER4;                   /**< GICD_ICENABLER4, offset: 0x190 */
  __IO uint32_t GICD_ICENABLER5;                   /**< GICD_ICENABLER5, offset: 0x194 */
  __IO uint32_t GICD_ICENABLER6;                   /**< GICD_ICENABLER6, offset: 0x198 */
  __IO uint32_t GICD_ICENABLER7;                   /**< GICD_ICENABLER7, offset: 0x19C */
  __IO uint32_t GICD_ICENABLER8;                   /**< GICD_ICENABLER8, offset: 0x1A0 */
  __IO uint32_t GICD_ICENABLER9;                   /**< GICD_ICENABLER9, offset: 0x1A4 */
  __IO uint32_t GICD_ICENABLER10;                  /**< GICD_ICENABLER10, offset: 0x1A8 */
  __IO uint32_t GICD_ICENABLER11;                  /**< GICD_ICENABLER11, offset: 0x1AC */
  __IO uint32_t GICD_ICENABLER12;                  /**< GICD_ICENABLER12, offset: 0x1B0 */
       uint8_t RESERVED_9[80];
  __IO uint32_t GICD_ISPENDR1;                     /**< GICD_ISPENDR1, offset: 0x204 */
  __IO uint32_t GICD_ISPENDR2;                     /**< GICD_ISPENDR2, offset: 0x208 */
  __IO uint32_t GICD_ISPENDR3;                     /**< GICD_ISPENDR3, offset: 0x20C */
  __IO uint32_t GICD_ISPENDR4;                     /**< GICD_ISPENDR4, offset: 0x210 */
  __IO uint32_t GICD_ISPENDR5;                     /**< GICD_ISPENDR5, offset: 0x214 */
  __IO uint32_t GICD_ISPENDR6;                     /**< GICD_ISPENDR6, offset: 0x218 */
  __IO uint32_t GICD_ISPENDR7;                     /**< GICD_ISPENDR7, offset: 0x21C */
  __IO uint32_t GICD_ISPENDR8;                     /**< GICD_ISPENDR8, offset: 0x220 */
  __IO uint32_t GICD_ISPENDR9;                     /**< GICD_ISPENDR9, offset: 0x224 */
  __IO uint32_t GICD_ISPENDR10;                    /**< GICD_ISPENDR10, offset: 0x228 */
  __IO uint32_t GICD_ISPENDR11;                    /**< GICD_ISPENDR11, offset: 0x22C */
  __IO uint32_t GICD_ISPENDR12;                    /**< GICD_ISPENDR12, offset: 0x230 */
       uint8_t RESERVED_10[80];
  __IO uint32_t GICD_ICPENDR1;                     /**< GICD_ICPENDR1, offset: 0x284 */
  __IO uint32_t GICD_ICPENDR2;                     /**< GICD_ICPENDR2, offset: 0x288 */
  __IO uint32_t GICD_ICPENDR3;                     /**< GICD_ICPENDR3, offset: 0x28C */
  __IO uint32_t GICD_ICPENDR4;                     /**< GICD_ICPENDR4, offset: 0x290 */
  __IO uint32_t GICD_ICPENDR5;                     /**< GICD_ICPENDR5, offset: 0x294 */
  __IO uint32_t GICD_ICPENDR6;                     /**< GICD_ICPENDR6, offset: 0x298 */
  __IO uint32_t GICD_ICPENDR7;                     /**< GICD_ICPENDR7, offset: 0x29C */
  __IO uint32_t GICD_ICPENDR8;                     /**< GICD_ICPENDR8, offset: 0x2A0 */
  __IO uint32_t GICD_ICPENDR9;                     /**< GICD_ICPENDR9, offset: 0x2A4 */
  __IO uint32_t GICD_ICPENDR10;                    /**< GICD_ICPENDR10, offset: 0x2A8 */
  __IO uint32_t GICD_ICPENDR11;                    /**< GICD_ICPENDR11, offset: 0x2AC */
  __IO uint32_t GICD_ICPENDR12;                    /**< GICD_ICPENDR12, offset: 0x2B0 */
       uint8_t RESERVED_11[80];
  __IO uint32_t GICD_ISACTIVER1;                   /**< GICD_ISACTIVER1, offset: 0x304 */
  __IO uint32_t GICD_ISACTIVER2;                   /**< GICD_ISACTIVER2, offset: 0x308 */
  __IO uint32_t GICD_ISACTIVER3;                   /**< GICD_ISACTIVER3, offset: 0x30C */
  __IO uint32_t GICD_ISACTIVER4;                   /**< GICD_ISACTIVER4, offset: 0x310 */
  __IO uint32_t GICD_ISACTIVER5;                   /**< GICD_ISACTIVER5, offset: 0x314 */
  __IO uint32_t GICD_ISACTIVER6;                   /**< GICD_ISACTIVER6, offset: 0x318 */
  __IO uint32_t GICD_ISACTIVER7;                   /**< GICD_ISACTIVER7, offset: 0x31C */
  __IO uint32_t GICD_ISACTIVER8;                   /**< GICD_ISACTIVER8, offset: 0x320 */
  __IO uint32_t GICD_ISACTIVER9;                   /**< GICD_ISACTIVER9, offset: 0x324 */
  __IO uint32_t GICD_ISACTIVER10;                  /**< GICD_ISACTIVER10, offset: 0x328 */
  __IO uint32_t GICD_ISACTIVER11;                  /**< GICD_ISACTIVER11, offset: 0x32C */
  __IO uint32_t GICD_ISACTIVER12;                  /**< GICD_ISACTIVER12, offset: 0x330 */
       uint8_t RESERVED_12[80];
  __IO uint32_t GICD_ICACTIVER1;                   /**< GICD_ICACTIVER1, offset: 0x384 */
  __IO uint32_t GICD_ICACTIVER2;                   /**< GICD_ICACTIVER2, offset: 0x388 */
  __IO uint32_t GICD_ICACTIVER3;                   /**< GICD_ICACTIVER3, offset: 0x38C */
  __IO uint32_t GICD_ICACTIVER4;                   /**< GICD_ICACTIVER4, offset: 0x390 */
  __IO uint32_t GICD_ICACTIVER5;                   /**< GICD_ICACTIVER5, offset: 0x394 */
  __IO uint32_t GICD_ICACTIVER6;                   /**< GICD_ICACTIVER6, offset: 0x398 */
  __IO uint32_t GICD_ICACTIVER7;                   /**< GICD_ICACTIVER7, offset: 0x39C */
  __IO uint32_t GICD_ICACTIVER8;                   /**< GICD_ICACTIVER8, offset: 0x3A0 */
  __IO uint32_t GICD_ICACTIVER9;                   /**< GICD_ICACTIVER9, offset: 0x3A4 */
  __IO uint32_t GICD_ICACTIVER10;                  /**< GICD_ICACTIVER10, offset: 0x3A8 */
  __IO uint32_t GICD_ICACTIVER11;                  /**< GICD_ICACTIVER11, offset: 0x3AC */
  __IO uint32_t GICD_ICACTIVER12;                  /**< GICD_ICACTIVER12, offset: 0x3B0 */
       uint8_t RESERVED_13[108];
  __IO uint32_t GICD_IPRIORITYR8;                  /**< GICD_IPRIORITYR8, offset: 0x420 */
  __IO uint32_t GICD_IPRIORITYR9;                  /**< GICD_IPRIORITYR9, offset: 0x424 */
  __IO uint32_t GICD_IPRIORITYR10;                 /**< GICD_IPRIORITYR10, offset: 0x428 */
  __IO uint32_t GICD_IPRIORITYR11;                 /**< GICD_IPRIORITYR11, offset: 0x42C */
  __IO uint32_t GICD_IPRIORITYR12;                 /**< GICD_IPRIORITYR12, offset: 0x430 */
  __IO uint32_t GICD_IPRIORITYR13;                 /**< GICD_IPRIORITYR13, offset: 0x434 */
  __IO uint32_t GICD_IPRIORITYR14;                 /**< GICD_IPRIORITYR14, offset: 0x438 */
  __IO uint32_t GICD_IPRIORITYR15;                 /**< GICD_IPRIORITYR15, offset: 0x43C */
  __IO uint32_t GICD_IPRIORITYR16;                 /**< GICD_IPRIORITYR16, offset: 0x440 */
  __IO uint32_t GICD_IPRIORITYR17;                 /**< GICD_IPRIORITYR17, offset: 0x444 */
  __IO uint32_t GICD_IPRIORITYR18;                 /**< GICD_IPRIORITYR18, offset: 0x448 */
  __IO uint32_t GICD_IPRIORITYR19;                 /**< GICD_IPRIORITYR19, offset: 0x44C */
  __IO uint32_t GICD_IPRIORITYR20;                 /**< GICD_IPRIORITYR20, offset: 0x450 */
  __IO uint32_t GICD_IPRIORITYR21;                 /**< GICD_IPRIORITYR21, offset: 0x454 */
  __IO uint32_t GICD_IPRIORITYR22;                 /**< GICD_IPRIORITYR22, offset: 0x458 */
  __IO uint32_t GICD_IPRIORITYR23;                 /**< GICD_IPRIORITYR23, offset: 0x45C */
  __IO uint32_t GICD_IPRIORITYR24;                 /**< GICD_IPRIORITYR24, offset: 0x460 */
  __IO uint32_t GICD_IPRIORITYR25;                 /**< GICD_IPRIORITYR25, offset: 0x464 */
  __IO uint32_t GICD_IPRIORITYR26;                 /**< GICD_IPRIORITYR26, offset: 0x468 */
  __IO uint32_t GICD_IPRIORITYR27;                 /**< GICD_IPRIORITYR27, offset: 0x46C */
  __IO uint32_t GICD_IPRIORITYR28;                 /**< GICD_IPRIORITYR28, offset: 0x470 */
  __IO uint32_t GICD_IPRIORITYR29;                 /**< GICD_IPRIORITYR29, offset: 0x474 */
  __IO uint32_t GICD_IPRIORITYR30;                 /**< GICD_IPRIORITYR30, offset: 0x478 */
  __IO uint32_t GICD_IPRIORITYR31;                 /**< GICD_IPRIORITYR31, offset: 0x47C */
  __IO uint32_t GICD_IPRIORITYR32;                 /**< GICD_IPRIORITYR32, offset: 0x480 */
  __IO uint32_t GICD_IPRIORITYR33;                 /**< GICD_IPRIORITYR33, offset: 0x484 */
  __IO uint32_t GICD_IPRIORITYR34;                 /**< GICD_IPRIORITYR34, offset: 0x488 */
  __IO uint32_t GICD_IPRIORITYR35;                 /**< GICD_IPRIORITYR35, offset: 0x48C */
  __IO uint32_t GICD_IPRIORITYR36;                 /**< GICD_IPRIORITYR36, offset: 0x490 */
  __IO uint32_t GICD_IPRIORITYR37;                 /**< GICD_IPRIORITYR37, offset: 0x494 */
  __IO uint32_t GICD_IPRIORITYR38;                 /**< GICD_IPRIORITYR38, offset: 0x498 */
  __IO uint32_t GICD_IPRIORITYR39;                 /**< GICD_IPRIORITYR39, offset: 0x49C */
  __IO uint32_t GICD_IPRIORITYR40;                 /**< GICD_IPRIORITYR40, offset: 0x4A0 */
  __IO uint32_t GICD_IPRIORITYR41;                 /**< GICD_IPRIORITYR41, offset: 0x4A4 */
  __IO uint32_t GICD_IPRIORITYR42;                 /**< GICD_IPRIORITYR42, offset: 0x4A8 */
  __IO uint32_t GICD_IPRIORITYR43;                 /**< GICD_IPRIORITYR43, offset: 0x4AC */
  __IO uint32_t GICD_IPRIORITYR44;                 /**< GICD_IPRIORITYR44, offset: 0x4B0 */
  __IO uint32_t GICD_IPRIORITYR45;                 /**< GICD_IPRIORITYR45, offset: 0x4B4 */
  __IO uint32_t GICD_IPRIORITYR46;                 /**< GICD_IPRIORITYR46, offset: 0x4B8 */
  __IO uint32_t GICD_IPRIORITYR47;                 /**< GICD_IPRIORITYR47, offset: 0x4BC */
  __IO uint32_t GICD_IPRIORITYR48;                 /**< GICD_IPRIORITYR48, offset: 0x4C0 */
  __IO uint32_t GICD_IPRIORITYR49;                 /**< GICD_IPRIORITYR49, offset: 0x4C4 */
  __IO uint32_t GICD_IPRIORITYR50;                 /**< GICD_IPRIORITYR50, offset: 0x4C8 */
  __IO uint32_t GICD_IPRIORITYR51;                 /**< GICD_IPRIORITYR51, offset: 0x4CC */
  __IO uint32_t GICD_IPRIORITYR52;                 /**< GICD_IPRIORITYR52, offset: 0x4D0 */
  __IO uint32_t GICD_IPRIORITYR53;                 /**< GICD_IPRIORITYR53, offset: 0x4D4 */
  __IO uint32_t GICD_IPRIORITYR54;                 /**< GICD_IPRIORITYR54, offset: 0x4D8 */
  __IO uint32_t GICD_IPRIORITYR55;                 /**< GICD_IPRIORITYR55, offset: 0x4DC */
  __IO uint32_t GICD_IPRIORITYR56;                 /**< GICD_IPRIORITYR56, offset: 0x4E0 */
  __IO uint32_t GICD_IPRIORITYR57;                 /**< GICD_IPRIORITYR57, offset: 0x4E4 */
  __IO uint32_t GICD_IPRIORITYR58;                 /**< GICD_IPRIORITYR58, offset: 0x4E8 */
  __IO uint32_t GICD_IPRIORITYR59;                 /**< GICD_IPRIORITYR59, offset: 0x4EC */
  __IO uint32_t GICD_IPRIORITYR60;                 /**< GICD_IPRIORITYR60, offset: 0x4F0 */
  __IO uint32_t GICD_IPRIORITYR61;                 /**< GICD_IPRIORITYR61, offset: 0x4F4 */
  __IO uint32_t GICD_IPRIORITYR62;                 /**< GICD_IPRIORITYR62, offset: 0x4F8 */
  __IO uint32_t GICD_IPRIORITYR63;                 /**< GICD_IPRIORITYR63, offset: 0x4FC */
  __IO uint32_t GICD_IPRIORITYR64;                 /**< GICD_IPRIORITYR64, offset: 0x500 */
  __IO uint32_t GICD_IPRIORITYR65;                 /**< GICD_IPRIORITYR65, offset: 0x504 */
  __IO uint32_t GICD_IPRIORITYR66;                 /**< GICD_IPRIORITYR66, offset: 0x508 */
  __IO uint32_t GICD_IPRIORITYR67;                 /**< GICD_IPRIORITYR67, offset: 0x50C */
  __IO uint32_t GICD_IPRIORITYR68;                 /**< GICD_IPRIORITYR68, offset: 0x510 */
  __IO uint32_t GICD_IPRIORITYR69;                 /**< GICD_IPRIORITYR69, offset: 0x514 */
  __IO uint32_t GICD_IPRIORITYR70;                 /**< GICD_IPRIORITYR70, offset: 0x518 */
  __IO uint32_t GICD_IPRIORITYR71;                 /**< GICD_IPRIORITYR71, offset: 0x51C */
  __IO uint32_t GICD_IPRIORITYR72;                 /**< GICD_IPRIORITYR72, offset: 0x520 */
  __IO uint32_t GICD_IPRIORITYR73;                 /**< GICD_IPRIORITYR73, offset: 0x524 */
  __IO uint32_t GICD_IPRIORITYR74;                 /**< GICD_IPRIORITYR74, offset: 0x528 */
  __IO uint32_t GICD_IPRIORITYR75;                 /**< GICD_IPRIORITYR75, offset: 0x52C */
  __IO uint32_t GICD_IPRIORITYR76;                 /**< GICD_IPRIORITYR76, offset: 0x530 */
  __IO uint32_t GICD_IPRIORITYR77;                 /**< GICD_IPRIORITYR77, offset: 0x534 */
  __IO uint32_t GICD_IPRIORITYR78;                 /**< GICD_IPRIORITYR78, offset: 0x538 */
  __IO uint32_t GICD_IPRIORITYR79;                 /**< GICD_IPRIORITYR79, offset: 0x53C */
  __IO uint32_t GICD_IPRIORITYR80;                 /**< GICD_IPRIORITYR80, offset: 0x540 */
  __IO uint32_t GICD_IPRIORITYR81;                 /**< GICD_IPRIORITYR81, offset: 0x544 */
  __IO uint32_t GICD_IPRIORITYR82;                 /**< GICD_IPRIORITYR82, offset: 0x548 */
  __IO uint32_t GICD_IPRIORITYR83;                 /**< GICD_IPRIORITYR83, offset: 0x54C */
  __IO uint32_t GICD_IPRIORITYR84;                 /**< GICD_IPRIORITYR84, offset: 0x550 */
  __IO uint32_t GICD_IPRIORITYR85;                 /**< GICD_IPRIORITYR85, offset: 0x554 */
  __IO uint32_t GICD_IPRIORITYR86;                 /**< GICD_IPRIORITYR86, offset: 0x558 */
  __IO uint32_t GICD_IPRIORITYR87;                 /**< GICD_IPRIORITYR87, offset: 0x55C */
  __IO uint32_t GICD_IPRIORITYR88;                 /**< GICD_IPRIORITYR88, offset: 0x560 */
  __IO uint32_t GICD_IPRIORITYR89;                 /**< GICD_IPRIORITYR89, offset: 0x564 */
  __IO uint32_t GICD_IPRIORITYR90;                 /**< GICD_IPRIORITYR90, offset: 0x568 */
  __IO uint32_t GICD_IPRIORITYR91;                 /**< GICD_IPRIORITYR91, offset: 0x56C */
  __IO uint32_t GICD_IPRIORITYR92;                 /**< GICD_IPRIORITYR92, offset: 0x570 */
  __IO uint32_t GICD_IPRIORITYR93;                 /**< GICD_IPRIORITYR93, offset: 0x574 */
  __IO uint32_t GICD_IPRIORITYR94;                 /**< GICD_IPRIORITYR94, offset: 0x578 */
  __IO uint32_t GICD_IPRIORITYR95;                 /**< GICD_IPRIORITYR95, offset: 0x57C */
  __IO uint32_t GICD_IPRIORITYR96;                 /**< GICD_IPRIORITYR96, offset: 0x580 */
  __IO uint32_t GICD_IPRIORITYR97;                 /**< GICD_IPRIORITYR97, offset: 0x584 */
  __IO uint32_t GICD_IPRIORITYR98;                 /**< GICD_IPRIORITYR98, offset: 0x588 */
  __IO uint32_t GICD_IPRIORITYR99;                 /**< GICD_IPRIORITYR99, offset: 0x58C */
  __IO uint32_t GICD_IPRIORITYR100;                /**< GICD_IPRIORITYR100, offset: 0x590 */
  __IO uint32_t GICD_IPRIORITYR101;                /**< GICD_IPRIORITYR101, offset: 0x594 */
  __IO uint32_t GICD_IPRIORITYR102;                /**< GICD_IPRIORITYR102, offset: 0x598 */
  __IO uint32_t GICD_IPRIORITYR103;                /**< GICD_IPRIORITYR103, offset: 0x59C */
       uint8_t RESERVED_14[1640];
  __IO uint32_t GICD_ICFGR2;                       /**< GICD_ICFGR2, offset: 0xC08 */
  __IO uint32_t GICD_ICFGR3;                       /**< GICD_ICFGR3, offset: 0xC0C */
  __IO uint32_t GICD_ICFGR4;                       /**< GICD_ICFGR4, offset: 0xC10 */
  __IO uint32_t GICD_ICFGR5;                       /**< GICD_ICFGR5, offset: 0xC14 */
  __IO uint32_t GICD_ICFGR6;                       /**< GICD_ICFGR6, offset: 0xC18 */
  __IO uint32_t GICD_ICFGR7;                       /**< GICD_ICFGR7, offset: 0xC1C */
  __IO uint32_t GICD_ICFGR8;                       /**< GICD_ICFGR8, offset: 0xC20 */
  __IO uint32_t GICD_ICFGR9;                       /**< GICD_ICFGR9, offset: 0xC24 */
  __IO uint32_t GICD_ICFGR10;                      /**< GICD_ICFGR10, offset: 0xC28 */
  __IO uint32_t GICD_ICFGR11;                      /**< GICD_ICFGR11, offset: 0xC2C */
  __IO uint32_t GICD_ICFGR12;                      /**< GICD_ICFGR12, offset: 0xC30 */
  __IO uint32_t GICD_ICFGR13;                      /**< GICD_ICFGR13, offset: 0xC34 */
  __IO uint32_t GICD_ICFGR14;                      /**< GICD_ICFGR14, offset: 0xC38 */
  __IO uint32_t GICD_ICFGR15;                      /**< GICD_ICFGR15, offset: 0xC3C */
  __IO uint32_t GICD_ICFGR16;                      /**< GICD_ICFGR16, offset: 0xC40 */
  __IO uint32_t GICD_ICFGR17;                      /**< GICD_ICFGR17, offset: 0xC44 */
  __IO uint32_t GICD_ICFGR18;                      /**< GICD_ICFGR18, offset: 0xC48 */
  __IO uint32_t GICD_ICFGR19;                      /**< GICD_ICFGR19, offset: 0xC4C */
  __IO uint32_t GICD_ICFGR20;                      /**< GICD_ICFGR20, offset: 0xC50 */
  __IO uint32_t GICD_ICFGR21;                      /**< GICD_ICFGR21, offset: 0xC54 */
  __IO uint32_t GICD_ICFGR22;                      /**< GICD_ICFGR22, offset: 0xC58 */
  __IO uint32_t GICD_ICFGR23;                      /**< GICD_ICFGR23, offset: 0xC5C */
  __IO uint32_t GICD_ICFGR24;                      /**< GICD_ICFGR24, offset: 0xC60 */
  __IO uint32_t GICD_ICFGR25;                      /**< GICD_ICFGR25, offset: 0xC64 */
       uint8_t RESERVED_15[156];
  __IO uint32_t GICD_IGRPMODR1;                    /**< GICD_IGRPMODR1, offset: 0xD04 */
  __IO uint32_t GICD_IGRPMODR2;                    /**< GICD_IGRPMODR2, offset: 0xD08 */
  __IO uint32_t GICD_IGRPMODR3;                    /**< GICD_IGRPMODR3, offset: 0xD0C */
  __IO uint32_t GICD_IGRPMODR4;                    /**< GICD_IGRPMODR4, offset: 0xD10 */
  __IO uint32_t GICD_IGRPMODR5;                    /**< GICD_IGRPMODR5, offset: 0xD14 */
  __IO uint32_t GICD_IGRPMODR6;                    /**< GICD_IGRPMODR6, offset: 0xD18 */
  __IO uint32_t GICD_IGRPMODR7;                    /**< GICD_IGRPMODR7, offset: 0xD1C */
  __IO uint32_t GICD_IGRPMODR8;                    /**< GICD_IGRPMODR8, offset: 0xD20 */
  __IO uint32_t GICD_IGRPMODR9;                    /**< GICD_IGRPMODR9, offset: 0xD24 */
  __IO uint32_t GICD_IGRPMODR10;                   /**< GICD_IGRPMODR10, offset: 0xD28 */
  __IO uint32_t GICD_IGRPMODR11;                   /**< GICD_IGRPMODR11, offset: 0xD2C */
  __IO uint32_t GICD_IGRPMODR12;                   /**< GICD_IGRPMODR12, offset: 0xD30 */
       uint8_t RESERVED_16[212];
  __IO uint32_t GICD_NSACR2;                       /**< GICD_NSACR2, offset: 0xE08 */
  __IO uint32_t GICD_NSACR3;                       /**< GICD_NSACR3, offset: 0xE0C */
  __IO uint32_t GICD_NSACR4;                       /**< GICD_NSACR4, offset: 0xE10 */
  __IO uint32_t GICD_NSACR5;                       /**< GICD_NSACR5, offset: 0xE14 */
  __IO uint32_t GICD_NSACR6;                       /**< GICD_NSACR6, offset: 0xE18 */
  __IO uint32_t GICD_NSACR7;                       /**< GICD_NSACR7, offset: 0xE1C */
  __IO uint32_t GICD_NSACR8;                       /**< GICD_NSACR8, offset: 0xE20 */
  __IO uint32_t GICD_NSACR9;                       /**< GICD_NSACR9, offset: 0xE24 */
  __IO uint32_t GICD_NSACR10;                      /**< GICD_NSACR10, offset: 0xE28 */
  __IO uint32_t GICD_NSACR11;                      /**< GICD_NSACR11, offset: 0xE2C */
  __IO uint32_t GICD_NSACR12;                      /**< GICD_NSACR12, offset: 0xE30 */
  __IO uint32_t GICD_NSACR13;                      /**< GICD_NSACR13, offset: 0xE34 */
  __IO uint32_t GICD_NSACR14;                      /**< GICD_NSACR14, offset: 0xE38 */
  __IO uint32_t GICD_NSACR15;                      /**< GICD_NSACR15, offset: 0xE3C */
  __IO uint32_t GICD_NSACR16;                      /**< GICD_NSACR16, offset: 0xE40 */
  __IO uint32_t GICD_NSACR17;                      /**< GICD_NSACR17, offset: 0xE44 */
  __IO uint32_t GICD_NSACR18;                      /**< GICD_NSACR18, offset: 0xE48 */
  __IO uint32_t GICD_NSACR19;                      /**< GICD_NSACR19, offset: 0xE4C */
  __IO uint32_t GICD_NSACR20;                      /**< GICD_NSACR20, offset: 0xE50 */
  __IO uint32_t GICD_NSACR21;                      /**< GICD_NSACR21, offset: 0xE54 */
  __IO uint32_t GICD_NSACR22;                      /**< GICD_NSACR22, offset: 0xE58 */
  __IO uint32_t GICD_NSACR23;                      /**< GICD_NSACR23, offset: 0xE5C */
  __IO uint32_t GICD_NSACR24;                      /**< GICD_NSACR24, offset: 0xE60 */
  __IO uint32_t GICD_NSACR25;                      /**< GICD_NSACR25, offset: 0xE64 */
       uint8_t RESERVED_17[21144];
  __IO uint64_t GICD_IROUTER32;                    /**< GICD_IROUTER32, offset: 0x6100 */
  __IO uint64_t GICD_IROUTER33;                    /**< GICD_IROUTER33, offset: 0x6108 */
  __IO uint64_t GICD_IROUTER34;                    /**< GICD_IROUTER34, offset: 0x6110 */
  __IO uint64_t GICD_IROUTER35;                    /**< GICD_IROUTER35, offset: 0x6118 */
  __IO uint64_t GICD_IROUTER36;                    /**< GICD_IROUTER36, offset: 0x6120 */
  __IO uint64_t GICD_IROUTER37;                    /**< GICD_IROUTER37, offset: 0x6128 */
  __IO uint64_t GICD_IROUTER38;                    /**< GICD_IROUTER38, offset: 0x6130 */
  __IO uint64_t GICD_IROUTER39;                    /**< GICD_IROUTER39, offset: 0x6138 */
  __IO uint64_t GICD_IROUTER40;                    /**< GICD_IROUTER40, offset: 0x6140 */
  __IO uint64_t GICD_IROUTER41;                    /**< GICD_IROUTER41, offset: 0x6148 */
  __IO uint64_t GICD_IROUTER42;                    /**< GICD_IROUTER42, offset: 0x6150 */
  __IO uint64_t GICD_IROUTER43;                    /**< GICD_IROUTER43, offset: 0x6158 */
  __IO uint64_t GICD_IROUTER44;                    /**< GICD_IROUTER44, offset: 0x6160 */
  __IO uint64_t GICD_IROUTER45;                    /**< GICD_IROUTER45, offset: 0x6168 */
  __IO uint64_t GICD_IROUTER46;                    /**< GICD_IROUTER46, offset: 0x6170 */
  __IO uint64_t GICD_IROUTER47;                    /**< GICD_IROUTER47, offset: 0x6178 */
  __IO uint64_t GICD_IROUTER48;                    /**< GICD_IROUTER48, offset: 0x6180 */
  __IO uint64_t GICD_IROUTER49;                    /**< GICD_IROUTER49, offset: 0x6188 */
  __IO uint64_t GICD_IROUTER50;                    /**< GICD_IROUTER50, offset: 0x6190 */
  __IO uint64_t GICD_IROUTER51;                    /**< GICD_IROUTER51, offset: 0x6198 */
  __IO uint64_t GICD_IROUTER52;                    /**< GICD_IROUTER52, offset: 0x61A0 */
  __IO uint64_t GICD_IROUTER53;                    /**< GICD_IROUTER53, offset: 0x61A8 */
  __IO uint64_t GICD_IROUTER54;                    /**< GICD_IROUTER54, offset: 0x61B0 */
  __IO uint64_t GICD_IROUTER55;                    /**< GICD_IROUTER55, offset: 0x61B8 */
  __IO uint64_t GICD_IROUTER56;                    /**< GICD_IROUTER56, offset: 0x61C0 */
  __IO uint64_t GICD_IROUTER57;                    /**< GICD_IROUTER57, offset: 0x61C8 */
  __IO uint64_t GICD_IROUTER58;                    /**< GICD_IROUTER58, offset: 0x61D0 */
  __IO uint64_t GICD_IROUTER59;                    /**< GICD_IROUTER59, offset: 0x61D8 */
  __IO uint64_t GICD_IROUTER60;                    /**< GICD_IROUTER60, offset: 0x61E0 */
  __IO uint64_t GICD_IROUTER61;                    /**< GICD_IROUTER61, offset: 0x61E8 */
  __IO uint64_t GICD_IROUTER62;                    /**< GICD_IROUTER62, offset: 0x61F0 */
  __IO uint64_t GICD_IROUTER63;                    /**< GICD_IROUTER63, offset: 0x61F8 */
  __IO uint64_t GICD_IROUTER64;                    /**< GICD_IROUTER64, offset: 0x6200 */
  __IO uint64_t GICD_IROUTER65;                    /**< GICD_IROUTER65, offset: 0x6208 */
  __IO uint64_t GICD_IROUTER66;                    /**< GICD_IROUTER66, offset: 0x6210 */
  __IO uint64_t GICD_IROUTER67;                    /**< GICD_IROUTER67, offset: 0x6218 */
  __IO uint64_t GICD_IROUTER68;                    /**< GICD_IROUTER68, offset: 0x6220 */
  __IO uint64_t GICD_IROUTER69;                    /**< GICD_IROUTER69, offset: 0x6228 */
  __IO uint64_t GICD_IROUTER70;                    /**< GICD_IROUTER70, offset: 0x6230 */
  __IO uint64_t GICD_IROUTER71;                    /**< GICD_IROUTER71, offset: 0x6238 */
  __IO uint64_t GICD_IROUTER72;                    /**< GICD_IROUTER72, offset: 0x6240 */
  __IO uint64_t GICD_IROUTER73;                    /**< GICD_IROUTER73, offset: 0x6248 */
  __IO uint64_t GICD_IROUTER74;                    /**< GICD_IROUTER74, offset: 0x6250 */
  __IO uint64_t GICD_IROUTER75;                    /**< GICD_IROUTER75, offset: 0x6258 */
  __IO uint64_t GICD_IROUTER76;                    /**< GICD_IROUTER76, offset: 0x6260 */
  __IO uint64_t GICD_IROUTER77;                    /**< GICD_IROUTER77, offset: 0x6268 */
  __IO uint64_t GICD_IROUTER78;                    /**< GICD_IROUTER78, offset: 0x6270 */
  __IO uint64_t GICD_IROUTER79;                    /**< GICD_IROUTER79, offset: 0x6278 */
  __IO uint64_t GICD_IROUTER80;                    /**< GICD_IROUTER80, offset: 0x6280 */
  __IO uint64_t GICD_IROUTER81;                    /**< GICD_IROUTER81, offset: 0x6288 */
  __IO uint64_t GICD_IROUTER82;                    /**< GICD_IROUTER82, offset: 0x6290 */
  __IO uint64_t GICD_IROUTER83;                    /**< GICD_IROUTER83, offset: 0x6298 */
  __IO uint64_t GICD_IROUTER84;                    /**< GICD_IROUTER84, offset: 0x62A0 */
  __IO uint64_t GICD_IROUTER85;                    /**< GICD_IROUTER85, offset: 0x62A8 */
  __IO uint64_t GICD_IROUTER86;                    /**< GICD_IROUTER86, offset: 0x62B0 */
  __IO uint64_t GICD_IROUTER87;                    /**< GICD_IROUTER87, offset: 0x62B8 */
  __IO uint64_t GICD_IROUTER88;                    /**< GICD_IROUTER88, offset: 0x62C0 */
  __IO uint64_t GICD_IROUTER89;                    /**< GICD_IROUTER89, offset: 0x62C8 */
  __IO uint64_t GICD_IROUTER90;                    /**< GICD_IROUTER90, offset: 0x62D0 */
  __IO uint64_t GICD_IROUTER91;                    /**< GICD_IROUTER91, offset: 0x62D8 */
  __IO uint64_t GICD_IROUTER92;                    /**< GICD_IROUTER92, offset: 0x62E0 */
  __IO uint64_t GICD_IROUTER93;                    /**< GICD_IROUTER93, offset: 0x62E8 */
  __IO uint64_t GICD_IROUTER94;                    /**< GICD_IROUTER94, offset: 0x62F0 */
  __IO uint64_t GICD_IROUTER95;                    /**< GICD_IROUTER95, offset: 0x62F8 */
  __IO uint64_t GICD_IROUTER96;                    /**< GICD_IROUTER96, offset: 0x6300 */
  __IO uint64_t GICD_IROUTER97;                    /**< GICD_IROUTER97, offset: 0x6308 */
  __IO uint64_t GICD_IROUTER98;                    /**< GICD_IROUTER98, offset: 0x6310 */
  __IO uint64_t GICD_IROUTER99;                    /**< GICD_IROUTER99, offset: 0x6318 */
  __IO uint64_t GICD_IROUTER100;                   /**< GICD_IROUTER100, offset: 0x6320 */
  __IO uint64_t GICD_IROUTER101;                   /**< GICD_IROUTER101, offset: 0x6328 */
  __IO uint64_t GICD_IROUTER102;                   /**< GICD_IROUTER102, offset: 0x6330 */
  __IO uint64_t GICD_IROUTER103;                   /**< GICD_IROUTER103, offset: 0x6338 */
  __IO uint64_t GICD_IROUTER104;                   /**< GICD_IROUTER104, offset: 0x6340 */
  __IO uint64_t GICD_IROUTER105;                   /**< GICD_IROUTER105, offset: 0x6348 */
  __IO uint64_t GICD_IROUTER106;                   /**< GICD_IROUTER106, offset: 0x6350 */
  __IO uint64_t GICD_IROUTER107;                   /**< GICD_IROUTER107, offset: 0x6358 */
  __IO uint64_t GICD_IROUTER108;                   /**< GICD_IROUTER108, offset: 0x6360 */
  __IO uint64_t GICD_IROUTER109;                   /**< GICD_IROUTER109, offset: 0x6368 */
  __IO uint64_t GICD_IROUTER110;                   /**< GICD_IROUTER110, offset: 0x6370 */
  __IO uint64_t GICD_IROUTER111;                   /**< GICD_IROUTER111, offset: 0x6378 */
  __IO uint64_t GICD_IROUTER112;                   /**< GICD_IROUTER112, offset: 0x6380 */
  __IO uint64_t GICD_IROUTER113;                   /**< GICD_IROUTER113, offset: 0x6388 */
  __IO uint64_t GICD_IROUTER114;                   /**< GICD_IROUTER114, offset: 0x6390 */
  __IO uint64_t GICD_IROUTER115;                   /**< GICD_IROUTER115, offset: 0x6398 */
  __IO uint64_t GICD_IROUTER116;                   /**< GICD_IROUTER116, offset: 0x63A0 */
  __IO uint64_t GICD_IROUTER117;                   /**< GICD_IROUTER117, offset: 0x63A8 */
  __IO uint64_t GICD_IROUTER118;                   /**< GICD_IROUTER118, offset: 0x63B0 */
  __IO uint64_t GICD_IROUTER119;                   /**< GICD_IROUTER119, offset: 0x63B8 */
  __IO uint64_t GICD_IROUTER120;                   /**< GICD_IROUTER120, offset: 0x63C0 */
  __IO uint64_t GICD_IROUTER121;                   /**< GICD_IROUTER121, offset: 0x63C8 */
  __IO uint64_t GICD_IROUTER122;                   /**< GICD_IROUTER122, offset: 0x63D0 */
  __IO uint64_t GICD_IROUTER123;                   /**< GICD_IROUTER123, offset: 0x63D8 */
  __IO uint64_t GICD_IROUTER124;                   /**< GICD_IROUTER124, offset: 0x63E0 */
  __IO uint64_t GICD_IROUTER125;                   /**< GICD_IROUTER125, offset: 0x63E8 */
  __IO uint64_t GICD_IROUTER126;                   /**< GICD_IROUTER126, offset: 0x63F0 */
  __IO uint64_t GICD_IROUTER127;                   /**< GICD_IROUTER127, offset: 0x63F8 */
  __IO uint64_t GICD_IROUTER128;                   /**< GICD_IROUTER128, offset: 0x6400 */
  __IO uint64_t GICD_IROUTER129;                   /**< GICD_IROUTER129, offset: 0x6408 */
  __IO uint64_t GICD_IROUTER130;                   /**< GICD_IROUTER130, offset: 0x6410 */
  __IO uint64_t GICD_IROUTER131;                   /**< GICD_IROUTER131, offset: 0x6418 */
  __IO uint64_t GICD_IROUTER132;                   /**< GICD_IROUTER132, offset: 0x6420 */
  __IO uint64_t GICD_IROUTER133;                   /**< GICD_IROUTER133, offset: 0x6428 */
  __IO uint64_t GICD_IROUTER134;                   /**< GICD_IROUTER134, offset: 0x6430 */
  __IO uint64_t GICD_IROUTER135;                   /**< GICD_IROUTER135, offset: 0x6438 */
  __IO uint64_t GICD_IROUTER136;                   /**< GICD_IROUTER136, offset: 0x6440 */
  __IO uint64_t GICD_IROUTER137;                   /**< GICD_IROUTER137, offset: 0x6448 */
  __IO uint64_t GICD_IROUTER138;                   /**< GICD_IROUTER138, offset: 0x6450 */
  __IO uint64_t GICD_IROUTER139;                   /**< GICD_IROUTER139, offset: 0x6458 */
  __IO uint64_t GICD_IROUTER140;                   /**< GICD_IROUTER140, offset: 0x6460 */
  __IO uint64_t GICD_IROUTER141;                   /**< GICD_IROUTER141, offset: 0x6468 */
  __IO uint64_t GICD_IROUTER142;                   /**< GICD_IROUTER142, offset: 0x6470 */
  __IO uint64_t GICD_IROUTER143;                   /**< GICD_IROUTER143, offset: 0x6478 */
  __IO uint64_t GICD_IROUTER144;                   /**< GICD_IROUTER144, offset: 0x6480 */
  __IO uint64_t GICD_IROUTER145;                   /**< GICD_IROUTER145, offset: 0x6488 */
  __IO uint64_t GICD_IROUTER146;                   /**< GICD_IROUTER146, offset: 0x6490 */
  __IO uint64_t GICD_IROUTER147;                   /**< GICD_IROUTER147, offset: 0x6498 */
  __IO uint64_t GICD_IROUTER148;                   /**< GICD_IROUTER148, offset: 0x64A0 */
  __IO uint64_t GICD_IROUTER149;                   /**< GICD_IROUTER149, offset: 0x64A8 */
  __IO uint64_t GICD_IROUTER150;                   /**< GICD_IROUTER150, offset: 0x64B0 */
  __IO uint64_t GICD_IROUTER151;                   /**< GICD_IROUTER151, offset: 0x64B8 */
  __IO uint64_t GICD_IROUTER152;                   /**< GICD_IROUTER152, offset: 0x64C0 */
  __IO uint64_t GICD_IROUTER153;                   /**< GICD_IROUTER153, offset: 0x64C8 */
  __IO uint64_t GICD_IROUTER154;                   /**< GICD_IROUTER154, offset: 0x64D0 */
  __IO uint64_t GICD_IROUTER155;                   /**< GICD_IROUTER155, offset: 0x64D8 */
  __IO uint64_t GICD_IROUTER156;                   /**< GICD_IROUTER156, offset: 0x64E0 */
  __IO uint64_t GICD_IROUTER157;                   /**< GICD_IROUTER157, offset: 0x64E8 */
  __IO uint64_t GICD_IROUTER158;                   /**< GICD_IROUTER158, offset: 0x64F0 */
  __IO uint64_t GICD_IROUTER159;                   /**< GICD_IROUTER159, offset: 0x64F8 */
  __IO uint64_t GICD_IROUTER160;                   /**< GICD_IROUTER160, offset: 0x6500 */
  __IO uint64_t GICD_IROUTER161;                   /**< GICD_IROUTER161, offset: 0x6508 */
  __IO uint64_t GICD_IROUTER162;                   /**< GICD_IROUTER162, offset: 0x6510 */
  __IO uint64_t GICD_IROUTER163;                   /**< GICD_IROUTER163, offset: 0x6518 */
  __IO uint64_t GICD_IROUTER164;                   /**< GICD_IROUTER164, offset: 0x6520 */
  __IO uint64_t GICD_IROUTER165;                   /**< GICD_IROUTER165, offset: 0x6528 */
  __IO uint64_t GICD_IROUTER166;                   /**< GICD_IROUTER166, offset: 0x6530 */
  __IO uint64_t GICD_IROUTER167;                   /**< GICD_IROUTER167, offset: 0x6538 */
  __IO uint64_t GICD_IROUTER168;                   /**< GICD_IROUTER168, offset: 0x6540 */
  __IO uint64_t GICD_IROUTER169;                   /**< GICD_IROUTER169, offset: 0x6548 */
  __IO uint64_t GICD_IROUTER170;                   /**< GICD_IROUTER170, offset: 0x6550 */
  __IO uint64_t GICD_IROUTER171;                   /**< GICD_IROUTER171, offset: 0x6558 */
  __IO uint64_t GICD_IROUTER172;                   /**< GICD_IROUTER172, offset: 0x6560 */
  __IO uint64_t GICD_IROUTER173;                   /**< GICD_IROUTER173, offset: 0x6568 */
  __IO uint64_t GICD_IROUTER174;                   /**< GICD_IROUTER174, offset: 0x6570 */
  __IO uint64_t GICD_IROUTER175;                   /**< GICD_IROUTER175, offset: 0x6578 */
  __IO uint64_t GICD_IROUTER176;                   /**< GICD_IROUTER176, offset: 0x6580 */
  __IO uint64_t GICD_IROUTER177;                   /**< GICD_IROUTER177, offset: 0x6588 */
  __IO uint64_t GICD_IROUTER178;                   /**< GICD_IROUTER178, offset: 0x6590 */
  __IO uint64_t GICD_IROUTER179;                   /**< GICD_IROUTER179, offset: 0x6598 */
  __IO uint64_t GICD_IROUTER180;                   /**< GICD_IROUTER180, offset: 0x65A0 */
  __IO uint64_t GICD_IROUTER181;                   /**< GICD_IROUTER181, offset: 0x65A8 */
  __IO uint64_t GICD_IROUTER182;                   /**< GICD_IROUTER182, offset: 0x65B0 */
  __IO uint64_t GICD_IROUTER183;                   /**< GICD_IROUTER183, offset: 0x65B8 */
  __IO uint64_t GICD_IROUTER184;                   /**< GICD_IROUTER184, offset: 0x65C0 */
  __IO uint64_t GICD_IROUTER185;                   /**< GICD_IROUTER185, offset: 0x65C8 */
  __IO uint64_t GICD_IROUTER186;                   /**< GICD_IROUTER186, offset: 0x65D0 */
  __IO uint64_t GICD_IROUTER187;                   /**< GICD_IROUTER187, offset: 0x65D8 */
  __IO uint64_t GICD_IROUTER188;                   /**< GICD_IROUTER188, offset: 0x65E0 */
  __IO uint64_t GICD_IROUTER189;                   /**< GICD_IROUTER189, offset: 0x65E8 */
  __IO uint64_t GICD_IROUTER190;                   /**< GICD_IROUTER190, offset: 0x65F0 */
  __IO uint64_t GICD_IROUTER191;                   /**< GICD_IROUTER191, offset: 0x65F8 */
  __IO uint64_t GICD_IROUTER192;                   /**< GICD_IROUTER192, offset: 0x6600 */
  __IO uint64_t GICD_IROUTER193;                   /**< GICD_IROUTER193, offset: 0x6608 */
  __IO uint64_t GICD_IROUTER194;                   /**< GICD_IROUTER194, offset: 0x6610 */
  __IO uint64_t GICD_IROUTER195;                   /**< GICD_IROUTER195, offset: 0x6618 */
  __IO uint64_t GICD_IROUTER196;                   /**< GICD_IROUTER196, offset: 0x6620 */
  __IO uint64_t GICD_IROUTER197;                   /**< GICD_IROUTER197, offset: 0x6628 */
  __IO uint64_t GICD_IROUTER198;                   /**< GICD_IROUTER198, offset: 0x6630 */
  __IO uint64_t GICD_IROUTER199;                   /**< GICD_IROUTER199, offset: 0x6638 */
  __IO uint64_t GICD_IROUTER200;                   /**< GICD_IROUTER200, offset: 0x6640 */
  __IO uint64_t GICD_IROUTER201;                   /**< GICD_IROUTER201, offset: 0x6648 */
  __IO uint64_t GICD_IROUTER202;                   /**< GICD_IROUTER202, offset: 0x6650 */
  __IO uint64_t GICD_IROUTER203;                   /**< GICD_IROUTER203, offset: 0x6658 */
  __IO uint64_t GICD_IROUTER204;                   /**< GICD_IROUTER204, offset: 0x6660 */
  __IO uint64_t GICD_IROUTER205;                   /**< GICD_IROUTER205, offset: 0x6668 */
  __IO uint64_t GICD_IROUTER206;                   /**< GICD_IROUTER206, offset: 0x6670 */
  __IO uint64_t GICD_IROUTER207;                   /**< GICD_IROUTER207, offset: 0x6678 */
  __IO uint64_t GICD_IROUTER208;                   /**< GICD_IROUTER208, offset: 0x6680 */
  __IO uint64_t GICD_IROUTER209;                   /**< GICD_IROUTER209, offset: 0x6688 */
  __IO uint64_t GICD_IROUTER210;                   /**< GICD_IROUTER210, offset: 0x6690 */
  __IO uint64_t GICD_IROUTER211;                   /**< GICD_IROUTER211, offset: 0x6698 */
  __IO uint64_t GICD_IROUTER212;                   /**< GICD_IROUTER212, offset: 0x66A0 */
  __IO uint64_t GICD_IROUTER213;                   /**< GICD_IROUTER213, offset: 0x66A8 */
  __IO uint64_t GICD_IROUTER214;                   /**< GICD_IROUTER214, offset: 0x66B0 */
  __IO uint64_t GICD_IROUTER215;                   /**< GICD_IROUTER215, offset: 0x66B8 */
  __IO uint64_t GICD_IROUTER216;                   /**< GICD_IROUTER216, offset: 0x66C0 */
  __IO uint64_t GICD_IROUTER217;                   /**< GICD_IROUTER217, offset: 0x66C8 */
  __IO uint64_t GICD_IROUTER218;                   /**< GICD_IROUTER218, offset: 0x66D0 */
  __IO uint64_t GICD_IROUTER219;                   /**< GICD_IROUTER219, offset: 0x66D8 */
  __IO uint64_t GICD_IROUTER220;                   /**< GICD_IROUTER220, offset: 0x66E0 */
  __IO uint64_t GICD_IROUTER221;                   /**< GICD_IROUTER221, offset: 0x66E8 */
  __IO uint64_t GICD_IROUTER222;                   /**< GICD_IROUTER222, offset: 0x66F0 */
  __IO uint64_t GICD_IROUTER223;                   /**< GICD_IROUTER223, offset: 0x66F8 */
  __IO uint64_t GICD_IROUTER224;                   /**< GICD_IROUTER224, offset: 0x6700 */
  __IO uint64_t GICD_IROUTER225;                   /**< GICD_IROUTER225, offset: 0x6708 */
  __IO uint64_t GICD_IROUTER226;                   /**< GICD_IROUTER226, offset: 0x6710 */
  __IO uint64_t GICD_IROUTER227;                   /**< GICD_IROUTER227, offset: 0x6718 */
  __IO uint64_t GICD_IROUTER228;                   /**< GICD_IROUTER228, offset: 0x6720 */
  __IO uint64_t GICD_IROUTER229;                   /**< GICD_IROUTER229, offset: 0x6728 */
  __IO uint64_t GICD_IROUTER230;                   /**< GICD_IROUTER230, offset: 0x6730 */
  __IO uint64_t GICD_IROUTER231;                   /**< GICD_IROUTER231, offset: 0x6738 */
  __IO uint64_t GICD_IROUTER232;                   /**< GICD_IROUTER232, offset: 0x6740 */
  __IO uint64_t GICD_IROUTER233;                   /**< GICD_IROUTER233, offset: 0x6748 */
  __IO uint64_t GICD_IROUTER234;                   /**< GICD_IROUTER234, offset: 0x6750 */
  __IO uint64_t GICD_IROUTER235;                   /**< GICD_IROUTER235, offset: 0x6758 */
  __IO uint64_t GICD_IROUTER236;                   /**< GICD_IROUTER236, offset: 0x6760 */
  __IO uint64_t GICD_IROUTER237;                   /**< GICD_IROUTER237, offset: 0x6768 */
  __IO uint64_t GICD_IROUTER238;                   /**< GICD_IROUTER238, offset: 0x6770 */
  __IO uint64_t GICD_IROUTER239;                   /**< GICD_IROUTER239, offset: 0x6778 */
  __IO uint64_t GICD_IROUTER240;                   /**< GICD_IROUTER240, offset: 0x6780 */
  __IO uint64_t GICD_IROUTER241;                   /**< GICD_IROUTER241, offset: 0x6788 */
  __IO uint64_t GICD_IROUTER242;                   /**< GICD_IROUTER242, offset: 0x6790 */
  __IO uint64_t GICD_IROUTER243;                   /**< GICD_IROUTER243, offset: 0x6798 */
  __IO uint64_t GICD_IROUTER244;                   /**< GICD_IROUTER244, offset: 0x67A0 */
  __IO uint64_t GICD_IROUTER245;                   /**< GICD_IROUTER245, offset: 0x67A8 */
  __IO uint64_t GICD_IROUTER246;                   /**< GICD_IROUTER246, offset: 0x67B0 */
  __IO uint64_t GICD_IROUTER247;                   /**< GICD_IROUTER247, offset: 0x67B8 */
  __IO uint64_t GICD_IROUTER248;                   /**< GICD_IROUTER248, offset: 0x67C0 */
  __IO uint64_t GICD_IROUTER249;                   /**< GICD_IROUTER249, offset: 0x67C8 */
  __IO uint64_t GICD_IROUTER250;                   /**< GICD_IROUTER250, offset: 0x67D0 */
  __IO uint64_t GICD_IROUTER251;                   /**< GICD_IROUTER251, offset: 0x67D8 */
  __IO uint64_t GICD_IROUTER252;                   /**< GICD_IROUTER252, offset: 0x67E0 */
  __IO uint64_t GICD_IROUTER253;                   /**< GICD_IROUTER253, offset: 0x67E8 */
  __IO uint64_t GICD_IROUTER254;                   /**< GICD_IROUTER254, offset: 0x67F0 */
  __IO uint64_t GICD_IROUTER255;                   /**< GICD_IROUTER255, offset: 0x67F8 */
  __IO uint64_t GICD_IROUTER256;                   /**< GICD_IROUTER256, offset: 0x6800 */
  __IO uint64_t GICD_IROUTER257;                   /**< GICD_IROUTER257, offset: 0x6808 */
  __IO uint64_t GICD_IROUTER258;                   /**< GICD_IROUTER258, offset: 0x6810 */
  __IO uint64_t GICD_IROUTER259;                   /**< GICD_IROUTER259, offset: 0x6818 */
  __IO uint64_t GICD_IROUTER260;                   /**< GICD_IROUTER260, offset: 0x6820 */
  __IO uint64_t GICD_IROUTER261;                   /**< GICD_IROUTER261, offset: 0x6828 */
  __IO uint64_t GICD_IROUTER262;                   /**< GICD_IROUTER262, offset: 0x6830 */
  __IO uint64_t GICD_IROUTER263;                   /**< GICD_IROUTER263, offset: 0x6838 */
  __IO uint64_t GICD_IROUTER264;                   /**< GICD_IROUTER264, offset: 0x6840 */
  __IO uint64_t GICD_IROUTER265;                   /**< GICD_IROUTER265, offset: 0x6848 */
  __IO uint64_t GICD_IROUTER266;                   /**< GICD_IROUTER266, offset: 0x6850 */
  __IO uint64_t GICD_IROUTER267;                   /**< GICD_IROUTER267, offset: 0x6858 */
  __IO uint64_t GICD_IROUTER268;                   /**< GICD_IROUTER268, offset: 0x6860 */
  __IO uint64_t GICD_IROUTER269;                   /**< GICD_IROUTER269, offset: 0x6868 */
  __IO uint64_t GICD_IROUTER270;                   /**< GICD_IROUTER270, offset: 0x6870 */
  __IO uint64_t GICD_IROUTER271;                   /**< GICD_IROUTER271, offset: 0x6878 */
  __IO uint64_t GICD_IROUTER272;                   /**< GICD_IROUTER272, offset: 0x6880 */
  __IO uint64_t GICD_IROUTER273;                   /**< GICD_IROUTER273, offset: 0x6888 */
  __IO uint64_t GICD_IROUTER274;                   /**< GICD_IROUTER274, offset: 0x6890 */
  __IO uint64_t GICD_IROUTER275;                   /**< GICD_IROUTER275, offset: 0x6898 */
  __IO uint64_t GICD_IROUTER276;                   /**< GICD_IROUTER276, offset: 0x68A0 */
  __IO uint64_t GICD_IROUTER277;                   /**< GICD_IROUTER277, offset: 0x68A8 */
  __IO uint64_t GICD_IROUTER278;                   /**< GICD_IROUTER278, offset: 0x68B0 */
  __IO uint64_t GICD_IROUTER279;                   /**< GICD_IROUTER279, offset: 0x68B8 */
  __IO uint64_t GICD_IROUTER280;                   /**< GICD_IROUTER280, offset: 0x68C0 */
  __IO uint64_t GICD_IROUTER281;                   /**< GICD_IROUTER281, offset: 0x68C8 */
  __IO uint64_t GICD_IROUTER282;                   /**< GICD_IROUTER282, offset: 0x68D0 */
  __IO uint64_t GICD_IROUTER283;                   /**< GICD_IROUTER283, offset: 0x68D8 */
  __IO uint64_t GICD_IROUTER284;                   /**< GICD_IROUTER284, offset: 0x68E0 */
  __IO uint64_t GICD_IROUTER285;                   /**< GICD_IROUTER285, offset: 0x68E8 */
  __IO uint64_t GICD_IROUTER286;                   /**< GICD_IROUTER286, offset: 0x68F0 */
  __IO uint64_t GICD_IROUTER287;                   /**< GICD_IROUTER287, offset: 0x68F8 */
  __IO uint64_t GICD_IROUTER288;                   /**< GICD_IROUTER288, offset: 0x6900 */
  __IO uint64_t GICD_IROUTER289;                   /**< GICD_IROUTER289, offset: 0x6908 */
  __IO uint64_t GICD_IROUTER290;                   /**< GICD_IROUTER290, offset: 0x6910 */
  __IO uint64_t GICD_IROUTER291;                   /**< GICD_IROUTER291, offset: 0x6918 */
  __IO uint64_t GICD_IROUTER292;                   /**< GICD_IROUTER292, offset: 0x6920 */
  __IO uint64_t GICD_IROUTER293;                   /**< GICD_IROUTER293, offset: 0x6928 */
  __IO uint64_t GICD_IROUTER294;                   /**< GICD_IROUTER294, offset: 0x6930 */
  __IO uint64_t GICD_IROUTER295;                   /**< GICD_IROUTER295, offset: 0x6938 */
  __IO uint64_t GICD_IROUTER296;                   /**< GICD_IROUTER296, offset: 0x6940 */
  __IO uint64_t GICD_IROUTER297;                   /**< GICD_IROUTER297, offset: 0x6948 */
  __IO uint64_t GICD_IROUTER298;                   /**< GICD_IROUTER298, offset: 0x6950 */
  __IO uint64_t GICD_IROUTER299;                   /**< GICD_IROUTER299, offset: 0x6958 */
  __IO uint64_t GICD_IROUTER300;                   /**< GICD_IROUTER300, offset: 0x6960 */
  __IO uint64_t GICD_IROUTER301;                   /**< GICD_IROUTER301, offset: 0x6968 */
  __IO uint64_t GICD_IROUTER302;                   /**< GICD_IROUTER302, offset: 0x6970 */
  __IO uint64_t GICD_IROUTER303;                   /**< GICD_IROUTER303, offset: 0x6978 */
  __IO uint64_t GICD_IROUTER304;                   /**< GICD_IROUTER304, offset: 0x6980 */
  __IO uint64_t GICD_IROUTER305;                   /**< GICD_IROUTER305, offset: 0x6988 */
  __IO uint64_t GICD_IROUTER306;                   /**< GICD_IROUTER306, offset: 0x6990 */
  __IO uint64_t GICD_IROUTER307;                   /**< GICD_IROUTER307, offset: 0x6998 */
  __IO uint64_t GICD_IROUTER308;                   /**< GICD_IROUTER308, offset: 0x69A0 */
  __IO uint64_t GICD_IROUTER309;                   /**< GICD_IROUTER309, offset: 0x69A8 */
  __IO uint64_t GICD_IROUTER310;                   /**< GICD_IROUTER310, offset: 0x69B0 */
  __IO uint64_t GICD_IROUTER311;                   /**< GICD_IROUTER311, offset: 0x69B8 */
  __IO uint64_t GICD_IROUTER312;                   /**< GICD_IROUTER312, offset: 0x69C0 */
  __IO uint64_t GICD_IROUTER313;                   /**< GICD_IROUTER313, offset: 0x69C8 */
  __IO uint64_t GICD_IROUTER314;                   /**< GICD_IROUTER314, offset: 0x69D0 */
  __IO uint64_t GICD_IROUTER315;                   /**< GICD_IROUTER315, offset: 0x69D8 */
  __IO uint64_t GICD_IROUTER316;                   /**< GICD_IROUTER316, offset: 0x69E0 */
  __IO uint64_t GICD_IROUTER317;                   /**< GICD_IROUTER317, offset: 0x69E8 */
  __IO uint64_t GICD_IROUTER318;                   /**< GICD_IROUTER318, offset: 0x69F0 */
  __IO uint64_t GICD_IROUTER319;                   /**< GICD_IROUTER319, offset: 0x69F8 */
  __IO uint64_t GICD_IROUTER320;                   /**< GICD_IROUTER320, offset: 0x6A00 */
  __IO uint64_t GICD_IROUTER321;                   /**< GICD_IROUTER321, offset: 0x6A08 */
  __IO uint64_t GICD_IROUTER322;                   /**< GICD_IROUTER322, offset: 0x6A10 */
  __IO uint64_t GICD_IROUTER323;                   /**< GICD_IROUTER323, offset: 0x6A18 */
  __IO uint64_t GICD_IROUTER324;                   /**< GICD_IROUTER324, offset: 0x6A20 */
  __IO uint64_t GICD_IROUTER325;                   /**< GICD_IROUTER325, offset: 0x6A28 */
  __IO uint64_t GICD_IROUTER326;                   /**< GICD_IROUTER326, offset: 0x6A30 */
  __IO uint64_t GICD_IROUTER327;                   /**< GICD_IROUTER327, offset: 0x6A38 */
  __IO uint64_t GICD_IROUTER328;                   /**< GICD_IROUTER328, offset: 0x6A40 */
  __IO uint64_t GICD_IROUTER329;                   /**< GICD_IROUTER329, offset: 0x6A48 */
  __IO uint64_t GICD_IROUTER330;                   /**< GICD_IROUTER330, offset: 0x6A50 */
  __IO uint64_t GICD_IROUTER331;                   /**< GICD_IROUTER331, offset: 0x6A58 */
  __IO uint64_t GICD_IROUTER332;                   /**< GICD_IROUTER332, offset: 0x6A60 */
  __IO uint64_t GICD_IROUTER333;                   /**< GICD_IROUTER333, offset: 0x6A68 */
  __IO uint64_t GICD_IROUTER334;                   /**< GICD_IROUTER334, offset: 0x6A70 */
  __IO uint64_t GICD_IROUTER335;                   /**< GICD_IROUTER335, offset: 0x6A78 */
  __IO uint64_t GICD_IROUTER336;                   /**< GICD_IROUTER336, offset: 0x6A80 */
  __IO uint64_t GICD_IROUTER337;                   /**< GICD_IROUTER337, offset: 0x6A88 */
  __IO uint64_t GICD_IROUTER338;                   /**< GICD_IROUTER338, offset: 0x6A90 */
  __IO uint64_t GICD_IROUTER339;                   /**< GICD_IROUTER339, offset: 0x6A98 */
  __IO uint64_t GICD_IROUTER340;                   /**< GICD_IROUTER340, offset: 0x6AA0 */
  __IO uint64_t GICD_IROUTER341;                   /**< GICD_IROUTER341, offset: 0x6AA8 */
  __IO uint64_t GICD_IROUTER342;                   /**< GICD_IROUTER342, offset: 0x6AB0 */
  __IO uint64_t GICD_IROUTER343;                   /**< GICD_IROUTER343, offset: 0x6AB8 */
  __IO uint64_t GICD_IROUTER344;                   /**< GICD_IROUTER344, offset: 0x6AC0 */
  __IO uint64_t GICD_IROUTER345;                   /**< GICD_IROUTER345, offset: 0x6AC8 */
  __IO uint64_t GICD_IROUTER346;                   /**< GICD_IROUTER346, offset: 0x6AD0 */
  __IO uint64_t GICD_IROUTER347;                   /**< GICD_IROUTER347, offset: 0x6AD8 */
  __IO uint64_t GICD_IROUTER348;                   /**< GICD_IROUTER348, offset: 0x6AE0 */
  __IO uint64_t GICD_IROUTER349;                   /**< GICD_IROUTER349, offset: 0x6AE8 */
  __IO uint64_t GICD_IROUTER350;                   /**< GICD_IROUTER350, offset: 0x6AF0 */
  __IO uint64_t GICD_IROUTER351;                   /**< GICD_IROUTER351, offset: 0x6AF8 */
  __IO uint64_t GICD_IROUTER352;                   /**< GICD_IROUTER352, offset: 0x6B00 */
  __IO uint64_t GICD_IROUTER353;                   /**< GICD_IROUTER353, offset: 0x6B08 */
  __IO uint64_t GICD_IROUTER354;                   /**< GICD_IROUTER354, offset: 0x6B10 */
  __IO uint64_t GICD_IROUTER355;                   /**< GICD_IROUTER355, offset: 0x6B18 */
  __IO uint64_t GICD_IROUTER356;                   /**< GICD_IROUTER356, offset: 0x6B20 */
  __IO uint64_t GICD_IROUTER357;                   /**< GICD_IROUTER357, offset: 0x6B28 */
  __IO uint64_t GICD_IROUTER358;                   /**< GICD_IROUTER358, offset: 0x6B30 */
  __IO uint64_t GICD_IROUTER359;                   /**< GICD_IROUTER359, offset: 0x6B38 */
  __IO uint64_t GICD_IROUTER360;                   /**< GICD_IROUTER360, offset: 0x6B40 */
  __IO uint64_t GICD_IROUTER361;                   /**< GICD_IROUTER361, offset: 0x6B48 */
  __IO uint64_t GICD_IROUTER362;                   /**< GICD_IROUTER362, offset: 0x6B50 */
  __IO uint64_t GICD_IROUTER363;                   /**< GICD_IROUTER363, offset: 0x6B58 */
  __IO uint64_t GICD_IROUTER364;                   /**< GICD_IROUTER364, offset: 0x6B60 */
  __IO uint64_t GICD_IROUTER365;                   /**< GICD_IROUTER365, offset: 0x6B68 */
  __IO uint64_t GICD_IROUTER366;                   /**< GICD_IROUTER366, offset: 0x6B70 */
  __IO uint64_t GICD_IROUTER367;                   /**< GICD_IROUTER367, offset: 0x6B78 */
  __IO uint64_t GICD_IROUTER368;                   /**< GICD_IROUTER368, offset: 0x6B80 */
  __IO uint64_t GICD_IROUTER369;                   /**< GICD_IROUTER369, offset: 0x6B88 */
  __IO uint64_t GICD_IROUTER370;                   /**< GICD_IROUTER370, offset: 0x6B90 */
  __IO uint64_t GICD_IROUTER371;                   /**< GICD_IROUTER371, offset: 0x6B98 */
  __IO uint64_t GICD_IROUTER372;                   /**< GICD_IROUTER372, offset: 0x6BA0 */
  __IO uint64_t GICD_IROUTER373;                   /**< GICD_IROUTER373, offset: 0x6BA8 */
  __IO uint64_t GICD_IROUTER374;                   /**< GICD_IROUTER374, offset: 0x6BB0 */
  __IO uint64_t GICD_IROUTER375;                   /**< GICD_IROUTER375, offset: 0x6BB8 */
  __IO uint64_t GICD_IROUTER376;                   /**< GICD_IROUTER376, offset: 0x6BC0 */
  __IO uint64_t GICD_IROUTER377;                   /**< GICD_IROUTER377, offset: 0x6BC8 */
  __IO uint64_t GICD_IROUTER378;                   /**< GICD_IROUTER378, offset: 0x6BD0 */
  __IO uint64_t GICD_IROUTER379;                   /**< GICD_IROUTER379, offset: 0x6BD8 */
  __IO uint64_t GICD_IROUTER380;                   /**< GICD_IROUTER380, offset: 0x6BE0 */
  __IO uint64_t GICD_IROUTER381;                   /**< GICD_IROUTER381, offset: 0x6BE8 */
  __IO uint64_t GICD_IROUTER382;                   /**< GICD_IROUTER382, offset: 0x6BF0 */
  __IO uint64_t GICD_IROUTER383;                   /**< GICD_IROUTER383, offset: 0x6BF8 */
  __IO uint64_t GICD_IROUTER384;                   /**< GICD_IROUTER384, offset: 0x6C00 */
  __IO uint64_t GICD_IROUTER385;                   /**< GICD_IROUTER385, offset: 0x6C08 */
  __IO uint64_t GICD_IROUTER386;                   /**< GICD_IROUTER386, offset: 0x6C10 */
  __IO uint64_t GICD_IROUTER387;                   /**< GICD_IROUTER387, offset: 0x6C18 */
  __IO uint64_t GICD_IROUTER388;                   /**< GICD_IROUTER388, offset: 0x6C20 */
  __IO uint64_t GICD_IROUTER389;                   /**< GICD_IROUTER389, offset: 0x6C28 */
  __IO uint64_t GICD_IROUTER390;                   /**< GICD_IROUTER390, offset: 0x6C30 */
  __IO uint64_t GICD_IROUTER391;                   /**< GICD_IROUTER391, offset: 0x6C38 */
  __IO uint64_t GICD_IROUTER392;                   /**< GICD_IROUTER392, offset: 0x6C40 */
  __IO uint64_t GICD_IROUTER393;                   /**< GICD_IROUTER393, offset: 0x6C48 */
  __IO uint64_t GICD_IROUTER394;                   /**< GICD_IROUTER394, offset: 0x6C50 */
  __IO uint64_t GICD_IROUTER395;                   /**< GICD_IROUTER395, offset: 0x6C58 */
  __IO uint64_t GICD_IROUTER396;                   /**< GICD_IROUTER396, offset: 0x6C60 */
  __IO uint64_t GICD_IROUTER397;                   /**< GICD_IROUTER397, offset: 0x6C68 */
  __IO uint64_t GICD_IROUTER398;                   /**< GICD_IROUTER398, offset: 0x6C70 */
  __IO uint64_t GICD_IROUTER399;                   /**< GICD_IROUTER399, offset: 0x6C78 */
  __IO uint64_t GICD_IROUTER400;                   /**< GICD_IROUTER400, offset: 0x6C80 */
  __IO uint64_t GICD_IROUTER401;                   /**< GICD_IROUTER401, offset: 0x6C88 */
  __IO uint64_t GICD_IROUTER402;                   /**< GICD_IROUTER402, offset: 0x6C90 */
  __IO uint64_t GICD_IROUTER403;                   /**< GICD_IROUTER403, offset: 0x6C98 */
  __IO uint64_t GICD_IROUTER404;                   /**< GICD_IROUTER404, offset: 0x6CA0 */
  __IO uint64_t GICD_IROUTER405;                   /**< GICD_IROUTER405, offset: 0x6CA8 */
  __IO uint64_t GICD_IROUTER406;                   /**< GICD_IROUTER406, offset: 0x6CB0 */
  __IO uint64_t GICD_IROUTER407;                   /**< GICD_IROUTER407, offset: 0x6CB8 */
  __IO uint64_t GICD_IROUTER408;                   /**< GICD_IROUTER408, offset: 0x6CC0 */
  __IO uint64_t GICD_IROUTER409;                   /**< GICD_IROUTER409, offset: 0x6CC8 */
  __IO uint64_t GICD_IROUTER410;                   /**< GICD_IROUTER410, offset: 0x6CD0 */
  __IO uint64_t GICD_IROUTER411;                   /**< GICD_IROUTER411, offset: 0x6CD8 */
  __IO uint64_t GICD_IROUTER412;                   /**< GICD_IROUTER412, offset: 0x6CE0 */
  __IO uint64_t GICD_IROUTER413;                   /**< GICD_IROUTER413, offset: 0x6CE8 */
  __IO uint64_t GICD_IROUTER414;                   /**< GICD_IROUTER414, offset: 0x6CF0 */
  __IO uint64_t GICD_IROUTER415;                   /**< GICD_IROUTER415, offset: 0x6CF8 */
       uint8_t RESERVED_18[23296];
  __O  uint64_t GICD_RDOFFR0;                      /**< GICD_RDOFFR0, offset: 0xC800 */
       uint8_t RESERVED_19[6144];
  __IO uint32_t GICD_ICLAR2;                       /**< GICD_ICLAR2, offset: 0xE008 */
  __IO uint32_t GICD_ICLAR3;                       /**< GICD_ICLAR3, offset: 0xE00C */
  __IO uint32_t GICD_ICLAR4;                       /**< GICD_ICLAR4, offset: 0xE010 */
  __IO uint32_t GICD_ICLAR5;                       /**< GICD_ICLAR5, offset: 0xE014 */
  __IO uint32_t GICD_ICLAR6;                       /**< GICD_ICLAR6, offset: 0xE018 */
  __IO uint32_t GICD_ICLAR7;                       /**< GICD_ICLAR7, offset: 0xE01C */
  __IO uint32_t GICD_ICLAR8;                       /**< GICD_ICLAR8, offset: 0xE020 */
  __IO uint32_t GICD_ICLAR9;                       /**< GICD_ICLAR9, offset: 0xE024 */
  __IO uint32_t GICD_ICLAR10;                      /**< GICD_ICLAR10, offset: 0xE028 */
  __IO uint32_t GICD_ICLAR11;                      /**< GICD_ICLAR11, offset: 0xE02C */
  __IO uint32_t GICD_ICLAR12;                      /**< GICD_ICLAR12, offset: 0xE030 */
  __IO uint32_t GICD_ICLAR13;                      /**< GICD_ICLAR13, offset: 0xE034 */
  __IO uint32_t GICD_ICLAR14;                      /**< GICD_ICLAR14, offset: 0xE038 */
  __IO uint32_t GICD_ICLAR15;                      /**< GICD_ICLAR15, offset: 0xE03C */
  __IO uint32_t GICD_ICLAR16;                      /**< GICD_ICLAR16, offset: 0xE040 */
  __IO uint32_t GICD_ICLAR17;                      /**< GICD_ICLAR17, offset: 0xE044 */
  __IO uint32_t GICD_ICLAR18;                      /**< GICD_ICLAR18, offset: 0xE048 */
  __IO uint32_t GICD_ICLAR19;                      /**< GICD_ICLAR19, offset: 0xE04C */
  __IO uint32_t GICD_ICLAR20;                      /**< GICD_ICLAR20, offset: 0xE050 */
  __IO uint32_t GICD_ICLAR21;                      /**< GICD_ICLAR21, offset: 0xE054 */
  __IO uint32_t GICD_ICLAR22;                      /**< GICD_ICLAR22, offset: 0xE058 */
  __IO uint32_t GICD_ICLAR23;                      /**< GICD_ICLAR23, offset: 0xE05C */
  __IO uint32_t GICD_ICLAR24;                      /**< GICD_ICLAR24, offset: 0xE060 */
  __IO uint32_t GICD_ICLAR25;                      /**< GICD_ICLAR25, offset: 0xE064 */
       uint8_t RESERVED_20[156];
  __IO uint32_t GICD_ICERRR1;                      /**< GICD_ICERRR1, offset: 0xE104 */
  __IO uint32_t GICD_ICERRR2;                      /**< GICD_ICERRR2, offset: 0xE108 */
  __IO uint32_t GICD_ICERRR3;                      /**< GICD_ICERRR3, offset: 0xE10C */
  __IO uint32_t GICD_ICERRR4;                      /**< GICD_ICERRR4, offset: 0xE110 */
  __IO uint32_t GICD_ICERRR5;                      /**< GICD_ICERRR5, offset: 0xE114 */
  __IO uint32_t GICD_ICERRR6;                      /**< GICD_ICERRR6, offset: 0xE118 */
  __IO uint32_t GICD_ICERRR7;                      /**< GICD_ICERRR7, offset: 0xE11C */
  __IO uint32_t GICD_ICERRR8;                      /**< GICD_ICERRR8, offset: 0xE120 */
  __IO uint32_t GICD_ICERRR9;                      /**< GICD_ICERRR9, offset: 0xE124 */
  __IO uint32_t GICD_ICERRR10;                     /**< GICD_ICERRR10, offset: 0xE128 */
  __IO uint32_t GICD_ICERRR11;                     /**< GICD_ICERRR11, offset: 0xE12C */
  __IO uint32_t GICD_ICERRR12;                     /**< GICD_ICERRR12, offset: 0xE130 */
       uint8_t RESERVED_21[80];
  __IO uint32_t GICD_ICGERRR1;                     /**< GICD_ICGERRR1, offset: 0xE184 */
  __IO uint32_t GICD_ICGERRR2;                     /**< GICD_ICGERRR2, offset: 0xE188 */
  __IO uint32_t GICD_ICGERRR3;                     /**< GICD_ICGERRR3, offset: 0xE18C */
  __IO uint32_t GICD_ICGERRR4;                     /**< GICD_ICGERRR4, offset: 0xE190 */
  __IO uint32_t GICD_ICGERRR5;                     /**< GICD_ICGERRR5, offset: 0xE194 */
  __IO uint32_t GICD_ICGERRR6;                     /**< GICD_ICGERRR6, offset: 0xE198 */
  __IO uint32_t GICD_ICGERRR7;                     /**< GICD_ICGERRR7, offset: 0xE19C */
  __IO uint32_t GICD_ICGERRR8;                     /**< GICD_ICGERRR8, offset: 0xE1A0 */
  __IO uint32_t GICD_ICGERRR9;                     /**< GICD_ICGERRR9, offset: 0xE1A4 */
  __IO uint32_t GICD_ICGERRR10;                    /**< GICD_ICGERRR10, offset: 0xE1A8 */
  __IO uint32_t GICD_ICGERRR11;                    /**< GICD_ICGERRR11, offset: 0xE1AC */
  __IO uint32_t GICD_ICGERRR12;                    /**< GICD_ICGERRR12, offset: 0xE1B0 */
       uint8_t RESERVED_22[80];
  __IO uint32_t GICD_ISERRR1;                      /**< GICD_ISERRR1, offset: 0xE204 */
  __IO uint32_t GICD_ISERRR2;                      /**< GICD_ISERRR2, offset: 0xE208 */
  __IO uint32_t GICD_ISERRR3;                      /**< GICD_ISERRR3, offset: 0xE20C */
  __IO uint32_t GICD_ISERRR4;                      /**< GICD_ISERRR4, offset: 0xE210 */
  __IO uint32_t GICD_ISERRR5;                      /**< GICD_ISERRR5, offset: 0xE214 */
  __IO uint32_t GICD_ISERRR6;                      /**< GICD_ISERRR6, offset: 0xE218 */
  __IO uint32_t GICD_ISERRR7;                      /**< GICD_ISERRR7, offset: 0xE21C */
  __IO uint32_t GICD_ISERRR8;                      /**< GICD_ISERRR8, offset: 0xE220 */
  __IO uint32_t GICD_ISERRR9;                      /**< GICD_ISERRR9, offset: 0xE224 */
  __IO uint32_t GICD_ISERRR10;                     /**< GICD_ISERRR10, offset: 0xE228 */
  __IO uint32_t GICD_ISERRR11;                     /**< GICD_ISERRR11, offset: 0xE22C */
  __IO uint32_t GICD_ISERRR12;                     /**< GICD_ISERRR12, offset: 0xE230 */
       uint8_t RESERVED_23[3532];
  __I  uint64_t GICD_CFGID;                        /**< GICD_CFGID, offset: 0xF000 */
       uint8_t RESERVED_24[4040];
  __I  uint32_t GICD_PIDR4;                        /**< GICD_PIDR4, offset: 0xFFD0 */
  __I  uint32_t GICD_PIDR5;                        /**< GICD_PIDR5, offset: 0xFFD4 */
  __I  uint32_t GICD_PIDR6;                        /**< GICD_PIDR6, offset: 0xFFD8 */
  __I  uint32_t GICD_PIDR7;                        /**< GICD_PIDR7, offset: 0xFFDC */
  __I  uint32_t GICD_PIDR0;                        /**< GICD_PIDR0, offset: 0xFFE0 */
  __I  uint32_t GICD_PIDR1;                        /**< GICD_PIDR1, offset: 0xFFE4 */
  __I  uint32_t GICD_PIDR2;                        /**< GICD_PIDR2, offset: 0xFFE8 */
  __I  uint32_t GICD_PIDR3;                        /**< GICD_PIDR3, offset: 0xFFEC */
  __I  uint32_t GICD_CIDR0;                        /**< GICD_CIDR0, offset: 0xFFF0 */
  __I  uint32_t GICD_CIDR1;                        /**< GICD_CIDR1, offset: 0xFFF4 */
  __I  uint32_t GICD_CIDR2;                        /**< GICD_CIDR2, offset: 0xFFF8 */
  __I  uint32_t GICD_CIDR3;                        /**< GICD_CIDR3, offset: 0xFFFC */
} NOC_GICD_Type;

/* ----------------------------------------------------------------------------
   -- NOC_GICD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICD_Register_Masks NOC_GICD Register Masks
 * @{
 */

/*! @name GICD_CTLR - GICD_CTLR */
/*! @{ */

#define NOC_GICD_GICD_CTLR_EnableGrp0_MASK       (0x1U)
#define NOC_GICD_GICD_CTLR_EnableGrp0_SHIFT      (0U)
/*! EnableGrp0 - EnableGrp0 */
#define NOC_GICD_GICD_CTLR_EnableGrp0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_EnableGrp0_SHIFT)) & NOC_GICD_GICD_CTLR_EnableGrp0_MASK)

#define NOC_GICD_GICD_CTLR_EnableGrp1_ns_MASK    (0x2U)
#define NOC_GICD_GICD_CTLR_EnableGrp1_ns_SHIFT   (1U)
/*! EnableGrp1_ns - EnableGrp1_ns */
#define NOC_GICD_GICD_CTLR_EnableGrp1_ns(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_EnableGrp1_ns_SHIFT)) & NOC_GICD_GICD_CTLR_EnableGrp1_ns_MASK)

#define NOC_GICD_GICD_CTLR_EnableGrp1_s_MASK     (0x4U)
#define NOC_GICD_GICD_CTLR_EnableGrp1_s_SHIFT    (2U)
/*! EnableGrp1_s - EnableGrp1_s */
#define NOC_GICD_GICD_CTLR_EnableGrp1_s(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_EnableGrp1_s_SHIFT)) & NOC_GICD_GICD_CTLR_EnableGrp1_s_MASK)

#define NOC_GICD_GICD_CTLR_RESERVED0_MASK        (0x8U)
#define NOC_GICD_GICD_CTLR_RESERVED0_SHIFT       (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CTLR_RESERVED0(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_RESERVED0_SHIFT)) & NOC_GICD_GICD_CTLR_RESERVED0_MASK)

#define NOC_GICD_GICD_CTLR_ARE_S_MASK            (0x10U)
#define NOC_GICD_GICD_CTLR_ARE_S_SHIFT           (4U)
/*! ARE_S - ARE_S */
#define NOC_GICD_GICD_CTLR_ARE_S(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_ARE_S_SHIFT)) & NOC_GICD_GICD_CTLR_ARE_S_MASK)

#define NOC_GICD_GICD_CTLR_ARE_NS_MASK           (0x20U)
#define NOC_GICD_GICD_CTLR_ARE_NS_SHIFT          (5U)
/*! ARE_NS - ARE_NS */
#define NOC_GICD_GICD_CTLR_ARE_NS(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_ARE_NS_SHIFT)) & NOC_GICD_GICD_CTLR_ARE_NS_MASK)

#define NOC_GICD_GICD_CTLR_DS_MASK               (0x40U)
#define NOC_GICD_GICD_CTLR_DS_SHIFT              (6U)
/*! DS - DS */
#define NOC_GICD_GICD_CTLR_DS(x)                 (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_DS_SHIFT)) & NOC_GICD_GICD_CTLR_DS_MASK)

#define NOC_GICD_GICD_CTLR_E1NWF_MASK            (0x80U)
#define NOC_GICD_GICD_CTLR_E1NWF_SHIFT           (7U)
/*! E1NWF - E1NWF */
#define NOC_GICD_GICD_CTLR_E1NWF(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_E1NWF_SHIFT)) & NOC_GICD_GICD_CTLR_E1NWF_MASK)

#define NOC_GICD_GICD_CTLR_RESERVED1_MASK        (0x7FFFFF00U)
#define NOC_GICD_GICD_CTLR_RESERVED1_SHIFT       (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_CTLR_RESERVED1(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_RESERVED1_SHIFT)) & NOC_GICD_GICD_CTLR_RESERVED1_MASK)

#define NOC_GICD_GICD_CTLR_RWP_MASK              (0x80000000U)
#define NOC_GICD_GICD_CTLR_RWP_SHIFT             (31U)
/*! RWP - RWP */
#define NOC_GICD_GICD_CTLR_RWP(x)                (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CTLR_RWP_SHIFT)) & NOC_GICD_GICD_CTLR_RWP_MASK)
/*! @} */

/*! @name GICD_TYPER - GICD_TYPER */
/*! @{ */

#define NOC_GICD_GICD_TYPER_ITLinesNumber_MASK   (0x1FU)
#define NOC_GICD_GICD_TYPER_ITLinesNumber_SHIFT  (0U)
/*! ITLinesNumber - ITLinesNumber */
#define NOC_GICD_GICD_TYPER_ITLinesNumber(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_ITLinesNumber_SHIFT)) & NOC_GICD_GICD_TYPER_ITLinesNumber_MASK)

#define NOC_GICD_GICD_TYPER_CPUNumber_MASK       (0xE0U)
#define NOC_GICD_GICD_TYPER_CPUNumber_SHIFT      (5U)
/*! CPUNumber - CPUNumber */
#define NOC_GICD_GICD_TYPER_CPUNumber(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_CPUNumber_SHIFT)) & NOC_GICD_GICD_TYPER_CPUNumber_MASK)

#define NOC_GICD_GICD_TYPER_Espi_MASK            (0x100U)
#define NOC_GICD_GICD_TYPER_Espi_SHIFT           (8U)
/*! Espi - Espi */
#define NOC_GICD_GICD_TYPER_Espi(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_Espi_SHIFT)) & NOC_GICD_GICD_TYPER_Espi_MASK)

#define NOC_GICD_GICD_TYPER_RESERVED0_MASK       (0x200U)
#define NOC_GICD_GICD_TYPER_RESERVED0_SHIFT      (9U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_TYPER_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_RESERVED0_SHIFT)) & NOC_GICD_GICD_TYPER_RESERVED0_MASK)

#define NOC_GICD_GICD_TYPER_SecurityExtn_MASK    (0x400U)
#define NOC_GICD_GICD_TYPER_SecurityExtn_SHIFT   (10U)
/*! SecurityExtn - SecurityExtn */
#define NOC_GICD_GICD_TYPER_SecurityExtn(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_SecurityExtn_SHIFT)) & NOC_GICD_GICD_TYPER_SecurityExtn_MASK)

#define NOC_GICD_GICD_TYPER_LSPI_MASK            (0xF800U)
#define NOC_GICD_GICD_TYPER_LSPI_SHIFT           (11U)
/*! LSPI - LSPI */
#define NOC_GICD_GICD_TYPER_LSPI(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_LSPI_SHIFT)) & NOC_GICD_GICD_TYPER_LSPI_MASK)

#define NOC_GICD_GICD_TYPER_MBIS_MASK            (0x10000U)
#define NOC_GICD_GICD_TYPER_MBIS_SHIFT           (16U)
/*! MBIS - MBIS */
#define NOC_GICD_GICD_TYPER_MBIS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_MBIS_SHIFT)) & NOC_GICD_GICD_TYPER_MBIS_MASK)

#define NOC_GICD_GICD_TYPER_LPIS_MASK            (0x20000U)
#define NOC_GICD_GICD_TYPER_LPIS_SHIFT           (17U)
/*! LPIS - LPIS */
#define NOC_GICD_GICD_TYPER_LPIS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_LPIS_SHIFT)) & NOC_GICD_GICD_TYPER_LPIS_MASK)

#define NOC_GICD_GICD_TYPER_DVIS_MASK            (0x40000U)
#define NOC_GICD_GICD_TYPER_DVIS_SHIFT           (18U)
/*! DVIS - DVIS */
#define NOC_GICD_GICD_TYPER_DVIS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_DVIS_SHIFT)) & NOC_GICD_GICD_TYPER_DVIS_MASK)

#define NOC_GICD_GICD_TYPER_IDbits_MASK          (0xF80000U)
#define NOC_GICD_GICD_TYPER_IDbits_SHIFT         (19U)
/*! IDbits - IDbits */
#define NOC_GICD_GICD_TYPER_IDbits(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_IDbits_SHIFT)) & NOC_GICD_GICD_TYPER_IDbits_MASK)

#define NOC_GICD_GICD_TYPER_A3V_MASK             (0x1000000U)
#define NOC_GICD_GICD_TYPER_A3V_SHIFT            (24U)
/*! A3V - A3V */
#define NOC_GICD_GICD_TYPER_A3V(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_A3V_SHIFT)) & NOC_GICD_GICD_TYPER_A3V_MASK)

#define NOC_GICD_GICD_TYPER_No1N_MASK            (0x2000000U)
#define NOC_GICD_GICD_TYPER_No1N_SHIFT           (25U)
/*! No1N - No1N */
#define NOC_GICD_GICD_TYPER_No1N(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_No1N_SHIFT)) & NOC_GICD_GICD_TYPER_No1N_MASK)

#define NOC_GICD_GICD_TYPER_RSS_MASK             (0x4000000U)
#define NOC_GICD_GICD_TYPER_RSS_SHIFT            (26U)
/*! RSS - RSS */
#define NOC_GICD_GICD_TYPER_RSS(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_RSS_SHIFT)) & NOC_GICD_GICD_TYPER_RSS_MASK)

#define NOC_GICD_GICD_TYPER_ESPI_range_MASK      (0xF8000000U)
#define NOC_GICD_GICD_TYPER_ESPI_range_SHIFT     (27U)
/*! ESPI_range - ESPI_range */
#define NOC_GICD_GICD_TYPER_ESPI_range(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER_ESPI_range_SHIFT)) & NOC_GICD_GICD_TYPER_ESPI_range_MASK)
/*! @} */

/*! @name GICD_IIDR - GICD_IIDR */
/*! @{ */

#define NOC_GICD_GICD_IIDR_Implementer_MASK      (0xFFFU)
#define NOC_GICD_GICD_IIDR_Implementer_SHIFT     (0U)
/*! Implementer - Implementer */
#define NOC_GICD_GICD_IIDR_Implementer(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IIDR_Implementer_SHIFT)) & NOC_GICD_GICD_IIDR_Implementer_MASK)

#define NOC_GICD_GICD_IIDR_Revision_MASK         (0xF000U)
#define NOC_GICD_GICD_IIDR_Revision_SHIFT        (12U)
/*! Revision - Revision */
#define NOC_GICD_GICD_IIDR_Revision(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IIDR_Revision_SHIFT)) & NOC_GICD_GICD_IIDR_Revision_MASK)

#define NOC_GICD_GICD_IIDR_Variant_MASK          (0xF0000U)
#define NOC_GICD_GICD_IIDR_Variant_SHIFT         (16U)
/*! Variant - Variant */
#define NOC_GICD_GICD_IIDR_Variant(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IIDR_Variant_SHIFT)) & NOC_GICD_GICD_IIDR_Variant_MASK)

#define NOC_GICD_GICD_IIDR_RESERVED0_MASK        (0xF00000U)
#define NOC_GICD_GICD_IIDR_RESERVED0_SHIFT       (20U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IIDR_RESERVED0(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IIDR_RESERVED0_SHIFT)) & NOC_GICD_GICD_IIDR_RESERVED0_MASK)

#define NOC_GICD_GICD_IIDR_ProductID_MASK        (0xFF000000U)
#define NOC_GICD_GICD_IIDR_ProductID_SHIFT       (24U)
/*! ProductID - ProductID */
#define NOC_GICD_GICD_IIDR_ProductID(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IIDR_ProductID_SHIFT)) & NOC_GICD_GICD_IIDR_ProductID_MASK)
/*! @} */

/*! @name GICD_TYPER2 - GICD_TYPER2 */
/*! @{ */

#define NOC_GICD_GICD_TYPER2_VID_MASK            (0x1FU)
#define NOC_GICD_GICD_TYPER2_VID_SHIFT           (0U)
/*! VID - VID */
#define NOC_GICD_GICD_TYPER2_VID(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER2_VID_SHIFT)) & NOC_GICD_GICD_TYPER2_VID_MASK)

#define NOC_GICD_GICD_TYPER2_RESERVED0_MASK      (0x60U)
#define NOC_GICD_GICD_TYPER2_RESERVED0_SHIFT     (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_TYPER2_RESERVED0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER2_RESERVED0_SHIFT)) & NOC_GICD_GICD_TYPER2_RESERVED0_MASK)

#define NOC_GICD_GICD_TYPER2_VIL_MASK            (0x80U)
#define NOC_GICD_GICD_TYPER2_VIL_SHIFT           (7U)
/*! VIL - VIL */
#define NOC_GICD_GICD_TYPER2_VIL(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER2_VIL_SHIFT)) & NOC_GICD_GICD_TYPER2_VIL_MASK)

#define NOC_GICD_GICD_TYPER2_RESERVED1_MASK      (0xFFFFFF00U)
#define NOC_GICD_GICD_TYPER2_RESERVED1_SHIFT     (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_TYPER2_RESERVED1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_TYPER2_RESERVED1_SHIFT)) & NOC_GICD_GICD_TYPER2_RESERVED1_MASK)
/*! @} */

/*! @name GICD_STATUSR - GICD_STATUSR */
/*! @{ */

#define NOC_GICD_GICD_STATUSR_RESERVED_MASK      (0xFFFFFFFFU)
#define NOC_GICD_GICD_STATUSR_RESERVED_SHIFT     (0U)
/*! RESERVED - RESERVED */
#define NOC_GICD_GICD_STATUSR_RESERVED(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_STATUSR_RESERVED_SHIFT)) & NOC_GICD_GICD_STATUSR_RESERVED_MASK)
/*! @} */

/*! @name GICD_FCTLR - GICD_FCTLR */
/*! @{ */

#define NOC_GICD_GICD_FCTLR_SIP_MASK             (0x1U)
#define NOC_GICD_GICD_FCTLR_SIP_SHIFT            (0U)
/*! SIP - SIP */
#define NOC_GICD_GICD_FCTLR_SIP(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_SIP_SHIFT)) & NOC_GICD_GICD_FCTLR_SIP_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED0_MASK       (0x2U)
#define NOC_GICD_GICD_FCTLR_RESERVED0_SHIFT      (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_FCTLR_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED0_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED0_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED1_MASK       (0x4U)
#define NOC_GICD_GICD_FCTLR_RESERVED1_SHIFT      (2U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_FCTLR_RESERVED1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED1_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED1_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED2_MASK       (0x8U)
#define NOC_GICD_GICD_FCTLR_RESERVED2_SHIFT      (3U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICD_GICD_FCTLR_RESERVED2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED2_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED2_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED3_MASK       (0xFFF0U)
#define NOC_GICD_GICD_FCTLR_RESERVED3_SHIFT      (4U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICD_GICD_FCTLR_RESERVED3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED3_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED3_MASK)

#define NOC_GICD_GICD_FCTLR_NSACR_MASK           (0x30000U)
#define NOC_GICD_GICD_FCTLR_NSACR_SHIFT          (16U)
/*! NSACR - NSACR */
#define NOC_GICD_GICD_FCTLR_NSACR(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_NSACR_SHIFT)) & NOC_GICD_GICD_FCTLR_NSACR_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED4_MASK       (0x40000U)
#define NOC_GICD_GICD_FCTLR_RESERVED4_SHIFT      (18U)
/*! RESERVED4 - RESERVED4 */
#define NOC_GICD_GICD_FCTLR_RESERVED4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED4_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED4_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED5_MASK       (0x80000U)
#define NOC_GICD_GICD_FCTLR_RESERVED5_SHIFT      (19U)
/*! RESERVED5 - RESERVED5 */
#define NOC_GICD_GICD_FCTLR_RESERVED5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED5_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED5_MASK)

#define NOC_GICD_GICD_FCTLR_CLPL_MASK            (0xF00000U)
#define NOC_GICD_GICD_FCTLR_CLPL_SHIFT           (20U)
/*! CLPL - CLPL */
#define NOC_GICD_GICD_FCTLR_CLPL(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_CLPL_SHIFT)) & NOC_GICD_GICD_FCTLR_CLPL_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED6_MASK       (0x3000000U)
#define NOC_GICD_GICD_FCTLR_RESERVED6_SHIFT      (24U)
/*! RESERVED6 - RESERVED6 */
#define NOC_GICD_GICD_FCTLR_RESERVED6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED6_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED6_MASK)

#define NOC_GICD_GICD_FCTLR_POS_MASK             (0x4000000U)
#define NOC_GICD_GICD_FCTLR_POS_SHIFT            (26U)
/*! POS - POS */
#define NOC_GICD_GICD_FCTLR_POS(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_POS_SHIFT)) & NOC_GICD_GICD_FCTLR_POS_MASK)

#define NOC_GICD_GICD_FCTLR_RESERVED7_MASK       (0xF8000000U)
#define NOC_GICD_GICD_FCTLR_RESERVED7_SHIFT      (27U)
/*! RESERVED7 - RESERVED7 */
#define NOC_GICD_GICD_FCTLR_RESERVED7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR_RESERVED7_SHIFT)) & NOC_GICD_GICD_FCTLR_RESERVED7_MASK)
/*! @} */

/*! @name GICD_SAC - GICD_SAC */
/*! @{ */

#define NOC_GICD_GICD_SAC_RESERVED0_MASK         (0x1U)
#define NOC_GICD_GICD_SAC_RESERVED0_SHIFT        (0U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_SAC_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SAC_RESERVED0_SHIFT)) & NOC_GICD_GICD_SAC_RESERVED0_MASK)

#define NOC_GICD_GICD_SAC_GICTNS_MASK            (0x2U)
#define NOC_GICD_GICD_SAC_GICTNS_SHIFT           (1U)
/*! GICTNS - GICTNS */
#define NOC_GICD_GICD_SAC_GICTNS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SAC_GICTNS_SHIFT)) & NOC_GICD_GICD_SAC_GICTNS_MASK)

#define NOC_GICD_GICD_SAC_GICPNS_MASK            (0x4U)
#define NOC_GICD_GICD_SAC_GICPNS_SHIFT           (2U)
/*! GICPNS - GICPNS */
#define NOC_GICD_GICD_SAC_GICPNS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SAC_GICPNS_SHIFT)) & NOC_GICD_GICD_SAC_GICPNS_MASK)

#define NOC_GICD_GICD_SAC_RESERVED1_MASK         (0xFFFFFFF8U)
#define NOC_GICD_GICD_SAC_RESERVED1_SHIFT        (3U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_SAC_RESERVED1(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SAC_RESERVED1_SHIFT)) & NOC_GICD_GICD_SAC_RESERVED1_MASK)
/*! @} */

/*! @name GICD_FCTLR2 - GICD_FCTLR2 */
/*! @{ */

#define NOC_GICD_GICD_FCTLR2_CGO_MASK            (0xFFFU)
#define NOC_GICD_GICD_FCTLR2_CGO_SHIFT           (0U)
/*! CGO - CGO */
#define NOC_GICD_GICD_FCTLR2_CGO(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_CGO_SHIFT)) & NOC_GICD_GICD_FCTLR2_CGO_MASK)

#define NOC_GICD_GICD_FCTLR2_RESERVED0_MASK      (0x7000U)
#define NOC_GICD_GICD_FCTLR2_RESERVED0_SHIFT     (12U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_FCTLR2_RESERVED0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RESERVED0_SHIFT)) & NOC_GICD_GICD_FCTLR2_RESERVED0_MASK)

#define NOC_GICD_GICD_FCTLR2_RESERVED1_MASK      (0x8000U)
#define NOC_GICD_GICD_FCTLR2_RESERVED1_SHIFT     (15U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_FCTLR2_RESERVED1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RESERVED1_SHIFT)) & NOC_GICD_GICD_FCTLR2_RESERVED1_MASK)

#define NOC_GICD_GICD_FCTLR2_RWS_MASK            (0x10000U)
#define NOC_GICD_GICD_FCTLR2_RWS_SHIFT           (16U)
/*! RWS - RWS */
#define NOC_GICD_GICD_FCTLR2_RWS(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RWS_SHIFT)) & NOC_GICD_GICD_FCTLR2_RWS_MASK)

#define NOC_GICD_GICD_FCTLR2_DCC_MASK            (0x20000U)
#define NOC_GICD_GICD_FCTLR2_DCC_SHIFT           (17U)
/*! DCC - DCC */
#define NOC_GICD_GICD_FCTLR2_DCC(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_DCC_SHIFT)) & NOC_GICD_GICD_FCTLR2_DCC_MASK)

#define NOC_GICD_GICD_FCTLR2_QDENY_MASK          (0x40000U)
#define NOC_GICD_GICD_FCTLR2_QDENY_SHIFT         (18U)
/*! QDENY - QDENY */
#define NOC_GICD_GICD_FCTLR2_QDENY(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_QDENY_SHIFT)) & NOC_GICD_GICD_FCTLR2_QDENY_MASK)

#define NOC_GICD_GICD_FCTLR2_RWC_MASK            (0x80000U)
#define NOC_GICD_GICD_FCTLR2_RWC_SHIFT           (19U)
/*! RWC - RWC */
#define NOC_GICD_GICD_FCTLR2_RWC(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RWC_SHIFT)) & NOC_GICD_GICD_FCTLR2_RWC_MASK)

#define NOC_GICD_GICD_FCTLR2_RESERVED2_MASK      (0x1F00000U)
#define NOC_GICD_GICD_FCTLR2_RESERVED2_SHIFT     (20U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICD_GICD_FCTLR2_RESERVED2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RESERVED2_SHIFT)) & NOC_GICD_GICD_FCTLR2_RESERVED2_MASK)

#define NOC_GICD_GICD_FCTLR2_SLC_MASK            (0x2000000U)
#define NOC_GICD_GICD_FCTLR2_SLC_SHIFT           (25U)
/*! SLC - SLC */
#define NOC_GICD_GICD_FCTLR2_SLC(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_SLC_SHIFT)) & NOC_GICD_GICD_FCTLR2_SLC_MASK)

#define NOC_GICD_GICD_FCTLR2_RESERVED3_MASK      (0xC000000U)
#define NOC_GICD_GICD_FCTLR2_RESERVED3_SHIFT     (26U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICD_GICD_FCTLR2_RESERVED3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RESERVED3_SHIFT)) & NOC_GICD_GICD_FCTLR2_RESERVED3_MASK)

#define NOC_GICD_GICD_FCTLR2_RCD_MASK            (0x10000000U)
#define NOC_GICD_GICD_FCTLR2_RCD_SHIFT           (28U)
/*! RCD - RCD */
#define NOC_GICD_GICD_FCTLR2_RCD(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_RCD_SHIFT)) & NOC_GICD_GICD_FCTLR2_RCD_MASK)

#define NOC_GICD_GICD_FCTLR2_IRP_MASK            (0x20000000U)
#define NOC_GICD_GICD_FCTLR2_IRP_SHIFT           (29U)
/*! IRP - IRP */
#define NOC_GICD_GICD_FCTLR2_IRP(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_IRP_SHIFT)) & NOC_GICD_GICD_FCTLR2_IRP_MASK)

#define NOC_GICD_GICD_FCTLR2_AWP_MASK            (0x40000000U)
#define NOC_GICD_GICD_FCTLR2_AWP_SHIFT           (30U)
/*! AWP - AWP */
#define NOC_GICD_GICD_FCTLR2_AWP(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_AWP_SHIFT)) & NOC_GICD_GICD_FCTLR2_AWP_MASK)

#define NOC_GICD_GICD_FCTLR2_ARP_MASK            (0x80000000U)
#define NOC_GICD_GICD_FCTLR2_ARP_SHIFT           (31U)
/*! ARP - ARP */
#define NOC_GICD_GICD_FCTLR2_ARP(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR2_ARP_SHIFT)) & NOC_GICD_GICD_FCTLR2_ARP_MASK)
/*! @} */

/*! @name GICD_UTILR - GICD_UTILR */
/*! @{ */

#define NOC_GICD_GICD_UTILR_UEDU_MASK            (0xFU)
#define NOC_GICD_GICD_UTILR_UEDU_SHIFT           (0U)
/*! UEDU - UEDU */
#define NOC_GICD_GICD_UTILR_UEDU(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEDU_SHIFT)) & NOC_GICD_GICD_UTILR_UEDU_MASK)

#define NOC_GICD_GICD_UTILR_RESERVED0_MASK       (0x1FF0U)
#define NOC_GICD_GICD_UTILR_RESERVED0_SHIFT      (4U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_UTILR_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_RESERVED0_SHIFT)) & NOC_GICD_GICD_UTILR_RESERVED0_MASK)

#define NOC_GICD_GICD_UTILR_UEDA_MASK            (0x2000U)
#define NOC_GICD_GICD_UTILR_UEDA_SHIFT           (13U)
/*! UEDA - UEDA */
#define NOC_GICD_GICD_UTILR_UEDA(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEDA_SHIFT)) & NOC_GICD_GICD_UTILR_UEDA_MASK)

#define NOC_GICD_GICD_UTILR_UEDE_MASK            (0x4000U)
#define NOC_GICD_GICD_UTILR_UEDE_SHIFT           (14U)
/*! UEDE - UEDE */
#define NOC_GICD_GICD_UTILR_UEDE(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEDE_SHIFT)) & NOC_GICD_GICD_UTILR_UEDE_MASK)

#define NOC_GICD_GICD_UTILR_UEDT_MASK            (0x8000U)
#define NOC_GICD_GICD_UTILR_UEDT_SHIFT           (15U)
/*! UEDT - UEDT */
#define NOC_GICD_GICD_UTILR_UEDT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEDT_SHIFT)) & NOC_GICD_GICD_UTILR_UEDT_MASK)

#define NOC_GICD_GICD_UTILR_UEOU_MASK            (0xF0000U)
#define NOC_GICD_GICD_UTILR_UEOU_SHIFT           (16U)
/*! UEOU - UEOU */
#define NOC_GICD_GICD_UTILR_UEOU(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEOU_SHIFT)) & NOC_GICD_GICD_UTILR_UEOU_MASK)

#define NOC_GICD_GICD_UTILR_RESERVED1_MASK       (0x1FF00000U)
#define NOC_GICD_GICD_UTILR_RESERVED1_SHIFT      (20U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_UTILR_RESERVED1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_RESERVED1_SHIFT)) & NOC_GICD_GICD_UTILR_RESERVED1_MASK)

#define NOC_GICD_GICD_UTILR_UEOA_MASK            (0x20000000U)
#define NOC_GICD_GICD_UTILR_UEOA_SHIFT           (29U)
/*! UEOA - UEOA */
#define NOC_GICD_GICD_UTILR_UEOA(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEOA_SHIFT)) & NOC_GICD_GICD_UTILR_UEOA_MASK)

#define NOC_GICD_GICD_UTILR_UEOE_MASK            (0x40000000U)
#define NOC_GICD_GICD_UTILR_UEOE_SHIFT           (30U)
/*! UEOE - UEOE */
#define NOC_GICD_GICD_UTILR_UEOE(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEOE_SHIFT)) & NOC_GICD_GICD_UTILR_UEOE_MASK)

#define NOC_GICD_GICD_UTILR_UEOT_MASK            (0x80000000U)
#define NOC_GICD_GICD_UTILR_UEOT_SHIFT           (31U)
/*! UEOT - UEOT */
#define NOC_GICD_GICD_UTILR_UEOT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_UTILR_UEOT_SHIFT)) & NOC_GICD_GICD_UTILR_UEOT_MASK)
/*! @} */

/*! @name GICD_FCTLR3 - GICD_FCTLR3 */
/*! @{ */

#define NOC_GICD_GICD_FCTLR3_NCP0_MASK           (0x1FU)
#define NOC_GICD_GICD_FCTLR3_NCP0_SHIFT          (0U)
/*! NCP0 - NCP0 */
#define NOC_GICD_GICD_FCTLR3_NCP0(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR3_NCP0_SHIFT)) & NOC_GICD_GICD_FCTLR3_NCP0_MASK)

#define NOC_GICD_GICD_FCTLR3_RESERVED0_MASK      (0x60U)
#define NOC_GICD_GICD_FCTLR3_RESERVED0_SHIFT     (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_FCTLR3_RESERVED0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR3_RESERVED0_SHIFT)) & NOC_GICD_GICD_FCTLR3_RESERVED0_MASK)

#define NOC_GICD_GICD_FCTLR3_SCP1_MASK           (0x80U)
#define NOC_GICD_GICD_FCTLR3_SCP1_SHIFT          (7U)
/*! SCP1 - SCP1 */
#define NOC_GICD_GICD_FCTLR3_SCP1(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR3_SCP1_SHIFT)) & NOC_GICD_GICD_FCTLR3_SCP1_MASK)

#define NOC_GICD_GICD_FCTLR3_RESERVED1_MASK      (0xFFFFFF00U)
#define NOC_GICD_GICD_FCTLR3_RESERVED1_SHIFT     (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_FCTLR3_RESERVED1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_FCTLR3_RESERVED1_SHIFT)) & NOC_GICD_GICD_FCTLR3_RESERVED1_MASK)
/*! @} */

/*! @name GICD_SETSPI_NSR - GICD_SETSPI_NSR */
/*! @{ */

#define NOC_GICD_GICD_SETSPI_NSR_ID_MASK         (0xFFFFU)
#define NOC_GICD_GICD_SETSPI_NSR_ID_SHIFT        (0U)
/*! ID - ID */
#define NOC_GICD_GICD_SETSPI_NSR_ID(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SETSPI_NSR_ID_SHIFT)) & NOC_GICD_GICD_SETSPI_NSR_ID_MASK)

#define NOC_GICD_GICD_SETSPI_NSR_RESERVED0_MASK  (0xFFFF0000U)
#define NOC_GICD_GICD_SETSPI_NSR_RESERVED0_SHIFT (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_SETSPI_NSR_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SETSPI_NSR_RESERVED0_SHIFT)) & NOC_GICD_GICD_SETSPI_NSR_RESERVED0_MASK)
/*! @} */

/*! @name GICD_CLRSPI_NSR - GICD_CLRSPI_NSR */
/*! @{ */

#define NOC_GICD_GICD_CLRSPI_NSR_ID_MASK         (0xFFFFU)
#define NOC_GICD_GICD_CLRSPI_NSR_ID_SHIFT        (0U)
/*! ID - ID */
#define NOC_GICD_GICD_CLRSPI_NSR_ID(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CLRSPI_NSR_ID_SHIFT)) & NOC_GICD_GICD_CLRSPI_NSR_ID_MASK)

#define NOC_GICD_GICD_CLRSPI_NSR_RESERVED0_MASK  (0xFFFF0000U)
#define NOC_GICD_GICD_CLRSPI_NSR_RESERVED0_SHIFT (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CLRSPI_NSR_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CLRSPI_NSR_RESERVED0_SHIFT)) & NOC_GICD_GICD_CLRSPI_NSR_RESERVED0_MASK)
/*! @} */

/*! @name GICD_SETSPI_SR - GICD_SETSPI_SR */
/*! @{ */

#define NOC_GICD_GICD_SETSPI_SR_ID_MASK          (0xFFFFU)
#define NOC_GICD_GICD_SETSPI_SR_ID_SHIFT         (0U)
/*! ID - ID */
#define NOC_GICD_GICD_SETSPI_SR_ID(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SETSPI_SR_ID_SHIFT)) & NOC_GICD_GICD_SETSPI_SR_ID_MASK)

#define NOC_GICD_GICD_SETSPI_SR_RESERVED0_MASK   (0xFFFF0000U)
#define NOC_GICD_GICD_SETSPI_SR_RESERVED0_SHIFT  (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_SETSPI_SR_RESERVED0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_SETSPI_SR_RESERVED0_SHIFT)) & NOC_GICD_GICD_SETSPI_SR_RESERVED0_MASK)
/*! @} */

/*! @name GICD_CLRSPI_SR - GICD_CLRSPI_SR */
/*! @{ */

#define NOC_GICD_GICD_CLRSPI_SR_ID_MASK          (0xFFFFU)
#define NOC_GICD_GICD_CLRSPI_SR_ID_SHIFT         (0U)
/*! ID - ID */
#define NOC_GICD_GICD_CLRSPI_SR_ID(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CLRSPI_SR_ID_SHIFT)) & NOC_GICD_GICD_CLRSPI_SR_ID_MASK)

#define NOC_GICD_GICD_CLRSPI_SR_RESERVED0_MASK   (0xFFFF0000U)
#define NOC_GICD_GICD_CLRSPI_SR_RESERVED0_SHIFT  (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CLRSPI_SR_RESERVED0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CLRSPI_SR_RESERVED0_SHIFT)) & NOC_GICD_GICD_CLRSPI_SR_RESERVED0_MASK)
/*! @} */

/*! @name GICD_IGROUPR1 - GICD_IGROUPR1 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR1_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR1_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR1_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR1_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR1_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR1_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR2 - GICD_IGROUPR2 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR2_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR2_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR2_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR2_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR2_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR2_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR3 - GICD_IGROUPR3 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR3_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR3_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR3_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR3_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR3_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR3_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR4 - GICD_IGROUPR4 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR4_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR4_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR4_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR4_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR4_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR4_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR5 - GICD_IGROUPR5 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR5_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR5_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR5_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR5_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR5_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR5_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR6 - GICD_IGROUPR6 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR6_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR6_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR6_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR6_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR6_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR6_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR7 - GICD_IGROUPR7 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR7_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR7_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR7_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR7_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR7_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR7_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR8 - GICD_IGROUPR8 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR8_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR8_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR8_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR8_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR8_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR8_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR9 - GICD_IGROUPR9 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR9_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR9_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR9_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR9_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR9_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR9_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR10 - GICD_IGROUPR10 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR10_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR10_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR10_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR10_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR10_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR10_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR11 - GICD_IGROUPR11 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR11_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR11_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR11_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR11_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR11_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR11_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_IGROUPR12 - GICD_IGROUPR12 */
/*! @{ */

#define NOC_GICD_GICD_IGROUPR12_group_status_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit0_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit0_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit1_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit1_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit2_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit2_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit3_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit3_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit4_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit4_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit5_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit5_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit6_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit6_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit7_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit7_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit8_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit8_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit9_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit9_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit10_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit10_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit11_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit11_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit12_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit12_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit13_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit13_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit14_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit14_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit15_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit15_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit16_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit16_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit17_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit17_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit18_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit18_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit19_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit19_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit20_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit20_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit21_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit21_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit22_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit22_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit23_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit23_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit24_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit24_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit25_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit25_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit26_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit26_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit27_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit27_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit28_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit28_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit29_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit29_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit30_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit30_MASK)

#define NOC_GICD_GICD_IGROUPR12_group_status_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGROUPR12_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICD_GICD_IGROUPR12_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGROUPR12_group_status_bit31_SHIFT)) & NOC_GICD_GICD_IGROUPR12_group_status_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER1 - GICD_ISENABLER1 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER1_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER1_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER1_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER1_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER2 - GICD_ISENABLER2 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER2_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER2_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER2_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER2_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER3 - GICD_ISENABLER3 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER3_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER3_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER3_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER3_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER4 - GICD_ISENABLER4 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER4_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER4_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER4_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER4_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER5 - GICD_ISENABLER5 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER5_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER5_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER5_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER5_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER6 - GICD_ISENABLER6 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER6_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER6_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER6_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER6_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER7 - GICD_ISENABLER7 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER7_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER7_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER7_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER7_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER8 - GICD_ISENABLER8 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER8_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER8_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER8_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER8_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER9 - GICD_ISENABLER9 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER9_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER9_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER9_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER9_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER10 - GICD_ISENABLER10 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER10_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER10_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER10_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER10_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER11 - GICD_ISENABLER11 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER11_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER11_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER11_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER11_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISENABLER12 - GICD_ISENABLER12 */
/*! @{ */

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit0_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit0_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit1_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit1_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit2_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit2_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit3_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit3_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit4_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit4_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit5_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit5_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit6_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit6_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit7_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit7_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit8_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit8_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit9_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit9_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit10_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit10_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit11_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit11_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit12_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit12_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit13_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit13_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit14_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit14_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit15_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit15_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit16_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit16_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit17_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit17_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit18_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit18_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit19_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit19_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit20_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit20_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit21_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit21_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit22_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit22_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit23_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit23_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit24_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit24_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit25_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit25_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit26_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit26_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit27_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit27_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit28_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit28_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit29_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit29_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit30_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit30_MASK)

#define NOC_GICD_GICD_ISENABLER12_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICD_GICD_ISENABLER12_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISENABLER12_set_enable_bit31_SHIFT)) & NOC_GICD_GICD_ISENABLER12_set_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER1 - GICD_ICENABLER1 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER1_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER1_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER1_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER2 - GICD_ICENABLER2 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER2_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER2_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER2_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER3 - GICD_ICENABLER3 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER3_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER3_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER3_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER4 - GICD_ICENABLER4 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER4_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER4_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER4_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER5 - GICD_ICENABLER5 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER5_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER5_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER5_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER6 - GICD_ICENABLER6 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER6_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER6_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER6_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER7 - GICD_ICENABLER7 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER7_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER7_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER7_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER8 - GICD_ICENABLER8 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER8_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER8_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER8_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER9 - GICD_ICENABLER9 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER9_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER9_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER9_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER10 - GICD_ICENABLER10 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER10_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER10_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER10_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER11 - GICD_ICENABLER11 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER11_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER11_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER11_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ICENABLER12 - GICD_ICENABLER12 */
/*! @{ */

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit0_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit0_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit1_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit1_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit2_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit2_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit3_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit3_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit4_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit4_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit5_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit5_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit6_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit6_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit7_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit7_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit8_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit8_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit9_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit9_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit10_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit10_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit11_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit11_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit12_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit12_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit13_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit13_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit14_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit14_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit15_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit15_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit16_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit16_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit17_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit17_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit18_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit18_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit19_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit19_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit20_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit20_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit21_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit21_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit22_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit22_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit23_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit23_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit24_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit24_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit25_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit25_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit26_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit26_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit27_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit27_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit28_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit28_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit29_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit29_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit30_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit30_MASK)

#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICD_GICD_ICENABLER12_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICENABLER12_clear_enable_bit31_SHIFT)) & NOC_GICD_GICD_ICENABLER12_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR1 - GICD_ISPENDR1 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR1_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR1_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR1_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR1_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR2 - GICD_ISPENDR2 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR2_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR2_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR2_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR2_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR3 - GICD_ISPENDR3 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR3_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR3_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR3_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR3_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR4 - GICD_ISPENDR4 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR4_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR4_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR4_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR4_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR5 - GICD_ISPENDR5 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR5_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR5_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR5_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR5_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR6 - GICD_ISPENDR6 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR6_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR6_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR6_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR6_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR7 - GICD_ISPENDR7 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR7_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR7_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR7_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR7_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR8 - GICD_ISPENDR8 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR8_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR8_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR8_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR8_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR9 - GICD_ISPENDR9 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR9_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR9_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR9_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR9_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR10 - GICD_ISPENDR10 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR10_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR10_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR10_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR10_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR11 - GICD_ISPENDR11 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR11_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR11_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR11_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR11_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISPENDR12 - GICD_ISPENDR12 */
/*! @{ */

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit0_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit0_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit1_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit1_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit2_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit2_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit3_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit3_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit4_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit4_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit5_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit5_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit6_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit6_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit7_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit7_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit8_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit8_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit9_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit9_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit10_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit10_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit11_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit11_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit12_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit12_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit13_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit13_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit14_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit14_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit15_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit15_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit16_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit16_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit17_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit17_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit18_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit18_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit19_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit19_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit20_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit20_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit21_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit21_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit22_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit22_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit23_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit23_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit24_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit24_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit25_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit25_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit26_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit26_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit27_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit27_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit28_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit28_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit29_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit29_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit30_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit30_MASK)

#define NOC_GICD_GICD_ISPENDR12_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICD_GICD_ISPENDR12_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISPENDR12_set_pending_bit31_SHIFT)) & NOC_GICD_GICD_ISPENDR12_set_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR1 - GICD_ICPENDR1 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR1_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR1_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR1_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR2 - GICD_ICPENDR2 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR2_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR2_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR2_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR3 - GICD_ICPENDR3 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR3_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR3_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR3_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR4 - GICD_ICPENDR4 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR4_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR4_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR4_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR5 - GICD_ICPENDR5 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR5_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR5_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR5_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR6 - GICD_ICPENDR6 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR6_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR6_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR6_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR7 - GICD_ICPENDR7 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR7_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR7_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR7_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR8 - GICD_ICPENDR8 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR8_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR8_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR8_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR9 - GICD_ICPENDR9 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR9_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR9_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR9_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR10 - GICD_ICPENDR10 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR10_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR10_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR10_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR11 - GICD_ICPENDR11 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR11_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR11_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR11_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ICPENDR12 - GICD_ICPENDR12 */
/*! @{ */

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit0_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit0_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit1_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit1_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit2_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit2_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit3_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit3_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit4_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit4_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit5_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit5_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit6_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit6_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit7_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit7_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit8_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit8_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit9_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit9_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit10_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit10_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit11_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit11_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit12_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit12_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit13_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit13_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit14_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit14_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit15_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit15_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit16_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit16_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit17_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit17_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit18_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit18_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit19_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit19_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit20_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit20_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit21_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit21_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit22_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit22_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit23_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit23_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit24_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit24_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit25_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit25_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit26_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit26_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit27_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit27_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit28_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit28_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit29_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit29_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit30_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit30_MASK)

#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICD_GICD_ICPENDR12_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICPENDR12_clear_pending_bit31_SHIFT)) & NOC_GICD_GICD_ICPENDR12_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER1 - GICD_ISACTIVER1 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER1_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER1_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER1_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER1_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER2 - GICD_ISACTIVER2 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER2_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER2_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER2_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER2_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER3 - GICD_ISACTIVER3 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER3_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER3_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER3_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER3_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER4 - GICD_ISACTIVER4 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER4_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER4_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER4_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER4_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER5 - GICD_ISACTIVER5 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER5_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER5_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER5_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER5_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER6 - GICD_ISACTIVER6 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER6_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER6_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER6_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER6_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER7 - GICD_ISACTIVER7 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER7_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER7_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER7_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER7_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER8 - GICD_ISACTIVER8 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER8_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER8_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER8_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER8_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER9 - GICD_ISACTIVER9 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER9_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER9_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER9_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER9_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER10 - GICD_ISACTIVER10 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER10_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER10_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER10_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER10_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER11 - GICD_ISACTIVER11 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER11_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER11_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER11_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER11_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ISACTIVER12 - GICD_ISACTIVER12 */
/*! @{ */

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit0_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit0_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit1_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit1_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit2_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit2_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit3_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit3_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit4_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit4_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit5_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit5_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit6_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit6_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit7_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit7_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit8_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit8_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit9_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit9_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit10_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit10_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit11_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit11_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit12_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit12_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit13_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit13_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit14_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit14_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit15_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit15_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit16_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit16_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit17_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit17_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit18_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit18_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit19_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit19_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit20_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit20_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit21_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit21_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit22_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit22_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit23_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit23_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit24_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit24_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit25_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit25_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit26_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit26_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit27_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit27_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit28_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit28_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit29_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit29_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit30_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit30_MASK)

#define NOC_GICD_GICD_ISACTIVER12_set_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICD_GICD_ISACTIVER12_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISACTIVER12_set_active_bit31_SHIFT)) & NOC_GICD_GICD_ISACTIVER12_set_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER1 - GICD_ICACTIVER1 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER1_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER1_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER1_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER2 - GICD_ICACTIVER2 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER2_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER2_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER2_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER3 - GICD_ICACTIVER3 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER3_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER3_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER3_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER4 - GICD_ICACTIVER4 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER4_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER4_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER4_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER5 - GICD_ICACTIVER5 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER5_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER5_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER5_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER6 - GICD_ICACTIVER6 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER6_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER6_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER6_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER7 - GICD_ICACTIVER7 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER7_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER7_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER7_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER8 - GICD_ICACTIVER8 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER8_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER8_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER8_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER9 - GICD_ICACTIVER9 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER9_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER9_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER9_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER10 - GICD_ICACTIVER10 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER10_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER10_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER10_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER11 - GICD_ICACTIVER11 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER11_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER11_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER11_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_ICACTIVER12 - GICD_ICACTIVER12 */
/*! @{ */

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit0_MASK (0x1U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit0_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit0_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit1_MASK (0x2U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit1_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit1_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit2_MASK (0x4U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit2_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit2_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit3_MASK (0x8U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit3_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit3_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit4_MASK (0x10U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit4_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit4_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit5_MASK (0x20U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit5_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit5_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit6_MASK (0x40U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit6_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit6_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit7_MASK (0x80U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit7_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit7_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit8_MASK (0x100U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit8_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit8_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit9_MASK (0x200U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit9_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit9_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit10_MASK (0x400U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit10_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit10_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit11_MASK (0x800U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit11_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit11_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit12_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit12_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit13_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit13_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit14_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit14_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit15_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit15_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit16_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit16_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit17_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit17_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit18_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit18_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit19_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit19_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit20_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit20_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit21_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit21_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit22_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit22_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit23_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit23_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit24_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit24_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit25_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit25_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit26_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit26_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit27_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit27_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit28_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit28_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit29_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit29_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit30_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit30_MASK)

#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICD_GICD_ICACTIVER12_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICACTIVER12_clear_active_bit31_SHIFT)) & NOC_GICD_GICD_ICACTIVER12_clear_active_bit31_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR8 - GICD_IPRIORITYR8 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR8_offset0_MASK   (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR8_offset0_SHIFT  (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR8_offset0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR8_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR8_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR8_offset1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR8_offset1_SHIFT  (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR8_offset1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR8_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR8_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR8_offset2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR8_offset2_SHIFT  (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR8_offset2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR8_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR8_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR8_offset3_MASK   (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR8_offset3_SHIFT  (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR8_offset3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR8_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR8_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR9 - GICD_IPRIORITYR9 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR9_offset0_MASK   (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR9_offset0_SHIFT  (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR9_offset0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR9_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR9_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR9_offset1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR9_offset1_SHIFT  (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR9_offset1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR9_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR9_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR9_offset2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR9_offset2_SHIFT  (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR9_offset2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR9_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR9_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR9_offset3_MASK   (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR9_offset3_SHIFT  (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR9_offset3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR9_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR9_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR10 - GICD_IPRIORITYR10 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR10_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR10_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR10_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR10_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR10_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR10_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR10_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR10_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR10_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR10_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR10_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR10_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR10_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR10_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR10_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR10_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR10_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR10_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR10_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR10_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR11 - GICD_IPRIORITYR11 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR11_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR11_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR11_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR11_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR11_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR11_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR11_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR11_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR11_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR11_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR11_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR11_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR11_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR11_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR11_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR11_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR11_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR11_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR11_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR11_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR12 - GICD_IPRIORITYR12 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR12_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR12_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR12_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR12_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR12_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR12_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR12_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR12_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR12_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR12_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR12_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR12_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR12_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR12_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR12_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR12_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR12_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR12_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR12_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR12_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR13 - GICD_IPRIORITYR13 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR13_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR13_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR13_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR13_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR13_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR13_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR13_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR13_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR13_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR13_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR13_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR13_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR13_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR13_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR13_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR13_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR13_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR13_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR13_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR13_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR14 - GICD_IPRIORITYR14 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR14_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR14_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR14_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR14_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR14_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR14_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR14_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR14_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR14_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR14_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR14_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR14_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR14_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR14_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR14_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR14_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR14_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR14_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR14_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR14_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR15 - GICD_IPRIORITYR15 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR15_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR15_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR15_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR15_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR15_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR15_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR15_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR15_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR15_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR15_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR15_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR15_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR15_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR15_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR15_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR15_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR15_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR15_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR15_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR15_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR16 - GICD_IPRIORITYR16 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR16_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR16_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR16_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR16_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR16_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR16_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR16_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR16_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR16_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR16_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR16_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR16_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR16_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR16_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR16_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR16_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR16_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR16_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR16_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR16_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR17 - GICD_IPRIORITYR17 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR17_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR17_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR17_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR17_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR17_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR17_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR17_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR17_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR17_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR17_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR17_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR17_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR17_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR17_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR17_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR17_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR17_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR17_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR17_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR17_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR18 - GICD_IPRIORITYR18 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR18_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR18_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR18_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR18_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR18_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR18_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR18_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR18_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR18_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR18_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR18_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR18_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR18_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR18_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR18_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR18_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR18_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR18_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR18_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR18_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR19 - GICD_IPRIORITYR19 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR19_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR19_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR19_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR19_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR19_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR19_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR19_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR19_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR19_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR19_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR19_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR19_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR19_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR19_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR19_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR19_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR19_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR19_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR19_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR19_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR20 - GICD_IPRIORITYR20 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR20_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR20_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR20_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR20_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR20_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR20_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR20_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR20_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR20_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR20_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR20_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR20_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR20_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR20_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR20_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR20_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR20_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR20_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR20_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR20_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR21 - GICD_IPRIORITYR21 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR21_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR21_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR21_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR21_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR21_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR21_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR21_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR21_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR21_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR21_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR21_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR21_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR21_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR21_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR21_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR21_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR21_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR21_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR21_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR21_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR22 - GICD_IPRIORITYR22 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR22_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR22_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR22_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR22_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR22_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR22_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR22_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR22_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR22_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR22_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR22_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR22_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR22_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR22_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR22_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR22_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR22_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR22_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR22_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR22_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR23 - GICD_IPRIORITYR23 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR23_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR23_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR23_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR23_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR23_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR23_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR23_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR23_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR23_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR23_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR23_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR23_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR23_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR23_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR23_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR23_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR23_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR23_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR23_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR23_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR24 - GICD_IPRIORITYR24 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR24_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR24_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR24_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR24_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR24_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR24_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR24_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR24_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR24_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR24_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR24_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR24_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR24_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR24_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR24_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR24_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR24_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR24_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR24_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR24_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR25 - GICD_IPRIORITYR25 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR25_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR25_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR25_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR25_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR25_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR25_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR25_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR25_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR25_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR25_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR25_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR25_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR25_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR25_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR25_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR25_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR25_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR25_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR25_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR25_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR26 - GICD_IPRIORITYR26 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR26_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR26_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR26_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR26_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR26_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR26_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR26_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR26_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR26_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR26_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR26_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR26_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR26_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR26_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR26_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR26_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR26_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR26_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR26_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR26_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR27 - GICD_IPRIORITYR27 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR27_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR27_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR27_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR27_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR27_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR27_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR27_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR27_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR27_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR27_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR27_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR27_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR27_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR27_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR27_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR27_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR27_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR27_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR27_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR27_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR28 - GICD_IPRIORITYR28 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR28_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR28_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR28_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR28_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR28_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR28_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR28_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR28_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR28_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR28_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR28_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR28_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR28_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR28_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR28_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR28_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR28_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR28_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR28_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR28_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR29 - GICD_IPRIORITYR29 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR29_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR29_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR29_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR29_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR29_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR29_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR29_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR29_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR29_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR29_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR29_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR29_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR29_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR29_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR29_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR29_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR29_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR29_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR29_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR29_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR30 - GICD_IPRIORITYR30 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR30_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR30_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR30_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR30_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR30_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR30_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR30_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR30_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR30_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR30_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR30_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR30_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR30_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR30_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR30_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR30_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR30_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR30_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR30_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR30_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR31 - GICD_IPRIORITYR31 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR31_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR31_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR31_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR31_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR31_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR31_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR31_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR31_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR31_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR31_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR31_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR31_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR31_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR31_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR31_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR31_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR31_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR31_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR31_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR31_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR32 - GICD_IPRIORITYR32 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR32_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR32_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR32_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR32_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR32_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR32_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR32_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR32_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR32_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR32_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR32_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR32_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR32_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR32_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR32_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR32_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR32_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR32_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR32_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR32_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR33 - GICD_IPRIORITYR33 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR33_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR33_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR33_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR33_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR33_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR33_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR33_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR33_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR33_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR33_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR33_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR33_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR33_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR33_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR33_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR33_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR33_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR33_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR33_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR33_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR34 - GICD_IPRIORITYR34 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR34_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR34_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR34_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR34_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR34_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR34_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR34_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR34_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR34_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR34_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR34_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR34_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR34_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR34_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR34_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR34_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR34_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR34_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR34_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR34_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR35 - GICD_IPRIORITYR35 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR35_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR35_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR35_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR35_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR35_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR35_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR35_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR35_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR35_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR35_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR35_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR35_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR35_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR35_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR35_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR35_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR35_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR35_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR35_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR35_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR36 - GICD_IPRIORITYR36 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR36_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR36_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR36_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR36_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR36_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR36_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR36_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR36_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR36_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR36_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR36_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR36_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR36_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR36_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR36_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR36_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR36_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR36_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR36_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR36_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR37 - GICD_IPRIORITYR37 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR37_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR37_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR37_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR37_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR37_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR37_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR37_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR37_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR37_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR37_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR37_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR37_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR37_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR37_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR37_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR37_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR37_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR37_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR37_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR37_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR38 - GICD_IPRIORITYR38 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR38_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR38_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR38_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR38_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR38_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR38_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR38_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR38_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR38_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR38_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR38_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR38_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR38_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR38_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR38_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR38_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR38_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR38_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR38_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR38_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR39 - GICD_IPRIORITYR39 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR39_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR39_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR39_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR39_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR39_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR39_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR39_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR39_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR39_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR39_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR39_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR39_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR39_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR39_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR39_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR39_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR39_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR39_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR39_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR39_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR40 - GICD_IPRIORITYR40 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR40_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR40_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR40_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR40_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR40_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR40_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR40_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR40_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR40_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR40_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR40_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR40_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR40_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR40_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR40_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR40_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR40_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR40_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR40_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR40_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR41 - GICD_IPRIORITYR41 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR41_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR41_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR41_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR41_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR41_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR41_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR41_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR41_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR41_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR41_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR41_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR41_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR41_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR41_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR41_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR41_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR41_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR41_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR41_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR41_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR42 - GICD_IPRIORITYR42 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR42_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR42_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR42_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR42_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR42_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR42_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR42_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR42_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR42_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR42_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR42_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR42_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR42_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR42_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR42_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR42_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR42_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR42_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR42_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR42_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR43 - GICD_IPRIORITYR43 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR43_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR43_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR43_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR43_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR43_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR43_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR43_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR43_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR43_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR43_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR43_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR43_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR43_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR43_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR43_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR43_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR43_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR43_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR43_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR43_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR44 - GICD_IPRIORITYR44 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR44_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR44_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR44_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR44_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR44_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR44_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR44_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR44_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR44_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR44_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR44_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR44_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR44_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR44_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR44_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR44_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR44_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR44_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR44_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR44_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR45 - GICD_IPRIORITYR45 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR45_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR45_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR45_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR45_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR45_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR45_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR45_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR45_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR45_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR45_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR45_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR45_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR45_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR45_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR45_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR45_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR45_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR45_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR45_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR45_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR46 - GICD_IPRIORITYR46 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR46_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR46_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR46_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR46_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR46_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR46_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR46_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR46_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR46_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR46_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR46_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR46_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR46_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR46_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR46_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR46_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR46_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR46_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR46_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR46_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR47 - GICD_IPRIORITYR47 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR47_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR47_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR47_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR47_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR47_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR47_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR47_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR47_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR47_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR47_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR47_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR47_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR47_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR47_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR47_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR47_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR47_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR47_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR47_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR47_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR48 - GICD_IPRIORITYR48 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR48_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR48_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR48_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR48_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR48_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR48_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR48_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR48_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR48_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR48_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR48_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR48_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR48_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR48_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR48_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR48_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR48_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR48_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR48_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR48_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR49 - GICD_IPRIORITYR49 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR49_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR49_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR49_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR49_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR49_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR49_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR49_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR49_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR49_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR49_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR49_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR49_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR49_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR49_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR49_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR49_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR49_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR49_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR49_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR49_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR50 - GICD_IPRIORITYR50 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR50_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR50_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR50_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR50_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR50_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR50_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR50_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR50_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR50_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR50_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR50_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR50_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR50_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR50_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR50_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR50_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR50_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR50_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR50_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR50_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR51 - GICD_IPRIORITYR51 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR51_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR51_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR51_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR51_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR51_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR51_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR51_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR51_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR51_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR51_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR51_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR51_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR51_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR51_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR51_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR51_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR51_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR51_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR51_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR51_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR52 - GICD_IPRIORITYR52 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR52_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR52_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR52_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR52_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR52_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR52_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR52_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR52_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR52_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR52_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR52_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR52_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR52_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR52_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR52_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR52_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR52_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR52_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR52_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR52_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR53 - GICD_IPRIORITYR53 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR53_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR53_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR53_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR53_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR53_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR53_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR53_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR53_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR53_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR53_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR53_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR53_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR53_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR53_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR53_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR53_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR53_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR53_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR53_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR53_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR54 - GICD_IPRIORITYR54 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR54_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR54_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR54_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR54_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR54_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR54_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR54_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR54_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR54_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR54_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR54_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR54_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR54_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR54_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR54_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR54_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR54_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR54_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR54_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR54_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR55 - GICD_IPRIORITYR55 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR55_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR55_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR55_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR55_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR55_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR55_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR55_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR55_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR55_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR55_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR55_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR55_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR55_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR55_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR55_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR55_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR55_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR55_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR55_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR55_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR56 - GICD_IPRIORITYR56 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR56_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR56_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR56_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR56_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR56_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR56_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR56_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR56_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR56_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR56_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR56_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR56_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR56_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR56_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR56_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR56_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR56_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR56_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR56_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR56_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR57 - GICD_IPRIORITYR57 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR57_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR57_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR57_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR57_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR57_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR57_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR57_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR57_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR57_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR57_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR57_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR57_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR57_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR57_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR57_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR57_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR57_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR57_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR57_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR57_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR58 - GICD_IPRIORITYR58 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR58_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR58_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR58_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR58_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR58_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR58_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR58_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR58_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR58_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR58_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR58_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR58_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR58_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR58_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR58_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR58_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR58_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR58_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR58_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR58_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR59 - GICD_IPRIORITYR59 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR59_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR59_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR59_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR59_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR59_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR59_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR59_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR59_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR59_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR59_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR59_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR59_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR59_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR59_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR59_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR59_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR59_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR59_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR59_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR59_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR60 - GICD_IPRIORITYR60 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR60_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR60_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR60_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR60_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR60_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR60_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR60_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR60_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR60_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR60_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR60_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR60_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR60_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR60_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR60_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR60_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR60_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR60_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR60_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR60_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR61 - GICD_IPRIORITYR61 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR61_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR61_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR61_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR61_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR61_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR61_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR61_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR61_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR61_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR61_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR61_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR61_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR61_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR61_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR61_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR61_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR61_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR61_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR61_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR61_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR62 - GICD_IPRIORITYR62 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR62_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR62_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR62_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR62_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR62_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR62_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR62_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR62_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR62_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR62_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR62_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR62_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR62_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR62_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR62_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR62_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR62_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR62_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR62_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR62_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR63 - GICD_IPRIORITYR63 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR63_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR63_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR63_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR63_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR63_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR63_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR63_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR63_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR63_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR63_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR63_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR63_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR63_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR63_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR63_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR63_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR63_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR63_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR63_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR63_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR64 - GICD_IPRIORITYR64 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR64_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR64_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR64_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR64_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR64_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR64_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR64_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR64_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR64_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR64_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR64_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR64_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR64_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR64_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR64_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR64_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR64_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR64_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR64_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR64_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR65 - GICD_IPRIORITYR65 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR65_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR65_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR65_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR65_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR65_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR65_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR65_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR65_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR65_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR65_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR65_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR65_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR65_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR65_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR65_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR65_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR65_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR65_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR65_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR65_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR66 - GICD_IPRIORITYR66 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR66_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR66_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR66_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR66_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR66_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR66_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR66_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR66_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR66_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR66_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR66_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR66_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR66_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR66_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR66_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR66_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR66_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR66_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR66_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR66_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR67 - GICD_IPRIORITYR67 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR67_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR67_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR67_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR67_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR67_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR67_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR67_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR67_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR67_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR67_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR67_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR67_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR67_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR67_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR67_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR67_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR67_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR67_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR67_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR67_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR68 - GICD_IPRIORITYR68 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR68_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR68_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR68_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR68_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR68_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR68_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR68_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR68_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR68_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR68_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR68_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR68_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR68_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR68_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR68_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR68_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR68_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR68_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR68_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR68_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR69 - GICD_IPRIORITYR69 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR69_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR69_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR69_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR69_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR69_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR69_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR69_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR69_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR69_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR69_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR69_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR69_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR69_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR69_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR69_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR69_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR69_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR69_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR69_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR69_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR70 - GICD_IPRIORITYR70 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR70_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR70_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR70_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR70_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR70_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR70_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR70_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR70_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR70_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR70_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR70_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR70_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR70_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR70_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR70_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR70_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR70_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR70_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR70_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR70_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR71 - GICD_IPRIORITYR71 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR71_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR71_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR71_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR71_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR71_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR71_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR71_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR71_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR71_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR71_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR71_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR71_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR71_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR71_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR71_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR71_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR71_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR71_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR71_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR71_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR72 - GICD_IPRIORITYR72 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR72_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR72_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR72_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR72_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR72_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR72_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR72_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR72_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR72_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR72_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR72_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR72_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR72_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR72_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR72_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR72_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR72_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR72_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR72_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR72_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR73 - GICD_IPRIORITYR73 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR73_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR73_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR73_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR73_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR73_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR73_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR73_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR73_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR73_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR73_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR73_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR73_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR73_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR73_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR73_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR73_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR73_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR73_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR73_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR73_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR74 - GICD_IPRIORITYR74 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR74_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR74_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR74_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR74_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR74_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR74_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR74_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR74_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR74_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR74_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR74_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR74_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR74_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR74_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR74_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR74_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR74_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR74_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR74_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR74_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR75 - GICD_IPRIORITYR75 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR75_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR75_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR75_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR75_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR75_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR75_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR75_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR75_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR75_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR75_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR75_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR75_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR75_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR75_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR75_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR75_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR75_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR75_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR75_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR75_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR76 - GICD_IPRIORITYR76 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR76_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR76_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR76_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR76_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR76_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR76_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR76_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR76_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR76_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR76_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR76_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR76_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR76_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR76_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR76_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR76_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR76_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR76_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR76_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR76_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR77 - GICD_IPRIORITYR77 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR77_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR77_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR77_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR77_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR77_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR77_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR77_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR77_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR77_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR77_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR77_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR77_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR77_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR77_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR77_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR77_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR77_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR77_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR77_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR77_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR78 - GICD_IPRIORITYR78 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR78_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR78_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR78_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR78_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR78_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR78_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR78_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR78_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR78_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR78_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR78_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR78_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR78_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR78_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR78_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR78_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR78_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR78_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR78_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR78_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR79 - GICD_IPRIORITYR79 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR79_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR79_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR79_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR79_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR79_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR79_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR79_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR79_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR79_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR79_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR79_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR79_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR79_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR79_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR79_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR79_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR79_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR79_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR79_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR79_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR80 - GICD_IPRIORITYR80 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR80_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR80_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR80_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR80_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR80_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR80_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR80_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR80_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR80_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR80_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR80_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR80_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR80_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR80_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR80_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR80_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR80_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR80_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR80_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR80_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR81 - GICD_IPRIORITYR81 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR81_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR81_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR81_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR81_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR81_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR81_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR81_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR81_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR81_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR81_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR81_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR81_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR81_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR81_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR81_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR81_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR81_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR81_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR81_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR81_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR82 - GICD_IPRIORITYR82 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR82_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR82_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR82_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR82_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR82_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR82_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR82_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR82_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR82_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR82_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR82_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR82_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR82_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR82_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR82_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR82_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR82_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR82_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR82_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR82_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR83 - GICD_IPRIORITYR83 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR83_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR83_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR83_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR83_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR83_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR83_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR83_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR83_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR83_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR83_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR83_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR83_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR83_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR83_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR83_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR83_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR83_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR83_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR83_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR83_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR84 - GICD_IPRIORITYR84 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR84_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR84_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR84_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR84_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR84_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR84_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR84_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR84_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR84_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR84_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR84_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR84_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR84_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR84_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR84_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR84_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR84_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR84_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR84_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR84_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR85 - GICD_IPRIORITYR85 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR85_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR85_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR85_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR85_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR85_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR85_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR85_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR85_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR85_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR85_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR85_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR85_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR85_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR85_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR85_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR85_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR85_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR85_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR85_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR85_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR86 - GICD_IPRIORITYR86 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR86_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR86_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR86_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR86_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR86_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR86_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR86_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR86_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR86_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR86_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR86_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR86_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR86_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR86_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR86_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR86_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR86_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR86_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR86_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR86_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR87 - GICD_IPRIORITYR87 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR87_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR87_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR87_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR87_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR87_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR87_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR87_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR87_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR87_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR87_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR87_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR87_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR87_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR87_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR87_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR87_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR87_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR87_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR87_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR87_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR88 - GICD_IPRIORITYR88 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR88_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR88_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR88_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR88_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR88_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR88_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR88_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR88_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR88_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR88_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR88_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR88_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR88_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR88_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR88_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR88_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR88_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR88_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR88_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR88_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR89 - GICD_IPRIORITYR89 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR89_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR89_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR89_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR89_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR89_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR89_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR89_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR89_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR89_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR89_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR89_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR89_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR89_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR89_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR89_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR89_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR89_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR89_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR89_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR89_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR90 - GICD_IPRIORITYR90 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR90_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR90_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR90_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR90_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR90_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR90_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR90_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR90_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR90_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR90_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR90_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR90_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR90_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR90_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR90_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR90_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR90_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR90_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR90_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR90_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR91 - GICD_IPRIORITYR91 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR91_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR91_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR91_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR91_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR91_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR91_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR91_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR91_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR91_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR91_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR91_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR91_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR91_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR91_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR91_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR91_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR91_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR91_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR91_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR91_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR92 - GICD_IPRIORITYR92 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR92_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR92_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR92_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR92_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR92_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR92_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR92_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR92_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR92_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR92_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR92_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR92_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR92_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR92_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR92_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR92_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR92_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR92_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR92_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR92_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR93 - GICD_IPRIORITYR93 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR93_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR93_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR93_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR93_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR93_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR93_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR93_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR93_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR93_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR93_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR93_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR93_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR93_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR93_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR93_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR93_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR93_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR93_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR93_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR93_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR94 - GICD_IPRIORITYR94 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR94_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR94_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR94_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR94_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR94_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR94_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR94_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR94_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR94_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR94_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR94_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR94_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR94_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR94_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR94_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR94_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR94_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR94_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR94_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR94_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR95 - GICD_IPRIORITYR95 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR95_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR95_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR95_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR95_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR95_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR95_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR95_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR95_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR95_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR95_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR95_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR95_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR95_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR95_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR95_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR95_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR95_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR95_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR95_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR95_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR96 - GICD_IPRIORITYR96 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR96_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR96_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR96_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR96_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR96_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR96_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR96_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR96_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR96_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR96_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR96_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR96_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR96_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR96_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR96_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR96_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR96_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR96_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR96_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR96_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR97 - GICD_IPRIORITYR97 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR97_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR97_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR97_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR97_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR97_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR97_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR97_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR97_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR97_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR97_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR97_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR97_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR97_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR97_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR97_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR97_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR97_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR97_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR97_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR97_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR98 - GICD_IPRIORITYR98 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR98_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR98_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR98_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR98_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR98_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR98_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR98_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR98_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR98_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR98_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR98_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR98_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR98_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR98_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR98_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR98_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR98_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR98_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR98_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR98_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR99 - GICD_IPRIORITYR99 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR99_offset0_MASK  (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR99_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR99_offset0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR99_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR99_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR99_offset1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR99_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR99_offset1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR99_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR99_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR99_offset2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR99_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR99_offset2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR99_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR99_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR99_offset3_MASK  (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR99_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR99_offset3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR99_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR99_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR100 - GICD_IPRIORITYR100 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR100_offset0_MASK (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR100_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR100_offset0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR100_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR100_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR100_offset1_MASK (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR100_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR100_offset1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR100_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR100_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR100_offset2_MASK (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR100_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR100_offset2(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR100_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR100_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR100_offset3_MASK (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR100_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR100_offset3(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR100_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR100_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR101 - GICD_IPRIORITYR101 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR101_offset0_MASK (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR101_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR101_offset0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR101_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR101_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR101_offset1_MASK (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR101_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR101_offset1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR101_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR101_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR101_offset2_MASK (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR101_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR101_offset2(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR101_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR101_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR101_offset3_MASK (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR101_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR101_offset3(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR101_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR101_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR102 - GICD_IPRIORITYR102 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR102_offset0_MASK (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR102_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR102_offset0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR102_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR102_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR102_offset1_MASK (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR102_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR102_offset1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR102_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR102_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR102_offset2_MASK (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR102_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR102_offset2(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR102_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR102_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR102_offset3_MASK (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR102_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR102_offset3(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR102_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR102_offset3_MASK)
/*! @} */

/*! @name GICD_IPRIORITYR103 - GICD_IPRIORITYR103 */
/*! @{ */

#define NOC_GICD_GICD_IPRIORITYR103_offset0_MASK (0xFFU)
#define NOC_GICD_GICD_IPRIORITYR103_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR103_offset0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR103_offset0_SHIFT)) & NOC_GICD_GICD_IPRIORITYR103_offset0_MASK)

#define NOC_GICD_GICD_IPRIORITYR103_offset1_MASK (0xFF00U)
#define NOC_GICD_GICD_IPRIORITYR103_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR103_offset1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR103_offset1_SHIFT)) & NOC_GICD_GICD_IPRIORITYR103_offset1_MASK)

#define NOC_GICD_GICD_IPRIORITYR103_offset2_MASK (0xFF0000U)
#define NOC_GICD_GICD_IPRIORITYR103_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR103_offset2(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR103_offset2_SHIFT)) & NOC_GICD_GICD_IPRIORITYR103_offset2_MASK)

#define NOC_GICD_GICD_IPRIORITYR103_offset3_MASK (0xFF000000U)
#define NOC_GICD_GICD_IPRIORITYR103_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICD_GICD_IPRIORITYR103_offset3(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IPRIORITYR103_offset3_SHIFT)) & NOC_GICD_GICD_IPRIORITYR103_offset3_MASK)
/*! @} */

/*! @name GICD_ICFGR2 - GICD_ICFGR2 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR2_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR2_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR2_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR2_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR2_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR2_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR2_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR2_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR2_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR2_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR2_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR2_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR2_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR2_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR2_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR2_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR2_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR2_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR2_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR2_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR2_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR3 - GICD_ICFGR3 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR3_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR3_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR3_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR3_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR3_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR3_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR3_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR3_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR3_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR3_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR3_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR3_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR3_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR3_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR3_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR3_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR3_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR3_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR3_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR3_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR3_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR4 - GICD_ICFGR4 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR4_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR4_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR4_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR4_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR4_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR4_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR4_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR4_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR4_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR4_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR4_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR4_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR4_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR4_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR4_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR4_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR4_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR4_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR4_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR4_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR4_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR5 - GICD_ICFGR5 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR5_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR5_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR5_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR5_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR5_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR5_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR5_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR5_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR5_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR5_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR5_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR5_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR5_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR5_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR5_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR5_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR5_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR5_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR5_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR5_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR5_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR6 - GICD_ICFGR6 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR6_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR6_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR6_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR6_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR6_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR6_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR6_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR6_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR6_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR6_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR6_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR6_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR6_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR6_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR6_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR6_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR6_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR6_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR6_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR6_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR6_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR7 - GICD_ICFGR7 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR7_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR7_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR7_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR7_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR7_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR7_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR7_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR7_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR7_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR7_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR7_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR7_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR7_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR7_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR7_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR7_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR7_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR7_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR7_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR7_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR7_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR8 - GICD_ICFGR8 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR8_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR8_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR8_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR8_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR8_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR8_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR8_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR8_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR8_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR8_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR8_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR8_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR8_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR8_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR8_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR8_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR8_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR8_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR8_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR8_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR8_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR9 - GICD_ICFGR9 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR9_int_config0_MASK    (0x3U)
#define NOC_GICD_GICD_ICFGR9_int_config0_SHIFT   (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config1_MASK    (0xCU)
#define NOC_GICD_GICD_ICFGR9_int_config1_SHIFT   (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config2_MASK    (0x30U)
#define NOC_GICD_GICD_ICFGR9_int_config2_SHIFT   (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config3_MASK    (0xC0U)
#define NOC_GICD_GICD_ICFGR9_int_config3_SHIFT   (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config4_MASK    (0x300U)
#define NOC_GICD_GICD_ICFGR9_int_config4_SHIFT   (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config5_MASK    (0xC00U)
#define NOC_GICD_GICD_ICFGR9_int_config5_SHIFT   (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config6_MASK    (0x3000U)
#define NOC_GICD_GICD_ICFGR9_int_config6_SHIFT   (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config7_MASK    (0xC000U)
#define NOC_GICD_GICD_ICFGR9_int_config7_SHIFT   (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config8_MASK    (0x30000U)
#define NOC_GICD_GICD_ICFGR9_int_config8_SHIFT   (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config9_MASK    (0xC0000U)
#define NOC_GICD_GICD_ICFGR9_int_config9_SHIFT   (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config10_MASK   (0x300000U)
#define NOC_GICD_GICD_ICFGR9_int_config10_SHIFT  (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config11_MASK   (0xC00000U)
#define NOC_GICD_GICD_ICFGR9_int_config11_SHIFT  (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config12_MASK   (0x3000000U)
#define NOC_GICD_GICD_ICFGR9_int_config12_SHIFT  (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config13_MASK   (0xC000000U)
#define NOC_GICD_GICD_ICFGR9_int_config13_SHIFT  (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config14_MASK   (0x30000000U)
#define NOC_GICD_GICD_ICFGR9_int_config14_SHIFT  (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR9_int_config15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_ICFGR9_int_config15_SHIFT  (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR9_int_config15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR9_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR9_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR10 - GICD_ICFGR10 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR10_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR10_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR10_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR10_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR10_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR10_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR10_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR10_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR10_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR10_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR10_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR10_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR10_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR10_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR10_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR10_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR10_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR10_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR10_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR10_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR10_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR11 - GICD_ICFGR11 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR11_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR11_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR11_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR11_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR11_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR11_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR11_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR11_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR11_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR11_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR11_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR11_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR11_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR11_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR11_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR11_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR11_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR11_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR11_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR11_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR11_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR12 - GICD_ICFGR12 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR12_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR12_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR12_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR12_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR12_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR12_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR12_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR12_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR12_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR12_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR12_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR12_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR12_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR12_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR12_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR12_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR12_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR12_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR12_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR12_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR12_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR13 - GICD_ICFGR13 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR13_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR13_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR13_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR13_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR13_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR13_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR13_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR13_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR13_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR13_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR13_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR13_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR13_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR13_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR13_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR13_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR13_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR13_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR13_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR13_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR13_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR14 - GICD_ICFGR14 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR14_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR14_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR14_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR14_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR14_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR14_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR14_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR14_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR14_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR14_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR14_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR14_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR14_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR14_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR14_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR14_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR14_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR14_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR14_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR14_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR14_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR15 - GICD_ICFGR15 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR15_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR15_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR15_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR15_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR15_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR15_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR15_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR15_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR15_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR15_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR15_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR15_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR15_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR15_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR15_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR15_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR15_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR15_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR15_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR15_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR15_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR16 - GICD_ICFGR16 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR16_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR16_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR16_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR16_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR16_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR16_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR16_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR16_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR16_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR16_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR16_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR16_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR16_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR16_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR16_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR16_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR16_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR16_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR16_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR16_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR16_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR17 - GICD_ICFGR17 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR17_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR17_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR17_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR17_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR17_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR17_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR17_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR17_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR17_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR17_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR17_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR17_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR17_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR17_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR17_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR17_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR17_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR17_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR17_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR17_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR17_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR18 - GICD_ICFGR18 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR18_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR18_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR18_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR18_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR18_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR18_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR18_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR18_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR18_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR18_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR18_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR18_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR18_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR18_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR18_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR18_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR18_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR18_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR18_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR18_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR18_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR19 - GICD_ICFGR19 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR19_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR19_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR19_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR19_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR19_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR19_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR19_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR19_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR19_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR19_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR19_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR19_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR19_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR19_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR19_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR19_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR19_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR19_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR19_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR19_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR19_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR20 - GICD_ICFGR20 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR20_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR20_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR20_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR20_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR20_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR20_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR20_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR20_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR20_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR20_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR20_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR20_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR20_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR20_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR20_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR20_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR20_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR20_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR20_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR20_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR20_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR21 - GICD_ICFGR21 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR21_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR21_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR21_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR21_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR21_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR21_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR21_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR21_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR21_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR21_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR21_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR21_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR21_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR21_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR21_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR21_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR21_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR21_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR21_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR21_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR21_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR22 - GICD_ICFGR22 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR22_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR22_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR22_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR22_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR22_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR22_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR22_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR22_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR22_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR22_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR22_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR22_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR22_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR22_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR22_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR22_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR22_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR22_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR22_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR22_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR22_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR23 - GICD_ICFGR23 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR23_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR23_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR23_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR23_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR23_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR23_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR23_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR23_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR23_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR23_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR23_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR23_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR23_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR23_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR23_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR23_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR23_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR23_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR23_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR23_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR23_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR24 - GICD_ICFGR24 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR24_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR24_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR24_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR24_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR24_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR24_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR24_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR24_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR24_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR24_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR24_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR24_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR24_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR24_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR24_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR24_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR24_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR24_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR24_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR24_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR24_int_config15_MASK)
/*! @} */

/*! @name GICD_ICFGR25 - GICD_ICFGR25 */
/*! @{ */

#define NOC_GICD_GICD_ICFGR25_int_config0_MASK   (0x3U)
#define NOC_GICD_GICD_ICFGR25_int_config0_SHIFT  (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config0_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config0_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config1_MASK   (0xCU)
#define NOC_GICD_GICD_ICFGR25_int_config1_SHIFT  (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config1_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config1_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config2_MASK   (0x30U)
#define NOC_GICD_GICD_ICFGR25_int_config2_SHIFT  (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config2_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config2_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config3_MASK   (0xC0U)
#define NOC_GICD_GICD_ICFGR25_int_config3_SHIFT  (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config3(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config3_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config3_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config4_MASK   (0x300U)
#define NOC_GICD_GICD_ICFGR25_int_config4_SHIFT  (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config4(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config4_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config4_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config5_MASK   (0xC00U)
#define NOC_GICD_GICD_ICFGR25_int_config5_SHIFT  (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config5(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config5_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config5_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config6_MASK   (0x3000U)
#define NOC_GICD_GICD_ICFGR25_int_config6_SHIFT  (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config6(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config6_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config6_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config7_MASK   (0xC000U)
#define NOC_GICD_GICD_ICFGR25_int_config7_SHIFT  (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config7(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config7_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config7_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config8_MASK   (0x30000U)
#define NOC_GICD_GICD_ICFGR25_int_config8_SHIFT  (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config8(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config8_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config8_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config9_MASK   (0xC0000U)
#define NOC_GICD_GICD_ICFGR25_int_config9_SHIFT  (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config9(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config9_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config9_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config10_MASK  (0x300000U)
#define NOC_GICD_GICD_ICFGR25_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config10(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config10_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config10_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config11_MASK  (0xC00000U)
#define NOC_GICD_GICD_ICFGR25_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config11(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config11_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config11_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config12_MASK  (0x3000000U)
#define NOC_GICD_GICD_ICFGR25_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config12(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config12_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config12_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config13_MASK  (0xC000000U)
#define NOC_GICD_GICD_ICFGR25_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config13(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config13_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config13_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config14_MASK  (0x30000000U)
#define NOC_GICD_GICD_ICFGR25_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config14(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config14_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config14_MASK)

#define NOC_GICD_GICD_ICFGR25_int_config15_MASK  (0xC0000000U)
#define NOC_GICD_GICD_ICFGR25_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICD_GICD_ICFGR25_int_config15(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICFGR25_int_config15_SHIFT)) & NOC_GICD_GICD_ICFGR25_int_config15_MASK)
/*! @} */

/*! @name GICD_IGRPMODR1 - GICD_IGRPMODR1 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR1_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR1_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR1_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR2 - GICD_IGRPMODR2 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR2_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR2_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR2_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR3 - GICD_IGRPMODR3 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR3_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR3_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR3_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR4 - GICD_IGRPMODR4 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR4_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR4_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR4_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR5 - GICD_IGRPMODR5 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR5_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR5_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR5_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR6 - GICD_IGRPMODR6 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR6_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR6_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR6_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR7 - GICD_IGRPMODR7 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR7_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR7_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR7_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR8 - GICD_IGRPMODR8 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR8_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR8_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR8_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR9 - GICD_IGRPMODR9 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR9_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR9_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR9_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR10 - GICD_IGRPMODR10 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR10_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR10_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR10_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR11 - GICD_IGRPMODR11 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR11_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR11_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR11_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_IGRPMODR12 - GICD_IGRPMODR12 */
/*! @{ */

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit0_MASK (0x1U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit0_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit0_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit1_MASK (0x2U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit1_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit1_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit2_MASK (0x4U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit2_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit2_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit3_MASK (0x8U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit3_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit3_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit4_MASK (0x10U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit4_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit4_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit5_MASK (0x20U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit5_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit5_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit6_MASK (0x40U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit6_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit6_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit7_MASK (0x80U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit7_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit7_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit8_MASK (0x100U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit8_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit8_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit9_MASK (0x200U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit9_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit9_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit10_MASK (0x400U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit10_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit10_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit11_MASK (0x800U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit11_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit11_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit12_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit12_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit13_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit13_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit14_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit14_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit15_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit15_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit16_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit16_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit17_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit17_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit18_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit18_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit19_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit19_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit20_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit20_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit21_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit21_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit22_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit22_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit23_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit23_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit24_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit24_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit25_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit25_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit26_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit26_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit27_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit27_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit28_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit28_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit29_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit29_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit30_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit30_MASK)

#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICD_GICD_IGRPMODR12_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_IGRPMODR12_group_modifier_bit31_SHIFT)) & NOC_GICD_GICD_IGRPMODR12_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICD_NSACR2 - GICD_NSACR2 */
/*! @{ */

#define NOC_GICD_GICD_NSACR2_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR2_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR2_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR2_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR2_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR2_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR2_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR2_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR2_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR2_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR2_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR2_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR2_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR2_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR2_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR2_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR2_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR2_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR2_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR2_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR2_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR2_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR2_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR2_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR2_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR2_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR2_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR2_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR2_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR2_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR2_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR2_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR2_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR2_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR2_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR2_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR3 - GICD_NSACR3 */
/*! @{ */

#define NOC_GICD_GICD_NSACR3_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR3_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR3_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR3_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR3_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR3_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR3_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR3_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR3_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR3_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR3_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR3_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR3_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR3_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR3_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR3_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR3_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR3_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR3_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR3_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR3_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR3_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR3_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR3_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR3_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR3_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR3_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR3_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR3_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR3_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR3_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR3_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR3_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR3_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR3_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR3_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR4 - GICD_NSACR4 */
/*! @{ */

#define NOC_GICD_GICD_NSACR4_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR4_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR4_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR4_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR4_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR4_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR4_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR4_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR4_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR4_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR4_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR4_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR4_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR4_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR4_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR4_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR4_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR4_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR4_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR4_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR4_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR4_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR4_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR4_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR4_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR4_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR4_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR4_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR4_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR4_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR4_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR4_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR4_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR4_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR4_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR4_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR5 - GICD_NSACR5 */
/*! @{ */

#define NOC_GICD_GICD_NSACR5_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR5_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR5_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR5_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR5_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR5_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR5_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR5_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR5_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR5_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR5_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR5_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR5_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR5_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR5_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR5_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR5_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR5_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR5_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR5_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR5_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR5_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR5_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR5_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR5_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR5_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR5_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR5_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR5_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR5_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR5_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR5_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR5_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR5_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR5_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR5_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR6 - GICD_NSACR6 */
/*! @{ */

#define NOC_GICD_GICD_NSACR6_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR6_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR6_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR6_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR6_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR6_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR6_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR6_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR6_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR6_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR6_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR6_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR6_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR6_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR6_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR6_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR6_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR6_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR6_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR6_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR6_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR6_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR6_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR6_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR6_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR6_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR6_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR6_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR6_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR6_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR6_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR6_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR6_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR6_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR6_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR6_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR7 - GICD_NSACR7 */
/*! @{ */

#define NOC_GICD_GICD_NSACR7_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR7_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR7_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR7_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR7_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR7_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR7_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR7_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR7_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR7_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR7_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR7_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR7_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR7_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR7_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR7_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR7_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR7_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR7_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR7_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR7_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR7_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR7_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR7_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR7_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR7_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR7_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR7_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR7_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR7_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR7_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR7_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR7_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR7_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR7_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR7_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR8 - GICD_NSACR8 */
/*! @{ */

#define NOC_GICD_GICD_NSACR8_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR8_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR8_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR8_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR8_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR8_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR8_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR8_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR8_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR8_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR8_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR8_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR8_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR8_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR8_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR8_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR8_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR8_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR8_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR8_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR8_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR8_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR8_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR8_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR8_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR8_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR8_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR8_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR8_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR8_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR8_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR8_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR8_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR8_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR8_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR8_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR9 - GICD_NSACR9 */
/*! @{ */

#define NOC_GICD_GICD_NSACR9_ns_access0_MASK     (0x3U)
#define NOC_GICD_GICD_NSACR9_ns_access0_SHIFT    (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR9_ns_access0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access1_MASK     (0xCU)
#define NOC_GICD_GICD_NSACR9_ns_access1_SHIFT    (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR9_ns_access1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access2_MASK     (0x30U)
#define NOC_GICD_GICD_NSACR9_ns_access2_SHIFT    (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR9_ns_access2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access3_MASK     (0xC0U)
#define NOC_GICD_GICD_NSACR9_ns_access3_SHIFT    (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR9_ns_access3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access4_MASK     (0x300U)
#define NOC_GICD_GICD_NSACR9_ns_access4_SHIFT    (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR9_ns_access4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access5_MASK     (0xC00U)
#define NOC_GICD_GICD_NSACR9_ns_access5_SHIFT    (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR9_ns_access5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access6_MASK     (0x3000U)
#define NOC_GICD_GICD_NSACR9_ns_access6_SHIFT    (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR9_ns_access6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access7_MASK     (0xC000U)
#define NOC_GICD_GICD_NSACR9_ns_access7_SHIFT    (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR9_ns_access7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access8_MASK     (0x30000U)
#define NOC_GICD_GICD_NSACR9_ns_access8_SHIFT    (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR9_ns_access8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access9_MASK     (0xC0000U)
#define NOC_GICD_GICD_NSACR9_ns_access9_SHIFT    (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR9_ns_access9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access10_MASK    (0x300000U)
#define NOC_GICD_GICD_NSACR9_ns_access10_SHIFT   (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR9_ns_access10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access11_MASK    (0xC00000U)
#define NOC_GICD_GICD_NSACR9_ns_access11_SHIFT   (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR9_ns_access11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access12_MASK    (0x3000000U)
#define NOC_GICD_GICD_NSACR9_ns_access12_SHIFT   (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR9_ns_access12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access13_MASK    (0xC000000U)
#define NOC_GICD_GICD_NSACR9_ns_access13_SHIFT   (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR9_ns_access13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access14_MASK    (0x30000000U)
#define NOC_GICD_GICD_NSACR9_ns_access14_SHIFT   (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR9_ns_access14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR9_ns_access15_MASK    (0xC0000000U)
#define NOC_GICD_GICD_NSACR9_ns_access15_SHIFT   (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR9_ns_access15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR9_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR9_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR10 - GICD_NSACR10 */
/*! @{ */

#define NOC_GICD_GICD_NSACR10_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR10_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR10_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR10_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR10_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR10_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR10_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR10_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR10_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR10_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR10_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR10_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR10_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR10_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR10_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR10_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR10_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR10_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR10_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR10_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR10_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR10_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR10_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR10_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR10_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR10_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR10_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR10_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR10_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR10_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR10_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR10_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR10_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR10_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR10_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR10_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR11 - GICD_NSACR11 */
/*! @{ */

#define NOC_GICD_GICD_NSACR11_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR11_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR11_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR11_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR11_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR11_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR11_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR11_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR11_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR11_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR11_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR11_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR11_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR11_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR11_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR11_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR11_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR11_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR11_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR11_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR11_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR11_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR11_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR11_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR11_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR11_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR11_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR11_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR11_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR11_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR11_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR11_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR11_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR11_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR11_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR11_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR12 - GICD_NSACR12 */
/*! @{ */

#define NOC_GICD_GICD_NSACR12_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR12_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR12_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR12_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR12_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR12_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR12_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR12_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR12_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR12_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR12_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR12_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR12_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR12_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR12_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR12_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR12_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR12_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR12_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR12_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR12_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR12_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR12_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR12_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR12_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR12_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR12_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR12_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR12_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR12_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR12_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR12_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR12_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR12_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR12_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR12_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR13 - GICD_NSACR13 */
/*! @{ */

#define NOC_GICD_GICD_NSACR13_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR13_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR13_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR13_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR13_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR13_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR13_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR13_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR13_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR13_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR13_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR13_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR13_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR13_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR13_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR13_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR13_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR13_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR13_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR13_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR13_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR13_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR13_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR13_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR13_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR13_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR13_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR13_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR13_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR13_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR13_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR13_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR13_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR13_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR13_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR13_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR14 - GICD_NSACR14 */
/*! @{ */

#define NOC_GICD_GICD_NSACR14_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR14_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR14_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR14_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR14_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR14_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR14_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR14_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR14_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR14_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR14_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR14_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR14_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR14_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR14_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR14_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR14_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR14_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR14_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR14_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR14_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR14_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR14_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR14_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR14_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR14_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR14_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR14_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR14_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR14_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR14_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR14_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR14_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR14_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR14_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR14_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR15 - GICD_NSACR15 */
/*! @{ */

#define NOC_GICD_GICD_NSACR15_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR15_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR15_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR15_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR15_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR15_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR15_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR15_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR15_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR15_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR15_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR15_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR15_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR15_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR15_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR15_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR15_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR15_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR15_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR15_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR15_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR15_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR15_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR15_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR15_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR15_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR15_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR15_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR15_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR15_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR15_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR15_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR15_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR15_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR15_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR15_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR16 - GICD_NSACR16 */
/*! @{ */

#define NOC_GICD_GICD_NSACR16_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR16_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR16_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR16_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR16_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR16_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR16_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR16_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR16_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR16_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR16_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR16_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR16_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR16_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR16_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR16_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR16_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR16_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR16_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR16_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR16_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR16_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR16_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR16_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR16_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR16_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR16_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR16_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR16_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR16_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR16_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR16_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR16_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR16_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR16_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR16_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR17 - GICD_NSACR17 */
/*! @{ */

#define NOC_GICD_GICD_NSACR17_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR17_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR17_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR17_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR17_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR17_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR17_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR17_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR17_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR17_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR17_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR17_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR17_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR17_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR17_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR17_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR17_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR17_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR17_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR17_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR17_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR17_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR17_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR17_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR17_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR17_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR17_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR17_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR17_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR17_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR17_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR17_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR17_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR17_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR17_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR17_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR18 - GICD_NSACR18 */
/*! @{ */

#define NOC_GICD_GICD_NSACR18_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR18_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR18_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR18_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR18_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR18_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR18_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR18_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR18_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR18_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR18_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR18_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR18_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR18_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR18_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR18_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR18_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR18_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR18_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR18_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR18_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR18_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR18_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR18_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR18_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR18_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR18_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR18_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR18_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR18_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR18_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR18_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR18_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR18_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR18_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR18_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR19 - GICD_NSACR19 */
/*! @{ */

#define NOC_GICD_GICD_NSACR19_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR19_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR19_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR19_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR19_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR19_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR19_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR19_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR19_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR19_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR19_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR19_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR19_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR19_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR19_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR19_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR19_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR19_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR19_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR19_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR19_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR19_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR19_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR19_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR19_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR19_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR19_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR19_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR19_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR19_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR19_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR19_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR19_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR19_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR19_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR19_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR20 - GICD_NSACR20 */
/*! @{ */

#define NOC_GICD_GICD_NSACR20_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR20_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR20_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR20_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR20_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR20_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR20_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR20_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR20_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR20_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR20_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR20_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR20_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR20_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR20_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR20_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR20_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR20_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR20_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR20_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR20_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR20_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR20_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR20_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR20_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR20_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR20_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR20_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR20_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR20_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR20_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR20_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR20_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR20_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR20_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR20_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR21 - GICD_NSACR21 */
/*! @{ */

#define NOC_GICD_GICD_NSACR21_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR21_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR21_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR21_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR21_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR21_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR21_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR21_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR21_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR21_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR21_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR21_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR21_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR21_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR21_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR21_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR21_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR21_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR21_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR21_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR21_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR21_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR21_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR21_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR21_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR21_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR21_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR21_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR21_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR21_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR21_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR21_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR21_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR21_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR21_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR21_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR22 - GICD_NSACR22 */
/*! @{ */

#define NOC_GICD_GICD_NSACR22_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR22_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR22_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR22_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR22_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR22_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR22_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR22_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR22_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR22_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR22_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR22_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR22_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR22_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR22_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR22_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR22_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR22_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR22_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR22_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR22_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR22_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR22_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR22_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR22_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR22_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR22_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR22_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR22_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR22_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR22_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR22_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR22_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR22_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR22_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR22_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR23 - GICD_NSACR23 */
/*! @{ */

#define NOC_GICD_GICD_NSACR23_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR23_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR23_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR23_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR23_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR23_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR23_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR23_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR23_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR23_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR23_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR23_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR23_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR23_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR23_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR23_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR23_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR23_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR23_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR23_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR23_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR23_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR23_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR23_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR23_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR23_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR23_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR23_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR23_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR23_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR23_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR23_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR23_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR23_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR23_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR23_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR24 - GICD_NSACR24 */
/*! @{ */

#define NOC_GICD_GICD_NSACR24_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR24_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR24_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR24_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR24_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR24_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR24_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR24_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR24_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR24_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR24_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR24_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR24_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR24_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR24_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR24_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR24_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR24_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR24_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR24_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR24_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR24_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR24_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR24_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR24_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR24_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR24_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR24_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR24_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR24_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR24_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR24_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR24_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR24_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR24_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR24_ns_access15_MASK)
/*! @} */

/*! @name GICD_NSACR25 - GICD_NSACR25 */
/*! @{ */

#define NOC_GICD_GICD_NSACR25_ns_access0_MASK    (0x3U)
#define NOC_GICD_GICD_NSACR25_ns_access0_SHIFT   (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICD_GICD_NSACR25_ns_access0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access0_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access0_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access1_MASK    (0xCU)
#define NOC_GICD_GICD_NSACR25_ns_access1_SHIFT   (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICD_GICD_NSACR25_ns_access1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access1_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access1_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access2_MASK    (0x30U)
#define NOC_GICD_GICD_NSACR25_ns_access2_SHIFT   (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICD_GICD_NSACR25_ns_access2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access2_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access2_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access3_MASK    (0xC0U)
#define NOC_GICD_GICD_NSACR25_ns_access3_SHIFT   (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICD_GICD_NSACR25_ns_access3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access3_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access3_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access4_MASK    (0x300U)
#define NOC_GICD_GICD_NSACR25_ns_access4_SHIFT   (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICD_GICD_NSACR25_ns_access4(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access4_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access4_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access5_MASK    (0xC00U)
#define NOC_GICD_GICD_NSACR25_ns_access5_SHIFT   (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICD_GICD_NSACR25_ns_access5(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access5_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access5_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access6_MASK    (0x3000U)
#define NOC_GICD_GICD_NSACR25_ns_access6_SHIFT   (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICD_GICD_NSACR25_ns_access6(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access6_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access6_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access7_MASK    (0xC000U)
#define NOC_GICD_GICD_NSACR25_ns_access7_SHIFT   (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICD_GICD_NSACR25_ns_access7(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access7_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access7_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access8_MASK    (0x30000U)
#define NOC_GICD_GICD_NSACR25_ns_access8_SHIFT   (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICD_GICD_NSACR25_ns_access8(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access8_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access8_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access9_MASK    (0xC0000U)
#define NOC_GICD_GICD_NSACR25_ns_access9_SHIFT   (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICD_GICD_NSACR25_ns_access9(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access9_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access9_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access10_MASK   (0x300000U)
#define NOC_GICD_GICD_NSACR25_ns_access10_SHIFT  (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICD_GICD_NSACR25_ns_access10(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access10_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access10_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access11_MASK   (0xC00000U)
#define NOC_GICD_GICD_NSACR25_ns_access11_SHIFT  (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICD_GICD_NSACR25_ns_access11(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access11_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access11_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access12_MASK   (0x3000000U)
#define NOC_GICD_GICD_NSACR25_ns_access12_SHIFT  (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICD_GICD_NSACR25_ns_access12(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access12_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access12_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access13_MASK   (0xC000000U)
#define NOC_GICD_GICD_NSACR25_ns_access13_SHIFT  (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICD_GICD_NSACR25_ns_access13(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access13_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access13_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access14_MASK   (0x30000000U)
#define NOC_GICD_GICD_NSACR25_ns_access14_SHIFT  (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICD_GICD_NSACR25_ns_access14(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access14_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access14_MASK)

#define NOC_GICD_GICD_NSACR25_ns_access15_MASK   (0xC0000000U)
#define NOC_GICD_GICD_NSACR25_ns_access15_SHIFT  (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICD_GICD_NSACR25_ns_access15(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_NSACR25_ns_access15_SHIFT)) & NOC_GICD_GICD_NSACR25_ns_access15_MASK)
/*! @} */

/*! @name GICD_IROUTER32 - GICD_IROUTER32 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER32_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER32_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER32_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER32_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER32_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER32_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER32_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER32_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER32_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER32_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER32_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER32_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER32_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER32_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER32_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER32_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER32_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER32_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER32_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER32_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER32_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER32_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER32_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER32_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER32_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER32_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER32_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER32_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER32_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER33 - GICD_IROUTER33 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER33_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER33_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER33_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER33_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER33_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER33_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER33_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER33_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER33_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER33_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER33_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER33_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER33_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER33_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER33_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER33_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER33_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER33_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER33_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER33_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER33_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER33_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER33_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER33_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER33_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER33_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER33_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER33_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER33_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER34 - GICD_IROUTER34 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER34_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER34_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER34_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER34_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER34_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER34_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER34_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER34_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER34_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER34_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER34_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER34_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER34_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER34_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER34_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER34_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER34_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER34_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER34_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER34_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER34_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER34_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER34_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER34_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER34_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER34_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER34_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER34_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER34_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER35 - GICD_IROUTER35 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER35_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER35_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER35_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER35_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER35_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER35_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER35_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER35_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER35_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER35_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER35_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER35_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER35_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER35_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER35_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER35_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER35_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER35_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER35_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER35_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER35_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER35_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER35_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER35_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER35_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER35_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER35_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER35_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER35_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER36 - GICD_IROUTER36 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER36_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER36_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER36_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER36_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER36_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER36_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER36_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER36_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER36_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER36_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER36_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER36_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER36_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER36_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER36_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER36_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER36_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER36_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER36_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER36_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER36_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER36_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER36_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER36_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER36_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER36_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER36_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER36_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER36_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER37 - GICD_IROUTER37 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER37_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER37_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER37_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER37_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER37_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER37_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER37_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER37_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER37_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER37_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER37_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER37_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER37_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER37_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER37_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER37_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER37_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER37_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER37_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER37_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER37_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER37_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER37_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER37_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER37_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER37_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER37_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER37_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER37_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER38 - GICD_IROUTER38 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER38_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER38_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER38_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER38_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER38_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER38_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER38_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER38_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER38_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER38_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER38_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER38_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER38_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER38_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER38_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER38_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER38_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER38_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER38_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER38_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER38_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER38_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER38_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER38_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER38_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER38_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER38_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER38_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER38_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER39 - GICD_IROUTER39 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER39_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER39_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER39_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER39_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER39_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER39_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER39_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER39_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER39_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER39_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER39_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER39_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER39_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER39_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER39_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER39_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER39_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER39_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER39_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER39_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER39_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER39_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER39_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER39_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER39_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER39_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER39_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER39_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER39_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER40 - GICD_IROUTER40 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER40_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER40_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER40_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER40_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER40_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER40_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER40_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER40_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER40_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER40_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER40_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER40_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER40_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER40_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER40_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER40_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER40_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER40_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER40_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER40_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER40_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER40_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER40_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER40_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER40_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER40_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER40_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER40_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER40_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER41 - GICD_IROUTER41 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER41_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER41_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER41_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER41_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER41_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER41_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER41_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER41_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER41_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER41_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER41_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER41_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER41_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER41_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER41_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER41_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER41_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER41_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER41_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER41_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER41_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER41_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER41_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER41_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER41_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER41_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER41_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER41_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER41_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER42 - GICD_IROUTER42 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER42_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER42_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER42_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER42_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER42_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER42_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER42_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER42_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER42_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER42_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER42_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER42_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER42_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER42_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER42_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER42_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER42_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER42_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER42_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER42_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER42_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER42_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER42_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER42_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER42_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER42_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER42_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER42_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER42_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER43 - GICD_IROUTER43 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER43_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER43_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER43_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER43_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER43_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER43_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER43_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER43_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER43_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER43_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER43_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER43_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER43_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER43_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER43_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER43_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER43_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER43_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER43_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER43_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER43_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER43_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER43_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER43_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER43_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER43_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER43_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER43_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER43_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER44 - GICD_IROUTER44 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER44_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER44_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER44_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER44_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER44_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER44_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER44_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER44_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER44_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER44_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER44_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER44_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER44_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER44_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER44_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER44_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER44_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER44_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER44_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER44_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER44_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER44_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER44_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER44_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER44_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER44_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER44_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER44_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER44_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER45 - GICD_IROUTER45 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER45_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER45_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER45_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER45_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER45_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER45_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER45_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER45_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER45_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER45_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER45_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER45_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER45_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER45_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER45_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER45_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER45_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER45_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER45_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER45_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER45_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER45_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER45_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER45_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER45_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER45_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER45_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER45_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER45_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER46 - GICD_IROUTER46 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER46_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER46_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER46_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER46_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER46_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER46_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER46_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER46_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER46_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER46_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER46_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER46_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER46_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER46_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER46_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER46_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER46_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER46_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER46_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER46_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER46_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER46_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER46_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER46_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER46_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER46_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER46_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER46_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER46_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER47 - GICD_IROUTER47 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER47_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER47_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER47_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER47_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER47_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER47_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER47_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER47_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER47_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER47_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER47_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER47_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER47_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER47_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER47_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER47_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER47_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER47_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER47_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER47_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER47_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER47_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER47_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER47_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER47_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER47_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER47_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER47_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER47_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER48 - GICD_IROUTER48 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER48_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER48_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER48_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER48_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER48_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER48_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER48_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER48_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER48_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER48_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER48_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER48_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER48_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER48_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER48_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER48_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER48_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER48_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER48_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER48_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER48_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER48_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER48_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER48_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER48_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER48_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER48_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER48_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER48_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER49 - GICD_IROUTER49 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER49_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER49_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER49_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER49_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER49_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER49_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER49_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER49_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER49_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER49_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER49_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER49_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER49_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER49_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER49_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER49_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER49_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER49_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER49_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER49_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER49_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER49_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER49_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER49_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER49_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER49_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER49_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER49_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER49_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER50 - GICD_IROUTER50 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER50_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER50_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER50_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER50_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER50_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER50_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER50_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER50_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER50_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER50_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER50_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER50_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER50_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER50_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER50_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER50_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER50_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER50_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER50_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER50_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER50_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER50_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER50_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER50_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER50_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER50_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER50_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER50_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER50_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER51 - GICD_IROUTER51 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER51_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER51_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER51_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER51_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER51_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER51_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER51_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER51_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER51_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER51_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER51_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER51_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER51_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER51_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER51_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER51_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER51_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER51_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER51_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER51_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER51_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER51_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER51_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER51_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER51_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER51_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER51_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER51_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER51_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER52 - GICD_IROUTER52 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER52_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER52_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER52_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER52_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER52_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER52_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER52_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER52_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER52_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER52_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER52_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER52_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER52_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER52_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER52_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER52_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER52_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER52_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER52_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER52_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER52_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER52_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER52_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER52_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER52_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER52_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER52_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER52_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER52_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER53 - GICD_IROUTER53 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER53_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER53_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER53_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER53_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER53_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER53_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER53_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER53_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER53_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER53_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER53_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER53_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER53_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER53_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER53_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER53_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER53_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER53_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER53_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER53_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER53_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER53_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER53_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER53_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER53_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER53_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER53_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER53_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER53_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER54 - GICD_IROUTER54 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER54_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER54_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER54_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER54_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER54_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER54_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER54_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER54_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER54_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER54_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER54_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER54_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER54_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER54_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER54_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER54_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER54_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER54_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER54_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER54_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER54_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER54_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER54_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER54_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER54_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER54_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER54_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER54_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER54_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER55 - GICD_IROUTER55 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER55_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER55_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER55_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER55_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER55_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER55_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER55_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER55_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER55_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER55_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER55_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER55_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER55_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER55_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER55_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER55_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER55_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER55_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER55_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER55_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER55_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER55_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER55_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER55_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER55_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER55_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER55_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER55_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER55_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER56 - GICD_IROUTER56 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER56_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER56_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER56_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER56_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER56_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER56_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER56_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER56_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER56_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER56_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER56_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER56_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER56_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER56_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER56_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER56_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER56_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER56_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER56_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER56_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER56_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER56_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER56_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER56_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER56_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER56_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER56_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER56_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER56_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER57 - GICD_IROUTER57 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER57_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER57_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER57_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER57_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER57_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER57_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER57_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER57_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER57_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER57_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER57_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER57_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER57_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER57_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER57_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER57_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER57_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER57_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER57_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER57_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER57_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER57_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER57_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER57_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER57_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER57_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER57_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER57_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER57_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER58 - GICD_IROUTER58 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER58_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER58_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER58_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER58_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER58_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER58_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER58_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER58_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER58_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER58_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER58_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER58_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER58_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER58_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER58_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER58_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER58_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER58_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER58_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER58_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER58_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER58_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER58_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER58_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER58_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER58_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER58_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER58_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER58_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER59 - GICD_IROUTER59 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER59_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER59_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER59_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER59_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER59_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER59_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER59_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER59_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER59_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER59_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER59_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER59_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER59_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER59_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER59_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER59_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER59_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER59_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER59_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER59_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER59_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER59_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER59_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER59_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER59_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER59_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER59_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER59_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER59_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER60 - GICD_IROUTER60 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER60_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER60_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER60_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER60_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER60_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER60_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER60_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER60_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER60_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER60_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER60_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER60_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER60_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER60_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER60_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER60_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER60_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER60_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER60_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER60_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER60_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER60_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER60_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER60_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER60_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER60_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER60_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER60_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER60_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER61 - GICD_IROUTER61 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER61_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER61_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER61_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER61_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER61_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER61_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER61_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER61_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER61_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER61_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER61_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER61_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER61_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER61_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER61_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER61_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER61_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER61_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER61_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER61_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER61_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER61_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER61_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER61_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER61_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER61_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER61_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER61_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER61_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER62 - GICD_IROUTER62 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER62_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER62_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER62_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER62_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER62_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER62_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER62_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER62_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER62_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER62_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER62_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER62_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER62_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER62_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER62_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER62_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER62_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER62_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER62_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER62_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER62_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER62_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER62_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER62_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER62_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER62_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER62_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER62_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER62_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER63 - GICD_IROUTER63 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER63_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER63_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER63_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER63_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER63_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER63_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER63_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER63_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER63_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER63_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER63_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER63_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER63_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER63_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER63_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER63_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER63_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER63_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER63_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER63_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER63_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER63_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER63_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER63_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER63_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER63_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER63_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER63_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER63_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER64 - GICD_IROUTER64 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER64_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER64_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER64_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER64_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER64_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER64_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER64_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER64_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER64_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER64_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER64_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER64_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER64_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER64_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER64_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER64_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER64_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER64_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER64_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER64_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER64_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER64_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER64_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER64_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER64_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER64_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER64_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER64_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER64_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER65 - GICD_IROUTER65 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER65_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER65_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER65_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER65_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER65_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER65_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER65_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER65_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER65_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER65_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER65_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER65_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER65_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER65_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER65_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER65_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER65_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER65_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER65_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER65_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER65_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER65_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER65_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER65_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER65_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER65_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER65_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER65_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER65_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER66 - GICD_IROUTER66 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER66_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER66_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER66_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER66_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER66_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER66_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER66_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER66_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER66_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER66_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER66_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER66_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER66_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER66_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER66_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER66_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER66_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER66_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER66_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER66_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER66_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER66_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER66_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER66_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER66_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER66_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER66_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER66_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER66_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER67 - GICD_IROUTER67 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER67_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER67_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER67_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER67_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER67_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER67_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER67_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER67_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER67_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER67_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER67_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER67_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER67_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER67_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER67_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER67_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER67_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER67_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER67_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER67_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER67_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER67_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER67_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER67_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER67_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER67_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER67_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER67_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER67_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER68 - GICD_IROUTER68 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER68_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER68_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER68_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER68_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER68_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER68_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER68_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER68_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER68_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER68_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER68_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER68_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER68_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER68_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER68_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER68_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER68_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER68_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER68_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER68_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER68_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER68_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER68_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER68_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER68_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER68_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER68_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER68_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER68_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER69 - GICD_IROUTER69 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER69_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER69_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER69_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER69_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER69_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER69_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER69_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER69_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER69_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER69_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER69_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER69_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER69_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER69_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER69_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER69_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER69_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER69_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER69_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER69_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER69_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER69_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER69_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER69_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER69_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER69_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER69_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER69_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER69_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER70 - GICD_IROUTER70 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER70_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER70_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER70_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER70_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER70_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER70_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER70_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER70_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER70_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER70_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER70_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER70_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER70_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER70_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER70_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER70_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER70_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER70_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER70_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER70_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER70_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER70_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER70_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER70_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER70_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER70_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER70_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER70_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER70_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER71 - GICD_IROUTER71 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER71_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER71_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER71_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER71_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER71_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER71_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER71_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER71_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER71_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER71_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER71_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER71_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER71_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER71_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER71_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER71_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER71_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER71_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER71_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER71_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER71_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER71_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER71_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER71_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER71_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER71_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER71_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER71_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER71_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER72 - GICD_IROUTER72 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER72_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER72_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER72_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER72_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER72_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER72_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER72_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER72_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER72_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER72_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER72_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER72_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER72_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER72_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER72_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER72_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER72_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER72_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER72_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER72_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER72_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER72_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER72_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER72_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER72_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER72_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER72_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER72_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER72_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER73 - GICD_IROUTER73 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER73_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER73_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER73_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER73_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER73_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER73_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER73_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER73_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER73_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER73_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER73_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER73_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER73_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER73_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER73_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER73_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER73_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER73_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER73_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER73_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER73_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER73_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER73_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER73_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER73_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER73_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER73_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER73_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER73_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER74 - GICD_IROUTER74 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER74_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER74_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER74_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER74_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER74_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER74_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER74_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER74_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER74_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER74_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER74_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER74_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER74_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER74_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER74_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER74_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER74_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER74_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER74_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER74_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER74_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER74_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER74_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER74_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER74_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER74_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER74_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER74_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER74_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER75 - GICD_IROUTER75 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER75_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER75_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER75_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER75_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER75_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER75_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER75_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER75_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER75_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER75_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER75_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER75_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER75_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER75_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER75_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER75_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER75_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER75_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER75_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER75_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER75_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER75_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER75_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER75_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER75_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER75_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER75_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER75_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER75_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER76 - GICD_IROUTER76 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER76_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER76_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER76_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER76_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER76_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER76_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER76_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER76_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER76_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER76_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER76_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER76_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER76_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER76_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER76_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER76_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER76_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER76_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER76_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER76_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER76_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER76_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER76_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER76_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER76_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER76_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER76_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER76_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER76_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER77 - GICD_IROUTER77 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER77_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER77_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER77_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER77_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER77_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER77_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER77_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER77_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER77_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER77_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER77_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER77_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER77_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER77_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER77_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER77_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER77_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER77_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER77_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER77_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER77_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER77_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER77_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER77_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER77_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER77_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER77_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER77_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER77_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER78 - GICD_IROUTER78 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER78_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER78_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER78_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER78_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER78_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER78_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER78_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER78_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER78_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER78_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER78_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER78_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER78_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER78_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER78_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER78_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER78_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER78_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER78_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER78_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER78_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER78_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER78_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER78_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER78_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER78_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER78_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER78_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER78_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER79 - GICD_IROUTER79 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER79_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER79_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER79_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER79_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER79_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER79_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER79_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER79_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER79_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER79_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER79_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER79_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER79_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER79_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER79_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER79_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER79_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER79_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER79_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER79_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER79_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER79_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER79_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER79_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER79_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER79_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER79_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER79_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER79_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER80 - GICD_IROUTER80 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER80_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER80_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER80_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER80_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER80_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER80_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER80_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER80_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER80_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER80_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER80_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER80_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER80_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER80_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER80_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER80_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER80_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER80_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER80_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER80_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER80_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER80_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER80_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER80_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER80_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER80_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER80_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER80_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER80_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER81 - GICD_IROUTER81 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER81_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER81_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER81_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER81_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER81_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER81_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER81_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER81_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER81_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER81_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER81_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER81_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER81_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER81_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER81_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER81_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER81_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER81_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER81_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER81_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER81_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER81_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER81_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER81_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER81_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER81_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER81_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER81_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER81_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER82 - GICD_IROUTER82 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER82_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER82_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER82_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER82_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER82_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER82_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER82_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER82_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER82_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER82_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER82_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER82_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER82_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER82_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER82_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER82_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER82_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER82_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER82_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER82_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER82_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER82_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER82_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER82_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER82_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER82_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER82_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER82_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER82_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER83 - GICD_IROUTER83 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER83_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER83_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER83_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER83_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER83_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER83_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER83_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER83_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER83_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER83_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER83_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER83_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER83_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER83_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER83_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER83_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER83_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER83_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER83_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER83_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER83_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER83_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER83_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER83_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER83_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER83_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER83_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER83_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER83_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER84 - GICD_IROUTER84 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER84_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER84_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER84_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER84_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER84_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER84_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER84_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER84_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER84_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER84_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER84_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER84_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER84_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER84_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER84_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER84_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER84_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER84_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER84_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER84_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER84_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER84_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER84_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER84_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER84_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER84_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER84_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER84_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER84_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER85 - GICD_IROUTER85 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER85_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER85_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER85_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER85_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER85_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER85_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER85_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER85_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER85_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER85_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER85_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER85_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER85_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER85_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER85_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER85_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER85_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER85_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER85_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER85_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER85_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER85_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER85_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER85_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER85_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER85_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER85_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER85_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER85_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER86 - GICD_IROUTER86 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER86_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER86_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER86_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER86_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER86_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER86_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER86_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER86_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER86_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER86_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER86_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER86_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER86_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER86_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER86_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER86_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER86_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER86_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER86_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER86_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER86_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER86_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER86_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER86_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER86_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER86_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER86_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER86_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER86_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER87 - GICD_IROUTER87 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER87_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER87_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER87_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER87_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER87_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER87_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER87_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER87_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER87_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER87_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER87_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER87_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER87_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER87_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER87_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER87_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER87_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER87_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER87_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER87_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER87_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER87_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER87_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER87_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER87_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER87_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER87_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER87_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER87_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER88 - GICD_IROUTER88 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER88_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER88_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER88_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER88_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER88_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER88_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER88_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER88_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER88_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER88_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER88_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER88_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER88_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER88_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER88_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER88_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER88_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER88_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER88_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER88_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER88_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER88_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER88_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER88_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER88_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER88_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER88_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER88_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER88_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER89 - GICD_IROUTER89 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER89_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER89_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER89_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER89_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER89_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER89_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER89_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER89_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER89_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER89_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER89_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER89_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER89_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER89_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER89_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER89_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER89_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER89_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER89_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER89_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER89_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER89_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER89_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER89_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER89_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER89_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER89_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER89_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER89_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER90 - GICD_IROUTER90 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER90_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER90_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER90_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER90_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER90_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER90_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER90_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER90_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER90_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER90_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER90_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER90_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER90_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER90_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER90_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER90_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER90_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER90_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER90_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER90_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER90_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER90_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER90_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER90_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER90_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER90_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER90_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER90_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER90_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER91 - GICD_IROUTER91 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER91_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER91_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER91_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER91_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER91_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER91_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER91_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER91_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER91_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER91_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER91_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER91_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER91_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER91_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER91_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER91_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER91_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER91_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER91_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER91_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER91_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER91_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER91_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER91_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER91_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER91_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER91_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER91_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER91_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER92 - GICD_IROUTER92 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER92_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER92_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER92_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER92_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER92_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER92_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER92_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER92_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER92_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER92_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER92_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER92_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER92_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER92_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER92_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER92_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER92_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER92_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER92_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER92_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER92_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER92_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER92_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER92_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER92_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER92_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER92_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER92_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER92_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER93 - GICD_IROUTER93 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER93_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER93_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER93_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER93_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER93_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER93_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER93_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER93_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER93_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER93_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER93_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER93_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER93_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER93_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER93_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER93_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER93_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER93_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER93_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER93_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER93_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER93_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER93_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER93_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER93_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER93_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER93_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER93_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER93_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER94 - GICD_IROUTER94 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER94_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER94_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER94_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER94_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER94_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER94_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER94_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER94_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER94_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER94_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER94_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER94_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER94_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER94_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER94_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER94_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER94_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER94_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER94_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER94_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER94_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER94_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER94_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER94_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER94_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER94_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER94_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER94_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER94_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER95 - GICD_IROUTER95 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER95_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER95_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER95_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER95_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER95_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER95_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER95_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER95_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER95_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER95_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER95_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER95_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER95_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER95_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER95_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER95_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER95_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER95_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER95_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER95_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER95_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER95_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER95_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER95_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER95_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER95_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER95_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER95_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER95_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER96 - GICD_IROUTER96 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER96_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER96_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER96_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER96_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER96_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER96_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER96_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER96_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER96_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER96_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER96_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER96_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER96_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER96_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER96_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER96_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER96_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER96_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER96_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER96_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER96_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER96_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER96_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER96_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER96_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER96_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER96_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER96_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER96_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER97 - GICD_IROUTER97 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER97_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER97_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER97_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER97_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER97_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER97_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER97_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER97_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER97_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER97_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER97_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER97_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER97_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER97_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER97_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER97_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER97_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER97_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER97_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER97_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER97_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER97_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER97_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER97_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER97_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER97_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER97_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER97_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER97_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER98 - GICD_IROUTER98 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER98_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER98_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER98_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER98_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER98_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER98_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER98_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER98_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER98_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER98_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER98_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER98_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER98_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER98_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER98_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER98_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER98_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER98_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER98_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER98_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER98_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER98_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER98_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER98_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER98_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER98_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER98_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER98_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER98_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER99 - GICD_IROUTER99 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER99_Affinity0_MASK   (0xFFU)
#define NOC_GICD_GICD_IROUTER99_Affinity0_SHIFT  (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER99_Affinity0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER99_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER99_Affinity1_MASK   (0xFF00U)
#define NOC_GICD_GICD_IROUTER99_Affinity1_SHIFT  (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER99_Affinity1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER99_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER99_Affinity2_MASK   (0xFF0000U)
#define NOC_GICD_GICD_IROUTER99_Affinity2_SHIFT  (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER99_Affinity2(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER99_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER99_RESERVED0_MASK   (0x7F000000U)
#define NOC_GICD_GICD_IROUTER99_RESERVED0_SHIFT  (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER99_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER99_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER99_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER99_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER99_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER99_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER99_Affinity3_MASK   (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER99_Affinity3_SHIFT  (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER99_Affinity3(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER99_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER99_RESERVED1_MASK   (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER99_RESERVED1_SHIFT  (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER99_RESERVED1(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER99_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER99_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER100 - GICD_IROUTER100 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER100_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER100_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER100_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER100_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER100_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER100_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER100_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER100_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER100_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER100_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER100_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER100_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER100_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER100_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER100_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER100_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER100_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER100_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER100_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER100_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER100_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER100_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER100_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER100_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER100_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER100_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER100_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER100_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER100_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER101 - GICD_IROUTER101 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER101_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER101_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER101_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER101_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER101_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER101_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER101_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER101_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER101_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER101_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER101_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER101_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER101_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER101_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER101_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER101_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER101_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER101_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER101_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER101_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER101_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER101_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER101_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER101_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER101_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER101_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER101_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER101_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER101_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER102 - GICD_IROUTER102 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER102_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER102_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER102_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER102_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER102_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER102_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER102_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER102_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER102_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER102_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER102_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER102_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER102_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER102_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER102_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER102_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER102_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER102_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER102_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER102_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER102_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER102_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER102_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER102_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER102_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER102_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER102_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER102_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER102_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER103 - GICD_IROUTER103 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER103_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER103_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER103_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER103_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER103_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER103_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER103_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER103_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER103_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER103_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER103_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER103_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER103_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER103_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER103_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER103_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER103_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER103_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER103_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER103_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER103_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER103_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER103_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER103_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER103_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER103_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER103_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER103_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER103_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER104 - GICD_IROUTER104 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER104_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER104_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER104_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER104_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER104_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER104_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER104_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER104_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER104_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER104_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER104_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER104_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER104_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER104_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER104_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER104_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER104_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER104_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER104_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER104_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER104_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER104_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER104_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER104_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER104_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER104_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER104_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER104_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER104_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER105 - GICD_IROUTER105 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER105_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER105_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER105_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER105_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER105_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER105_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER105_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER105_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER105_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER105_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER105_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER105_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER105_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER105_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER105_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER105_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER105_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER105_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER105_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER105_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER105_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER105_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER105_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER105_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER105_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER105_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER105_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER105_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER105_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER106 - GICD_IROUTER106 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER106_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER106_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER106_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER106_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER106_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER106_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER106_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER106_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER106_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER106_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER106_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER106_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER106_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER106_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER106_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER106_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER106_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER106_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER106_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER106_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER106_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER106_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER106_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER106_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER106_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER106_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER106_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER106_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER106_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER107 - GICD_IROUTER107 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER107_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER107_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER107_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER107_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER107_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER107_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER107_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER107_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER107_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER107_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER107_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER107_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER107_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER107_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER107_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER107_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER107_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER107_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER107_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER107_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER107_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER107_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER107_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER107_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER107_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER107_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER107_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER107_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER107_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER108 - GICD_IROUTER108 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER108_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER108_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER108_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER108_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER108_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER108_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER108_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER108_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER108_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER108_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER108_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER108_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER108_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER108_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER108_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER108_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER108_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER108_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER108_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER108_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER108_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER108_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER108_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER108_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER108_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER108_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER108_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER108_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER108_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER109 - GICD_IROUTER109 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER109_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER109_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER109_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER109_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER109_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER109_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER109_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER109_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER109_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER109_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER109_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER109_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER109_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER109_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER109_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER109_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER109_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER109_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER109_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER109_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER109_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER109_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER109_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER109_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER109_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER109_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER109_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER109_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER109_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER110 - GICD_IROUTER110 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER110_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER110_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER110_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER110_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER110_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER110_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER110_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER110_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER110_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER110_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER110_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER110_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER110_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER110_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER110_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER110_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER110_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER110_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER110_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER110_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER110_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER110_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER110_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER110_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER110_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER110_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER110_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER110_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER110_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER111 - GICD_IROUTER111 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER111_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER111_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER111_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER111_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER111_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER111_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER111_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER111_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER111_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER111_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER111_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER111_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER111_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER111_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER111_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER111_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER111_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER111_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER111_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER111_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER111_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER111_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER111_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER111_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER111_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER111_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER111_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER111_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER111_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER112 - GICD_IROUTER112 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER112_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER112_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER112_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER112_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER112_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER112_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER112_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER112_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER112_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER112_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER112_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER112_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER112_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER112_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER112_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER112_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER112_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER112_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER112_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER112_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER112_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER112_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER112_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER112_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER112_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER112_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER112_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER112_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER112_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER113 - GICD_IROUTER113 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER113_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER113_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER113_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER113_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER113_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER113_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER113_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER113_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER113_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER113_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER113_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER113_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER113_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER113_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER113_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER113_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER113_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER113_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER113_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER113_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER113_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER113_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER113_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER113_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER113_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER113_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER113_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER113_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER113_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER114 - GICD_IROUTER114 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER114_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER114_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER114_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER114_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER114_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER114_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER114_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER114_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER114_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER114_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER114_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER114_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER114_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER114_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER114_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER114_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER114_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER114_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER114_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER114_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER114_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER114_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER114_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER114_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER114_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER114_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER114_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER114_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER114_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER115 - GICD_IROUTER115 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER115_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER115_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER115_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER115_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER115_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER115_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER115_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER115_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER115_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER115_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER115_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER115_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER115_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER115_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER115_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER115_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER115_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER115_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER115_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER115_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER115_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER115_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER115_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER115_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER115_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER115_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER115_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER115_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER115_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER116 - GICD_IROUTER116 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER116_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER116_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER116_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER116_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER116_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER116_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER116_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER116_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER116_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER116_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER116_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER116_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER116_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER116_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER116_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER116_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER116_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER116_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER116_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER116_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER116_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER116_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER116_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER116_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER116_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER116_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER116_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER116_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER116_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER117 - GICD_IROUTER117 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER117_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER117_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER117_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER117_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER117_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER117_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER117_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER117_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER117_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER117_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER117_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER117_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER117_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER117_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER117_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER117_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER117_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER117_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER117_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER117_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER117_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER117_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER117_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER117_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER117_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER117_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER117_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER117_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER117_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER118 - GICD_IROUTER118 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER118_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER118_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER118_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER118_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER118_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER118_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER118_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER118_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER118_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER118_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER118_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER118_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER118_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER118_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER118_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER118_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER118_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER118_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER118_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER118_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER118_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER118_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER118_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER118_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER118_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER118_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER118_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER118_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER118_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER119 - GICD_IROUTER119 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER119_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER119_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER119_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER119_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER119_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER119_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER119_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER119_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER119_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER119_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER119_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER119_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER119_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER119_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER119_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER119_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER119_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER119_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER119_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER119_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER119_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER119_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER119_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER119_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER119_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER119_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER119_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER119_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER119_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER120 - GICD_IROUTER120 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER120_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER120_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER120_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER120_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER120_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER120_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER120_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER120_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER120_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER120_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER120_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER120_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER120_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER120_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER120_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER120_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER120_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER120_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER120_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER120_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER120_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER120_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER120_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER120_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER120_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER120_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER120_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER120_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER120_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER121 - GICD_IROUTER121 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER121_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER121_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER121_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER121_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER121_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER121_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER121_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER121_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER121_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER121_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER121_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER121_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER121_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER121_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER121_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER121_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER121_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER121_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER121_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER121_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER121_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER121_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER121_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER121_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER121_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER121_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER121_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER121_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER121_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER122 - GICD_IROUTER122 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER122_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER122_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER122_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER122_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER122_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER122_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER122_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER122_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER122_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER122_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER122_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER122_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER122_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER122_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER122_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER122_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER122_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER122_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER122_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER122_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER122_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER122_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER122_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER122_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER122_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER122_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER122_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER122_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER122_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER123 - GICD_IROUTER123 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER123_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER123_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER123_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER123_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER123_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER123_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER123_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER123_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER123_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER123_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER123_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER123_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER123_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER123_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER123_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER123_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER123_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER123_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER123_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER123_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER123_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER123_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER123_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER123_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER123_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER123_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER123_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER123_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER123_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER124 - GICD_IROUTER124 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER124_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER124_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER124_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER124_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER124_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER124_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER124_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER124_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER124_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER124_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER124_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER124_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER124_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER124_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER124_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER124_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER124_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER124_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER124_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER124_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER124_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER124_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER124_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER124_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER124_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER124_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER124_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER124_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER124_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER125 - GICD_IROUTER125 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER125_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER125_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER125_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER125_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER125_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER125_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER125_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER125_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER125_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER125_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER125_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER125_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER125_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER125_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER125_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER125_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER125_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER125_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER125_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER125_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER125_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER125_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER125_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER125_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER125_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER125_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER125_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER125_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER125_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER126 - GICD_IROUTER126 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER126_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER126_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER126_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER126_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER126_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER126_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER126_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER126_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER126_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER126_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER126_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER126_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER126_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER126_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER126_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER126_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER126_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER126_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER126_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER126_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER126_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER126_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER126_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER126_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER126_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER126_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER126_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER126_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER126_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER127 - GICD_IROUTER127 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER127_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER127_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER127_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER127_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER127_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER127_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER127_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER127_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER127_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER127_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER127_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER127_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER127_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER127_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER127_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER127_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER127_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER127_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER127_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER127_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER127_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER127_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER127_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER127_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER127_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER127_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER127_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER127_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER127_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER128 - GICD_IROUTER128 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER128_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER128_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER128_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER128_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER128_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER128_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER128_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER128_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER128_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER128_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER128_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER128_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER128_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER128_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER128_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER128_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER128_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER128_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER128_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER128_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER128_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER128_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER128_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER128_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER128_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER128_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER128_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER128_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER128_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER129 - GICD_IROUTER129 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER129_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER129_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER129_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER129_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER129_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER129_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER129_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER129_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER129_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER129_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER129_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER129_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER129_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER129_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER129_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER129_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER129_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER129_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER129_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER129_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER129_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER129_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER129_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER129_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER129_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER129_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER129_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER129_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER129_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER130 - GICD_IROUTER130 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER130_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER130_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER130_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER130_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER130_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER130_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER130_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER130_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER130_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER130_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER130_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER130_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER130_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER130_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER130_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER130_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER130_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER130_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER130_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER130_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER130_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER130_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER130_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER130_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER130_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER130_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER130_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER130_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER130_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER131 - GICD_IROUTER131 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER131_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER131_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER131_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER131_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER131_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER131_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER131_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER131_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER131_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER131_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER131_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER131_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER131_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER131_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER131_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER131_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER131_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER131_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER131_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER131_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER131_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER131_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER131_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER131_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER131_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER131_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER131_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER131_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER131_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER132 - GICD_IROUTER132 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER132_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER132_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER132_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER132_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER132_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER132_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER132_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER132_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER132_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER132_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER132_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER132_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER132_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER132_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER132_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER132_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER132_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER132_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER132_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER132_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER132_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER132_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER132_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER132_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER132_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER132_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER132_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER132_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER132_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER133 - GICD_IROUTER133 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER133_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER133_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER133_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER133_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER133_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER133_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER133_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER133_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER133_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER133_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER133_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER133_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER133_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER133_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER133_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER133_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER133_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER133_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER133_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER133_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER133_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER133_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER133_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER133_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER133_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER133_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER133_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER133_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER133_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER134 - GICD_IROUTER134 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER134_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER134_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER134_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER134_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER134_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER134_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER134_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER134_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER134_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER134_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER134_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER134_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER134_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER134_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER134_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER134_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER134_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER134_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER134_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER134_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER134_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER134_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER134_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER134_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER134_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER134_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER134_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER134_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER134_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER135 - GICD_IROUTER135 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER135_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER135_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER135_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER135_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER135_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER135_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER135_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER135_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER135_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER135_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER135_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER135_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER135_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER135_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER135_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER135_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER135_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER135_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER135_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER135_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER135_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER135_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER135_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER135_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER135_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER135_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER135_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER135_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER135_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER136 - GICD_IROUTER136 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER136_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER136_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER136_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER136_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER136_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER136_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER136_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER136_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER136_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER136_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER136_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER136_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER136_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER136_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER136_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER136_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER136_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER136_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER136_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER136_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER136_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER136_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER136_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER136_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER136_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER136_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER136_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER136_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER136_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER137 - GICD_IROUTER137 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER137_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER137_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER137_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER137_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER137_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER137_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER137_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER137_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER137_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER137_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER137_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER137_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER137_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER137_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER137_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER137_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER137_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER137_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER137_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER137_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER137_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER137_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER137_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER137_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER137_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER137_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER137_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER137_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER137_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER138 - GICD_IROUTER138 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER138_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER138_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER138_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER138_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER138_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER138_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER138_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER138_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER138_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER138_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER138_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER138_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER138_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER138_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER138_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER138_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER138_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER138_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER138_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER138_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER138_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER138_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER138_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER138_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER138_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER138_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER138_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER138_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER138_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER139 - GICD_IROUTER139 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER139_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER139_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER139_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER139_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER139_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER139_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER139_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER139_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER139_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER139_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER139_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER139_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER139_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER139_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER139_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER139_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER139_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER139_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER139_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER139_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER139_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER139_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER139_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER139_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER139_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER139_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER139_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER139_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER139_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER140 - GICD_IROUTER140 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER140_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER140_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER140_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER140_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER140_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER140_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER140_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER140_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER140_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER140_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER140_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER140_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER140_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER140_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER140_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER140_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER140_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER140_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER140_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER140_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER140_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER140_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER140_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER140_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER140_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER140_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER140_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER140_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER140_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER141 - GICD_IROUTER141 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER141_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER141_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER141_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER141_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER141_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER141_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER141_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER141_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER141_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER141_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER141_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER141_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER141_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER141_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER141_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER141_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER141_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER141_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER141_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER141_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER141_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER141_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER141_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER141_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER141_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER141_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER141_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER141_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER141_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER142 - GICD_IROUTER142 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER142_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER142_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER142_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER142_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER142_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER142_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER142_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER142_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER142_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER142_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER142_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER142_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER142_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER142_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER142_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER142_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER142_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER142_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER142_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER142_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER142_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER142_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER142_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER142_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER142_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER142_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER142_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER142_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER142_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER143 - GICD_IROUTER143 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER143_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER143_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER143_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER143_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER143_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER143_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER143_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER143_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER143_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER143_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER143_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER143_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER143_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER143_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER143_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER143_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER143_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER143_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER143_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER143_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER143_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER143_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER143_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER143_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER143_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER143_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER143_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER143_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER143_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER144 - GICD_IROUTER144 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER144_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER144_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER144_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER144_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER144_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER144_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER144_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER144_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER144_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER144_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER144_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER144_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER144_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER144_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER144_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER144_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER144_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER144_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER144_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER144_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER144_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER144_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER144_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER144_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER144_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER144_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER144_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER144_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER144_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER145 - GICD_IROUTER145 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER145_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER145_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER145_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER145_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER145_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER145_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER145_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER145_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER145_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER145_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER145_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER145_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER145_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER145_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER145_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER145_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER145_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER145_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER145_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER145_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER145_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER145_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER145_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER145_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER145_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER145_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER145_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER145_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER145_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER146 - GICD_IROUTER146 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER146_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER146_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER146_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER146_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER146_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER146_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER146_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER146_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER146_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER146_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER146_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER146_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER146_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER146_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER146_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER146_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER146_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER146_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER146_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER146_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER146_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER146_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER146_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER146_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER146_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER146_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER146_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER146_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER146_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER147 - GICD_IROUTER147 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER147_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER147_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER147_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER147_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER147_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER147_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER147_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER147_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER147_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER147_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER147_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER147_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER147_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER147_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER147_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER147_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER147_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER147_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER147_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER147_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER147_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER147_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER147_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER147_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER147_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER147_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER147_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER147_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER147_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER148 - GICD_IROUTER148 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER148_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER148_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER148_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER148_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER148_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER148_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER148_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER148_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER148_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER148_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER148_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER148_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER148_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER148_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER148_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER148_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER148_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER148_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER148_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER148_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER148_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER148_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER148_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER148_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER148_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER148_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER148_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER148_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER148_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER149 - GICD_IROUTER149 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER149_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER149_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER149_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER149_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER149_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER149_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER149_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER149_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER149_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER149_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER149_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER149_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER149_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER149_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER149_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER149_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER149_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER149_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER149_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER149_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER149_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER149_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER149_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER149_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER149_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER149_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER149_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER149_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER149_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER150 - GICD_IROUTER150 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER150_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER150_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER150_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER150_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER150_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER150_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER150_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER150_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER150_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER150_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER150_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER150_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER150_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER150_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER150_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER150_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER150_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER150_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER150_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER150_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER150_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER150_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER150_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER150_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER150_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER150_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER150_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER150_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER150_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER151 - GICD_IROUTER151 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER151_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER151_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER151_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER151_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER151_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER151_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER151_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER151_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER151_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER151_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER151_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER151_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER151_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER151_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER151_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER151_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER151_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER151_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER151_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER151_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER151_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER151_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER151_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER151_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER151_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER151_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER151_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER151_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER151_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER152 - GICD_IROUTER152 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER152_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER152_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER152_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER152_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER152_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER152_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER152_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER152_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER152_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER152_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER152_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER152_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER152_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER152_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER152_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER152_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER152_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER152_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER152_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER152_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER152_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER152_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER152_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER152_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER152_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER152_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER152_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER152_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER152_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER153 - GICD_IROUTER153 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER153_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER153_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER153_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER153_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER153_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER153_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER153_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER153_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER153_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER153_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER153_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER153_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER153_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER153_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER153_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER153_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER153_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER153_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER153_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER153_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER153_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER153_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER153_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER153_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER153_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER153_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER153_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER153_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER153_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER154 - GICD_IROUTER154 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER154_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER154_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER154_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER154_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER154_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER154_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER154_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER154_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER154_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER154_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER154_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER154_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER154_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER154_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER154_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER154_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER154_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER154_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER154_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER154_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER154_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER154_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER154_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER154_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER154_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER154_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER154_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER154_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER154_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER155 - GICD_IROUTER155 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER155_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER155_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER155_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER155_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER155_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER155_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER155_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER155_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER155_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER155_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER155_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER155_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER155_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER155_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER155_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER155_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER155_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER155_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER155_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER155_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER155_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER155_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER155_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER155_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER155_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER155_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER155_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER155_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER155_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER156 - GICD_IROUTER156 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER156_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER156_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER156_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER156_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER156_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER156_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER156_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER156_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER156_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER156_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER156_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER156_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER156_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER156_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER156_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER156_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER156_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER156_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER156_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER156_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER156_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER156_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER156_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER156_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER156_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER156_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER156_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER156_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER156_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER157 - GICD_IROUTER157 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER157_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER157_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER157_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER157_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER157_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER157_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER157_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER157_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER157_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER157_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER157_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER157_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER157_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER157_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER157_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER157_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER157_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER157_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER157_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER157_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER157_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER157_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER157_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER157_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER157_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER157_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER157_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER157_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER157_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER158 - GICD_IROUTER158 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER158_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER158_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER158_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER158_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER158_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER158_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER158_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER158_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER158_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER158_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER158_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER158_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER158_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER158_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER158_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER158_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER158_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER158_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER158_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER158_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER158_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER158_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER158_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER158_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER158_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER158_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER158_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER158_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER158_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER159 - GICD_IROUTER159 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER159_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER159_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER159_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER159_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER159_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER159_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER159_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER159_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER159_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER159_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER159_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER159_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER159_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER159_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER159_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER159_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER159_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER159_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER159_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER159_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER159_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER159_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER159_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER159_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER159_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER159_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER159_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER159_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER159_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER160 - GICD_IROUTER160 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER160_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER160_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER160_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER160_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER160_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER160_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER160_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER160_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER160_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER160_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER160_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER160_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER160_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER160_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER160_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER160_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER160_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER160_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER160_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER160_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER160_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER160_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER160_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER160_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER160_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER160_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER160_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER160_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER160_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER161 - GICD_IROUTER161 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER161_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER161_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER161_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER161_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER161_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER161_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER161_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER161_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER161_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER161_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER161_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER161_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER161_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER161_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER161_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER161_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER161_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER161_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER161_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER161_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER161_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER161_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER161_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER161_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER161_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER161_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER161_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER161_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER161_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER162 - GICD_IROUTER162 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER162_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER162_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER162_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER162_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER162_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER162_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER162_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER162_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER162_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER162_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER162_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER162_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER162_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER162_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER162_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER162_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER162_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER162_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER162_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER162_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER162_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER162_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER162_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER162_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER162_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER162_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER162_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER162_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER162_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER163 - GICD_IROUTER163 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER163_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER163_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER163_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER163_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER163_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER163_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER163_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER163_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER163_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER163_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER163_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER163_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER163_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER163_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER163_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER163_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER163_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER163_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER163_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER163_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER163_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER163_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER163_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER163_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER163_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER163_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER163_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER163_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER163_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER164 - GICD_IROUTER164 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER164_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER164_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER164_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER164_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER164_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER164_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER164_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER164_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER164_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER164_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER164_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER164_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER164_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER164_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER164_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER164_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER164_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER164_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER164_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER164_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER164_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER164_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER164_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER164_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER164_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER164_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER164_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER164_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER164_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER165 - GICD_IROUTER165 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER165_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER165_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER165_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER165_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER165_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER165_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER165_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER165_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER165_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER165_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER165_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER165_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER165_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER165_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER165_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER165_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER165_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER165_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER165_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER165_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER165_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER165_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER165_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER165_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER165_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER165_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER165_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER165_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER165_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER166 - GICD_IROUTER166 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER166_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER166_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER166_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER166_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER166_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER166_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER166_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER166_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER166_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER166_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER166_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER166_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER166_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER166_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER166_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER166_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER166_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER166_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER166_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER166_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER166_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER166_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER166_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER166_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER166_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER166_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER166_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER166_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER166_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER167 - GICD_IROUTER167 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER167_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER167_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER167_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER167_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER167_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER167_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER167_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER167_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER167_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER167_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER167_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER167_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER167_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER167_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER167_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER167_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER167_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER167_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER167_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER167_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER167_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER167_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER167_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER167_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER167_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER167_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER167_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER167_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER167_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER168 - GICD_IROUTER168 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER168_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER168_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER168_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER168_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER168_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER168_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER168_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER168_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER168_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER168_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER168_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER168_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER168_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER168_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER168_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER168_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER168_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER168_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER168_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER168_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER168_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER168_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER168_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER168_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER168_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER168_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER168_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER168_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER168_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER169 - GICD_IROUTER169 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER169_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER169_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER169_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER169_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER169_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER169_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER169_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER169_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER169_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER169_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER169_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER169_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER169_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER169_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER169_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER169_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER169_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER169_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER169_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER169_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER169_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER169_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER169_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER169_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER169_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER169_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER169_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER169_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER169_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER170 - GICD_IROUTER170 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER170_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER170_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER170_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER170_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER170_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER170_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER170_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER170_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER170_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER170_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER170_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER170_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER170_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER170_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER170_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER170_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER170_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER170_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER170_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER170_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER170_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER170_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER170_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER170_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER170_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER170_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER170_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER170_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER170_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER171 - GICD_IROUTER171 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER171_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER171_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER171_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER171_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER171_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER171_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER171_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER171_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER171_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER171_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER171_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER171_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER171_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER171_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER171_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER171_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER171_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER171_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER171_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER171_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER171_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER171_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER171_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER171_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER171_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER171_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER171_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER171_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER171_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER172 - GICD_IROUTER172 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER172_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER172_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER172_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER172_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER172_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER172_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER172_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER172_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER172_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER172_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER172_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER172_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER172_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER172_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER172_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER172_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER172_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER172_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER172_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER172_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER172_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER172_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER172_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER172_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER172_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER172_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER172_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER172_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER172_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER173 - GICD_IROUTER173 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER173_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER173_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER173_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER173_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER173_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER173_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER173_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER173_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER173_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER173_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER173_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER173_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER173_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER173_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER173_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER173_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER173_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER173_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER173_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER173_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER173_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER173_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER173_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER173_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER173_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER173_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER173_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER173_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER173_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER174 - GICD_IROUTER174 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER174_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER174_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER174_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER174_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER174_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER174_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER174_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER174_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER174_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER174_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER174_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER174_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER174_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER174_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER174_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER174_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER174_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER174_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER174_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER174_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER174_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER174_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER174_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER174_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER174_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER174_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER174_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER174_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER174_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER175 - GICD_IROUTER175 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER175_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER175_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER175_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER175_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER175_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER175_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER175_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER175_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER175_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER175_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER175_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER175_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER175_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER175_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER175_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER175_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER175_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER175_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER175_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER175_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER175_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER175_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER175_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER175_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER175_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER175_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER175_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER175_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER175_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER176 - GICD_IROUTER176 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER176_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER176_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER176_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER176_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER176_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER176_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER176_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER176_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER176_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER176_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER176_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER176_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER176_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER176_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER176_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER176_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER176_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER176_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER176_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER176_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER176_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER176_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER176_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER176_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER176_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER176_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER176_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER176_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER176_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER177 - GICD_IROUTER177 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER177_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER177_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER177_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER177_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER177_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER177_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER177_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER177_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER177_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER177_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER177_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER177_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER177_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER177_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER177_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER177_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER177_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER177_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER177_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER177_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER177_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER177_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER177_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER177_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER177_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER177_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER177_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER177_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER177_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER178 - GICD_IROUTER178 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER178_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER178_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER178_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER178_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER178_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER178_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER178_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER178_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER178_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER178_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER178_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER178_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER178_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER178_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER178_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER178_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER178_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER178_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER178_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER178_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER178_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER178_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER178_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER178_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER178_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER178_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER178_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER178_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER178_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER179 - GICD_IROUTER179 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER179_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER179_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER179_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER179_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER179_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER179_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER179_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER179_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER179_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER179_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER179_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER179_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER179_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER179_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER179_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER179_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER179_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER179_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER179_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER179_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER179_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER179_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER179_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER179_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER179_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER179_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER179_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER179_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER179_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER180 - GICD_IROUTER180 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER180_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER180_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER180_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER180_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER180_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER180_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER180_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER180_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER180_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER180_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER180_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER180_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER180_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER180_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER180_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER180_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER180_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER180_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER180_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER180_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER180_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER180_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER180_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER180_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER180_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER180_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER180_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER180_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER180_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER181 - GICD_IROUTER181 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER181_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER181_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER181_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER181_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER181_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER181_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER181_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER181_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER181_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER181_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER181_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER181_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER181_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER181_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER181_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER181_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER181_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER181_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER181_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER181_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER181_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER181_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER181_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER181_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER181_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER181_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER181_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER181_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER181_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER182 - GICD_IROUTER182 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER182_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER182_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER182_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER182_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER182_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER182_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER182_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER182_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER182_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER182_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER182_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER182_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER182_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER182_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER182_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER182_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER182_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER182_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER182_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER182_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER182_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER182_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER182_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER182_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER182_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER182_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER182_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER182_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER182_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER183 - GICD_IROUTER183 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER183_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER183_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER183_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER183_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER183_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER183_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER183_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER183_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER183_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER183_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER183_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER183_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER183_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER183_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER183_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER183_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER183_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER183_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER183_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER183_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER183_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER183_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER183_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER183_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER183_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER183_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER183_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER183_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER183_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER184 - GICD_IROUTER184 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER184_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER184_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER184_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER184_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER184_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER184_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER184_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER184_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER184_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER184_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER184_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER184_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER184_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER184_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER184_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER184_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER184_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER184_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER184_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER184_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER184_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER184_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER184_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER184_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER184_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER184_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER184_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER184_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER184_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER185 - GICD_IROUTER185 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER185_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER185_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER185_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER185_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER185_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER185_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER185_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER185_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER185_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER185_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER185_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER185_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER185_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER185_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER185_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER185_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER185_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER185_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER185_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER185_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER185_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER185_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER185_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER185_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER185_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER185_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER185_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER185_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER185_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER186 - GICD_IROUTER186 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER186_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER186_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER186_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER186_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER186_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER186_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER186_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER186_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER186_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER186_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER186_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER186_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER186_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER186_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER186_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER186_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER186_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER186_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER186_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER186_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER186_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER186_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER186_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER186_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER186_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER186_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER186_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER186_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER186_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER187 - GICD_IROUTER187 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER187_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER187_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER187_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER187_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER187_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER187_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER187_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER187_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER187_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER187_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER187_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER187_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER187_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER187_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER187_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER187_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER187_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER187_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER187_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER187_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER187_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER187_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER187_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER187_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER187_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER187_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER187_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER187_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER187_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER188 - GICD_IROUTER188 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER188_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER188_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER188_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER188_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER188_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER188_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER188_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER188_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER188_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER188_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER188_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER188_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER188_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER188_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER188_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER188_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER188_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER188_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER188_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER188_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER188_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER188_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER188_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER188_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER188_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER188_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER188_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER188_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER188_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER189 - GICD_IROUTER189 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER189_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER189_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER189_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER189_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER189_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER189_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER189_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER189_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER189_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER189_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER189_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER189_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER189_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER189_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER189_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER189_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER189_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER189_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER189_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER189_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER189_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER189_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER189_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER189_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER189_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER189_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER189_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER189_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER189_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER190 - GICD_IROUTER190 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER190_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER190_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER190_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER190_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER190_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER190_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER190_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER190_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER190_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER190_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER190_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER190_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER190_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER190_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER190_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER190_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER190_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER190_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER190_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER190_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER190_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER190_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER190_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER190_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER190_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER190_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER190_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER190_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER190_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER191 - GICD_IROUTER191 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER191_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER191_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER191_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER191_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER191_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER191_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER191_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER191_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER191_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER191_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER191_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER191_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER191_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER191_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER191_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER191_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER191_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER191_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER191_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER191_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER191_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER191_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER191_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER191_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER191_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER191_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER191_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER191_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER191_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER192 - GICD_IROUTER192 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER192_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER192_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER192_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER192_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER192_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER192_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER192_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER192_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER192_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER192_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER192_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER192_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER192_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER192_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER192_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER192_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER192_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER192_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER192_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER192_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER192_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER192_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER192_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER192_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER192_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER192_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER192_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER192_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER192_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER193 - GICD_IROUTER193 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER193_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER193_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER193_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER193_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER193_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER193_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER193_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER193_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER193_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER193_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER193_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER193_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER193_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER193_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER193_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER193_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER193_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER193_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER193_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER193_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER193_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER193_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER193_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER193_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER193_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER193_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER193_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER193_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER193_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER194 - GICD_IROUTER194 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER194_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER194_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER194_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER194_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER194_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER194_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER194_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER194_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER194_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER194_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER194_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER194_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER194_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER194_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER194_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER194_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER194_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER194_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER194_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER194_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER194_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER194_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER194_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER194_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER194_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER194_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER194_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER194_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER194_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER195 - GICD_IROUTER195 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER195_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER195_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER195_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER195_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER195_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER195_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER195_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER195_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER195_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER195_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER195_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER195_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER195_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER195_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER195_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER195_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER195_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER195_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER195_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER195_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER195_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER195_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER195_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER195_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER195_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER195_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER195_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER195_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER195_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER196 - GICD_IROUTER196 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER196_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER196_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER196_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER196_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER196_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER196_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER196_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER196_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER196_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER196_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER196_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER196_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER196_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER196_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER196_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER196_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER196_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER196_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER196_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER196_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER196_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER196_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER196_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER196_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER196_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER196_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER196_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER196_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER196_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER197 - GICD_IROUTER197 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER197_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER197_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER197_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER197_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER197_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER197_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER197_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER197_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER197_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER197_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER197_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER197_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER197_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER197_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER197_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER197_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER197_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER197_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER197_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER197_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER197_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER197_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER197_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER197_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER197_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER197_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER197_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER197_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER197_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER198 - GICD_IROUTER198 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER198_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER198_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER198_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER198_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER198_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER198_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER198_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER198_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER198_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER198_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER198_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER198_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER198_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER198_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER198_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER198_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER198_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER198_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER198_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER198_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER198_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER198_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER198_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER198_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER198_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER198_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER198_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER198_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER198_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER199 - GICD_IROUTER199 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER199_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER199_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER199_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER199_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER199_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER199_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER199_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER199_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER199_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER199_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER199_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER199_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER199_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER199_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER199_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER199_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER199_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER199_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER199_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER199_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER199_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER199_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER199_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER199_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER199_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER199_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER199_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER199_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER199_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER200 - GICD_IROUTER200 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER200_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER200_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER200_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER200_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER200_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER200_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER200_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER200_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER200_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER200_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER200_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER200_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER200_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER200_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER200_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER200_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER200_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER200_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER200_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER200_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER200_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER200_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER200_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER200_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER200_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER200_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER200_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER200_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER200_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER201 - GICD_IROUTER201 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER201_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER201_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER201_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER201_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER201_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER201_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER201_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER201_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER201_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER201_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER201_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER201_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER201_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER201_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER201_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER201_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER201_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER201_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER201_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER201_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER201_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER201_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER201_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER201_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER201_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER201_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER201_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER201_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER201_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER202 - GICD_IROUTER202 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER202_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER202_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER202_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER202_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER202_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER202_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER202_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER202_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER202_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER202_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER202_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER202_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER202_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER202_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER202_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER202_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER202_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER202_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER202_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER202_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER202_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER202_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER202_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER202_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER202_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER202_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER202_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER202_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER202_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER203 - GICD_IROUTER203 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER203_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER203_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER203_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER203_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER203_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER203_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER203_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER203_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER203_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER203_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER203_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER203_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER203_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER203_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER203_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER203_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER203_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER203_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER203_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER203_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER203_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER203_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER203_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER203_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER203_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER203_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER203_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER203_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER203_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER204 - GICD_IROUTER204 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER204_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER204_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER204_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER204_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER204_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER204_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER204_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER204_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER204_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER204_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER204_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER204_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER204_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER204_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER204_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER204_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER204_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER204_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER204_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER204_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER204_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER204_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER204_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER204_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER204_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER204_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER204_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER204_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER204_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER205 - GICD_IROUTER205 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER205_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER205_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER205_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER205_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER205_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER205_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER205_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER205_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER205_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER205_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER205_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER205_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER205_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER205_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER205_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER205_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER205_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER205_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER205_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER205_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER205_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER205_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER205_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER205_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER205_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER205_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER205_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER205_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER205_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER206 - GICD_IROUTER206 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER206_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER206_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER206_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER206_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER206_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER206_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER206_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER206_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER206_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER206_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER206_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER206_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER206_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER206_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER206_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER206_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER206_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER206_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER206_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER206_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER206_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER206_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER206_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER206_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER206_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER206_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER206_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER206_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER206_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER207 - GICD_IROUTER207 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER207_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER207_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER207_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER207_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER207_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER207_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER207_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER207_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER207_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER207_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER207_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER207_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER207_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER207_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER207_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER207_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER207_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER207_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER207_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER207_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER207_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER207_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER207_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER207_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER207_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER207_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER207_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER207_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER207_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER208 - GICD_IROUTER208 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER208_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER208_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER208_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER208_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER208_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER208_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER208_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER208_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER208_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER208_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER208_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER208_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER208_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER208_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER208_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER208_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER208_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER208_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER208_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER208_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER208_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER208_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER208_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER208_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER208_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER208_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER208_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER208_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER208_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER209 - GICD_IROUTER209 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER209_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER209_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER209_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER209_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER209_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER209_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER209_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER209_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER209_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER209_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER209_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER209_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER209_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER209_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER209_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER209_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER209_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER209_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER209_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER209_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER209_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER209_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER209_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER209_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER209_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER209_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER209_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER209_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER209_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER210 - GICD_IROUTER210 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER210_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER210_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER210_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER210_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER210_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER210_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER210_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER210_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER210_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER210_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER210_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER210_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER210_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER210_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER210_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER210_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER210_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER210_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER210_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER210_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER210_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER210_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER210_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER210_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER210_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER210_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER210_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER210_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER210_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER211 - GICD_IROUTER211 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER211_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER211_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER211_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER211_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER211_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER211_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER211_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER211_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER211_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER211_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER211_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER211_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER211_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER211_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER211_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER211_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER211_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER211_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER211_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER211_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER211_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER211_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER211_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER211_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER211_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER211_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER211_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER211_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER211_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER212 - GICD_IROUTER212 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER212_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER212_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER212_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER212_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER212_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER212_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER212_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER212_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER212_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER212_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER212_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER212_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER212_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER212_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER212_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER212_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER212_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER212_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER212_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER212_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER212_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER212_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER212_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER212_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER212_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER212_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER212_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER212_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER212_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER213 - GICD_IROUTER213 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER213_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER213_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER213_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER213_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER213_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER213_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER213_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER213_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER213_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER213_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER213_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER213_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER213_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER213_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER213_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER213_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER213_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER213_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER213_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER213_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER213_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER213_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER213_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER213_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER213_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER213_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER213_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER213_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER213_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER214 - GICD_IROUTER214 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER214_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER214_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER214_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER214_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER214_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER214_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER214_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER214_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER214_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER214_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER214_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER214_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER214_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER214_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER214_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER214_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER214_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER214_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER214_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER214_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER214_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER214_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER214_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER214_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER214_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER214_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER214_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER214_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER214_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER215 - GICD_IROUTER215 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER215_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER215_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER215_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER215_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER215_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER215_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER215_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER215_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER215_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER215_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER215_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER215_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER215_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER215_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER215_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER215_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER215_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER215_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER215_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER215_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER215_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER215_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER215_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER215_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER215_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER215_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER215_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER215_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER215_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER216 - GICD_IROUTER216 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER216_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER216_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER216_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER216_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER216_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER216_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER216_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER216_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER216_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER216_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER216_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER216_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER216_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER216_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER216_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER216_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER216_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER216_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER216_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER216_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER216_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER216_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER216_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER216_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER216_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER216_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER216_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER216_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER216_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER217 - GICD_IROUTER217 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER217_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER217_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER217_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER217_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER217_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER217_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER217_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER217_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER217_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER217_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER217_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER217_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER217_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER217_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER217_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER217_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER217_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER217_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER217_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER217_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER217_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER217_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER217_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER217_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER217_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER217_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER217_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER217_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER217_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER218 - GICD_IROUTER218 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER218_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER218_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER218_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER218_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER218_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER218_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER218_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER218_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER218_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER218_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER218_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER218_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER218_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER218_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER218_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER218_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER218_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER218_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER218_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER218_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER218_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER218_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER218_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER218_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER218_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER218_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER218_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER218_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER218_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER219 - GICD_IROUTER219 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER219_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER219_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER219_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER219_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER219_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER219_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER219_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER219_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER219_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER219_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER219_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER219_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER219_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER219_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER219_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER219_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER219_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER219_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER219_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER219_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER219_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER219_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER219_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER219_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER219_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER219_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER219_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER219_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER219_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER220 - GICD_IROUTER220 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER220_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER220_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER220_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER220_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER220_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER220_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER220_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER220_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER220_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER220_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER220_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER220_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER220_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER220_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER220_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER220_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER220_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER220_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER220_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER220_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER220_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER220_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER220_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER220_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER220_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER220_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER220_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER220_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER220_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER221 - GICD_IROUTER221 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER221_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER221_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER221_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER221_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER221_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER221_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER221_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER221_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER221_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER221_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER221_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER221_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER221_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER221_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER221_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER221_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER221_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER221_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER221_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER221_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER221_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER221_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER221_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER221_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER221_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER221_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER221_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER221_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER221_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER222 - GICD_IROUTER222 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER222_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER222_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER222_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER222_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER222_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER222_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER222_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER222_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER222_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER222_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER222_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER222_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER222_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER222_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER222_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER222_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER222_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER222_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER222_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER222_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER222_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER222_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER222_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER222_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER222_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER222_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER222_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER222_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER222_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER223 - GICD_IROUTER223 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER223_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER223_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER223_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER223_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER223_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER223_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER223_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER223_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER223_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER223_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER223_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER223_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER223_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER223_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER223_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER223_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER223_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER223_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER223_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER223_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER223_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER223_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER223_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER223_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER223_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER223_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER223_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER223_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER223_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER224 - GICD_IROUTER224 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER224_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER224_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER224_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER224_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER224_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER224_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER224_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER224_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER224_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER224_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER224_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER224_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER224_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER224_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER224_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER224_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER224_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER224_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER224_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER224_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER224_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER224_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER224_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER224_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER224_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER224_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER224_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER224_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER224_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER225 - GICD_IROUTER225 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER225_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER225_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER225_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER225_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER225_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER225_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER225_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER225_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER225_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER225_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER225_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER225_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER225_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER225_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER225_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER225_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER225_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER225_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER225_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER225_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER225_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER225_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER225_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER225_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER225_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER225_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER225_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER225_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER225_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER226 - GICD_IROUTER226 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER226_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER226_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER226_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER226_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER226_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER226_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER226_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER226_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER226_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER226_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER226_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER226_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER226_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER226_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER226_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER226_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER226_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER226_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER226_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER226_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER226_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER226_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER226_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER226_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER226_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER226_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER226_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER226_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER226_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER227 - GICD_IROUTER227 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER227_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER227_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER227_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER227_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER227_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER227_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER227_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER227_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER227_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER227_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER227_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER227_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER227_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER227_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER227_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER227_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER227_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER227_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER227_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER227_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER227_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER227_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER227_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER227_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER227_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER227_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER227_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER227_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER227_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER228 - GICD_IROUTER228 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER228_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER228_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER228_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER228_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER228_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER228_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER228_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER228_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER228_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER228_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER228_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER228_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER228_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER228_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER228_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER228_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER228_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER228_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER228_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER228_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER228_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER228_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER228_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER228_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER228_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER228_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER228_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER228_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER228_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER229 - GICD_IROUTER229 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER229_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER229_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER229_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER229_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER229_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER229_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER229_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER229_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER229_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER229_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER229_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER229_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER229_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER229_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER229_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER229_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER229_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER229_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER229_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER229_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER229_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER229_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER229_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER229_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER229_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER229_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER229_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER229_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER229_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER230 - GICD_IROUTER230 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER230_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER230_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER230_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER230_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER230_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER230_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER230_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER230_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER230_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER230_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER230_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER230_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER230_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER230_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER230_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER230_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER230_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER230_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER230_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER230_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER230_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER230_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER230_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER230_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER230_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER230_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER230_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER230_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER230_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER231 - GICD_IROUTER231 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER231_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER231_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER231_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER231_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER231_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER231_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER231_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER231_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER231_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER231_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER231_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER231_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER231_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER231_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER231_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER231_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER231_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER231_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER231_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER231_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER231_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER231_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER231_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER231_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER231_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER231_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER231_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER231_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER231_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER232 - GICD_IROUTER232 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER232_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER232_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER232_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER232_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER232_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER232_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER232_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER232_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER232_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER232_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER232_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER232_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER232_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER232_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER232_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER232_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER232_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER232_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER232_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER232_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER232_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER232_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER232_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER232_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER232_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER232_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER232_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER232_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER232_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER233 - GICD_IROUTER233 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER233_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER233_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER233_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER233_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER233_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER233_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER233_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER233_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER233_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER233_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER233_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER233_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER233_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER233_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER233_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER233_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER233_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER233_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER233_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER233_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER233_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER233_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER233_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER233_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER233_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER233_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER233_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER233_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER233_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER234 - GICD_IROUTER234 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER234_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER234_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER234_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER234_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER234_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER234_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER234_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER234_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER234_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER234_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER234_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER234_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER234_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER234_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER234_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER234_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER234_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER234_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER234_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER234_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER234_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER234_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER234_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER234_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER234_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER234_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER234_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER234_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER234_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER235 - GICD_IROUTER235 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER235_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER235_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER235_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER235_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER235_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER235_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER235_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER235_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER235_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER235_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER235_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER235_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER235_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER235_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER235_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER235_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER235_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER235_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER235_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER235_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER235_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER235_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER235_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER235_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER235_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER235_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER235_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER235_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER235_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER236 - GICD_IROUTER236 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER236_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER236_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER236_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER236_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER236_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER236_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER236_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER236_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER236_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER236_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER236_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER236_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER236_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER236_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER236_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER236_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER236_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER236_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER236_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER236_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER236_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER236_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER236_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER236_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER236_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER236_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER236_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER236_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER236_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER237 - GICD_IROUTER237 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER237_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER237_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER237_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER237_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER237_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER237_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER237_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER237_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER237_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER237_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER237_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER237_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER237_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER237_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER237_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER237_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER237_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER237_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER237_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER237_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER237_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER237_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER237_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER237_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER237_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER237_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER237_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER237_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER237_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER238 - GICD_IROUTER238 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER238_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER238_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER238_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER238_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER238_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER238_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER238_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER238_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER238_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER238_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER238_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER238_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER238_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER238_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER238_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER238_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER238_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER238_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER238_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER238_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER238_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER238_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER238_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER238_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER238_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER238_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER238_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER238_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER238_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER239 - GICD_IROUTER239 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER239_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER239_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER239_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER239_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER239_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER239_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER239_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER239_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER239_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER239_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER239_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER239_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER239_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER239_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER239_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER239_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER239_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER239_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER239_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER239_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER239_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER239_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER239_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER239_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER239_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER239_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER239_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER239_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER239_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER240 - GICD_IROUTER240 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER240_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER240_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER240_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER240_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER240_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER240_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER240_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER240_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER240_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER240_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER240_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER240_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER240_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER240_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER240_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER240_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER240_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER240_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER240_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER240_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER240_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER240_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER240_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER240_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER240_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER240_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER240_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER240_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER240_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER241 - GICD_IROUTER241 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER241_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER241_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER241_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER241_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER241_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER241_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER241_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER241_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER241_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER241_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER241_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER241_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER241_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER241_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER241_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER241_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER241_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER241_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER241_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER241_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER241_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER241_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER241_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER241_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER241_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER241_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER241_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER241_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER241_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER242 - GICD_IROUTER242 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER242_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER242_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER242_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER242_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER242_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER242_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER242_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER242_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER242_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER242_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER242_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER242_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER242_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER242_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER242_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER242_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER242_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER242_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER242_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER242_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER242_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER242_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER242_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER242_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER242_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER242_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER242_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER242_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER242_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER243 - GICD_IROUTER243 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER243_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER243_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER243_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER243_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER243_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER243_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER243_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER243_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER243_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER243_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER243_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER243_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER243_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER243_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER243_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER243_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER243_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER243_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER243_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER243_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER243_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER243_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER243_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER243_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER243_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER243_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER243_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER243_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER243_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER244 - GICD_IROUTER244 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER244_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER244_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER244_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER244_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER244_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER244_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER244_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER244_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER244_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER244_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER244_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER244_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER244_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER244_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER244_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER244_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER244_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER244_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER244_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER244_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER244_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER244_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER244_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER244_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER244_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER244_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER244_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER244_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER244_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER245 - GICD_IROUTER245 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER245_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER245_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER245_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER245_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER245_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER245_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER245_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER245_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER245_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER245_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER245_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER245_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER245_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER245_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER245_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER245_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER245_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER245_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER245_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER245_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER245_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER245_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER245_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER245_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER245_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER245_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER245_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER245_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER245_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER246 - GICD_IROUTER246 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER246_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER246_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER246_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER246_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER246_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER246_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER246_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER246_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER246_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER246_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER246_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER246_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER246_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER246_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER246_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER246_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER246_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER246_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER246_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER246_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER246_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER246_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER246_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER246_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER246_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER246_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER246_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER246_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER246_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER247 - GICD_IROUTER247 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER247_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER247_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER247_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER247_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER247_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER247_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER247_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER247_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER247_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER247_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER247_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER247_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER247_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER247_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER247_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER247_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER247_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER247_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER247_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER247_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER247_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER247_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER247_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER247_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER247_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER247_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER247_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER247_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER247_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER248 - GICD_IROUTER248 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER248_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER248_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER248_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER248_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER248_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER248_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER248_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER248_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER248_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER248_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER248_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER248_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER248_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER248_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER248_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER248_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER248_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER248_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER248_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER248_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER248_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER248_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER248_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER248_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER248_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER248_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER248_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER248_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER248_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER249 - GICD_IROUTER249 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER249_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER249_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER249_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER249_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER249_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER249_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER249_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER249_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER249_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER249_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER249_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER249_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER249_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER249_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER249_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER249_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER249_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER249_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER249_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER249_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER249_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER249_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER249_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER249_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER249_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER249_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER249_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER249_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER249_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER250 - GICD_IROUTER250 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER250_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER250_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER250_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER250_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER250_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER250_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER250_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER250_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER250_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER250_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER250_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER250_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER250_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER250_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER250_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER250_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER250_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER250_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER250_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER250_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER250_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER250_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER250_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER250_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER250_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER250_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER250_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER250_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER250_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER251 - GICD_IROUTER251 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER251_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER251_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER251_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER251_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER251_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER251_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER251_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER251_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER251_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER251_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER251_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER251_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER251_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER251_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER251_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER251_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER251_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER251_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER251_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER251_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER251_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER251_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER251_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER251_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER251_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER251_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER251_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER251_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER251_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER252 - GICD_IROUTER252 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER252_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER252_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER252_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER252_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER252_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER252_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER252_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER252_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER252_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER252_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER252_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER252_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER252_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER252_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER252_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER252_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER252_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER252_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER252_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER252_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER252_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER252_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER252_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER252_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER252_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER252_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER252_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER252_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER252_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER253 - GICD_IROUTER253 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER253_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER253_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER253_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER253_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER253_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER253_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER253_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER253_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER253_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER253_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER253_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER253_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER253_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER253_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER253_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER253_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER253_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER253_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER253_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER253_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER253_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER253_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER253_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER253_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER253_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER253_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER253_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER253_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER253_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER254 - GICD_IROUTER254 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER254_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER254_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER254_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER254_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER254_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER254_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER254_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER254_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER254_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER254_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER254_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER254_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER254_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER254_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER254_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER254_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER254_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER254_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER254_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER254_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER254_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER254_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER254_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER254_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER254_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER254_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER254_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER254_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER254_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER255 - GICD_IROUTER255 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER255_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER255_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER255_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER255_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER255_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER255_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER255_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER255_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER255_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER255_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER255_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER255_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER255_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER255_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER255_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER255_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER255_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER255_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER255_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER255_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER255_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER255_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER255_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER255_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER255_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER255_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER255_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER255_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER255_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER256 - GICD_IROUTER256 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER256_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER256_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER256_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER256_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER256_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER256_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER256_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER256_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER256_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER256_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER256_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER256_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER256_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER256_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER256_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER256_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER256_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER256_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER256_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER256_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER256_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER256_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER256_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER256_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER256_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER256_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER256_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER256_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER256_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER257 - GICD_IROUTER257 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER257_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER257_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER257_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER257_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER257_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER257_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER257_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER257_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER257_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER257_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER257_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER257_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER257_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER257_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER257_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER257_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER257_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER257_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER257_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER257_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER257_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER257_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER257_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER257_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER257_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER257_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER257_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER257_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER257_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER258 - GICD_IROUTER258 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER258_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER258_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER258_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER258_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER258_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER258_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER258_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER258_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER258_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER258_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER258_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER258_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER258_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER258_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER258_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER258_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER258_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER258_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER258_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER258_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER258_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER258_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER258_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER258_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER258_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER258_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER258_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER258_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER258_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER259 - GICD_IROUTER259 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER259_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER259_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER259_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER259_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER259_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER259_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER259_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER259_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER259_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER259_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER259_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER259_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER259_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER259_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER259_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER259_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER259_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER259_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER259_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER259_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER259_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER259_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER259_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER259_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER259_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER259_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER259_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER259_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER259_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER260 - GICD_IROUTER260 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER260_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER260_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER260_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER260_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER260_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER260_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER260_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER260_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER260_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER260_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER260_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER260_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER260_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER260_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER260_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER260_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER260_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER260_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER260_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER260_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER260_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER260_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER260_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER260_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER260_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER260_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER260_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER260_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER260_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER261 - GICD_IROUTER261 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER261_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER261_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER261_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER261_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER261_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER261_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER261_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER261_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER261_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER261_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER261_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER261_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER261_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER261_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER261_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER261_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER261_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER261_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER261_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER261_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER261_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER261_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER261_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER261_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER261_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER261_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER261_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER261_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER261_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER262 - GICD_IROUTER262 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER262_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER262_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER262_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER262_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER262_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER262_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER262_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER262_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER262_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER262_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER262_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER262_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER262_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER262_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER262_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER262_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER262_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER262_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER262_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER262_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER262_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER262_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER262_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER262_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER262_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER262_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER262_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER262_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER262_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER263 - GICD_IROUTER263 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER263_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER263_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER263_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER263_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER263_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER263_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER263_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER263_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER263_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER263_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER263_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER263_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER263_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER263_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER263_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER263_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER263_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER263_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER263_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER263_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER263_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER263_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER263_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER263_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER263_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER263_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER263_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER263_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER263_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER264 - GICD_IROUTER264 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER264_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER264_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER264_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER264_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER264_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER264_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER264_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER264_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER264_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER264_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER264_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER264_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER264_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER264_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER264_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER264_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER264_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER264_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER264_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER264_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER264_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER264_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER264_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER264_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER264_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER264_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER264_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER264_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER264_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER265 - GICD_IROUTER265 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER265_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER265_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER265_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER265_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER265_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER265_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER265_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER265_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER265_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER265_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER265_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER265_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER265_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER265_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER265_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER265_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER265_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER265_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER265_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER265_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER265_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER265_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER265_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER265_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER265_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER265_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER265_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER265_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER265_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER266 - GICD_IROUTER266 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER266_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER266_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER266_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER266_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER266_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER266_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER266_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER266_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER266_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER266_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER266_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER266_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER266_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER266_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER266_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER266_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER266_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER266_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER266_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER266_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER266_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER266_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER266_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER266_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER266_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER266_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER266_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER266_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER266_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER267 - GICD_IROUTER267 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER267_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER267_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER267_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER267_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER267_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER267_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER267_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER267_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER267_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER267_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER267_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER267_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER267_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER267_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER267_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER267_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER267_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER267_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER267_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER267_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER267_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER267_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER267_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER267_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER267_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER267_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER267_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER267_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER267_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER268 - GICD_IROUTER268 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER268_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER268_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER268_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER268_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER268_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER268_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER268_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER268_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER268_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER268_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER268_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER268_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER268_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER268_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER268_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER268_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER268_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER268_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER268_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER268_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER268_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER268_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER268_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER268_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER268_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER268_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER268_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER268_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER268_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER269 - GICD_IROUTER269 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER269_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER269_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER269_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER269_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER269_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER269_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER269_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER269_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER269_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER269_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER269_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER269_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER269_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER269_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER269_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER269_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER269_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER269_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER269_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER269_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER269_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER269_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER269_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER269_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER269_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER269_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER269_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER269_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER269_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER270 - GICD_IROUTER270 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER270_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER270_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER270_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER270_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER270_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER270_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER270_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER270_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER270_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER270_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER270_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER270_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER270_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER270_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER270_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER270_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER270_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER270_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER270_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER270_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER270_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER270_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER270_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER270_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER270_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER270_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER270_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER270_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER270_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER271 - GICD_IROUTER271 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER271_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER271_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER271_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER271_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER271_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER271_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER271_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER271_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER271_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER271_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER271_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER271_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER271_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER271_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER271_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER271_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER271_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER271_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER271_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER271_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER271_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER271_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER271_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER271_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER271_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER271_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER271_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER271_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER271_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER272 - GICD_IROUTER272 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER272_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER272_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER272_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER272_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER272_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER272_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER272_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER272_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER272_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER272_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER272_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER272_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER272_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER272_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER272_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER272_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER272_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER272_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER272_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER272_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER272_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER272_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER272_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER272_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER272_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER272_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER272_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER272_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER272_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER273 - GICD_IROUTER273 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER273_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER273_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER273_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER273_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER273_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER273_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER273_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER273_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER273_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER273_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER273_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER273_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER273_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER273_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER273_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER273_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER273_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER273_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER273_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER273_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER273_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER273_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER273_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER273_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER273_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER273_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER273_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER273_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER273_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER274 - GICD_IROUTER274 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER274_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER274_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER274_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER274_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER274_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER274_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER274_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER274_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER274_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER274_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER274_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER274_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER274_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER274_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER274_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER274_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER274_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER274_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER274_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER274_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER274_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER274_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER274_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER274_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER274_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER274_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER274_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER274_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER274_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER275 - GICD_IROUTER275 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER275_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER275_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER275_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER275_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER275_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER275_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER275_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER275_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER275_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER275_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER275_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER275_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER275_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER275_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER275_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER275_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER275_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER275_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER275_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER275_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER275_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER275_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER275_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER275_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER275_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER275_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER275_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER275_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER275_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER276 - GICD_IROUTER276 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER276_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER276_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER276_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER276_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER276_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER276_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER276_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER276_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER276_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER276_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER276_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER276_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER276_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER276_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER276_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER276_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER276_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER276_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER276_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER276_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER276_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER276_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER276_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER276_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER276_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER276_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER276_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER276_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER276_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER277 - GICD_IROUTER277 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER277_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER277_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER277_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER277_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER277_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER277_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER277_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER277_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER277_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER277_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER277_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER277_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER277_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER277_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER277_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER277_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER277_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER277_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER277_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER277_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER277_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER277_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER277_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER277_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER277_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER277_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER277_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER277_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER277_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER278 - GICD_IROUTER278 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER278_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER278_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER278_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER278_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER278_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER278_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER278_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER278_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER278_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER278_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER278_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER278_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER278_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER278_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER278_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER278_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER278_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER278_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER278_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER278_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER278_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER278_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER278_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER278_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER278_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER278_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER278_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER278_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER278_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER279 - GICD_IROUTER279 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER279_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER279_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER279_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER279_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER279_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER279_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER279_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER279_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER279_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER279_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER279_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER279_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER279_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER279_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER279_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER279_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER279_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER279_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER279_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER279_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER279_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER279_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER279_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER279_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER279_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER279_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER279_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER279_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER279_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER280 - GICD_IROUTER280 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER280_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER280_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER280_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER280_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER280_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER280_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER280_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER280_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER280_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER280_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER280_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER280_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER280_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER280_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER280_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER280_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER280_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER280_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER280_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER280_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER280_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER280_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER280_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER280_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER280_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER280_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER280_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER280_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER280_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER281 - GICD_IROUTER281 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER281_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER281_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER281_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER281_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER281_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER281_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER281_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER281_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER281_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER281_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER281_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER281_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER281_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER281_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER281_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER281_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER281_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER281_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER281_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER281_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER281_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER281_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER281_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER281_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER281_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER281_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER281_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER281_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER281_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER282 - GICD_IROUTER282 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER282_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER282_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER282_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER282_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER282_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER282_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER282_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER282_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER282_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER282_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER282_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER282_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER282_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER282_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER282_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER282_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER282_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER282_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER282_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER282_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER282_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER282_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER282_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER282_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER282_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER282_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER282_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER282_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER282_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER283 - GICD_IROUTER283 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER283_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER283_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER283_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER283_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER283_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER283_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER283_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER283_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER283_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER283_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER283_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER283_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER283_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER283_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER283_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER283_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER283_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER283_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER283_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER283_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER283_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER283_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER283_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER283_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER283_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER283_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER283_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER283_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER283_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER284 - GICD_IROUTER284 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER284_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER284_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER284_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER284_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER284_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER284_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER284_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER284_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER284_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER284_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER284_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER284_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER284_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER284_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER284_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER284_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER284_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER284_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER284_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER284_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER284_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER284_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER284_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER284_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER284_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER284_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER284_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER284_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER284_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER285 - GICD_IROUTER285 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER285_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER285_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER285_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER285_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER285_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER285_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER285_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER285_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER285_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER285_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER285_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER285_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER285_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER285_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER285_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER285_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER285_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER285_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER285_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER285_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER285_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER285_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER285_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER285_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER285_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER285_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER285_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER285_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER285_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER286 - GICD_IROUTER286 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER286_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER286_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER286_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER286_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER286_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER286_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER286_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER286_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER286_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER286_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER286_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER286_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER286_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER286_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER286_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER286_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER286_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER286_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER286_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER286_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER286_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER286_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER286_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER286_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER286_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER286_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER286_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER286_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER286_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER287 - GICD_IROUTER287 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER287_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER287_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER287_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER287_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER287_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER287_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER287_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER287_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER287_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER287_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER287_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER287_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER287_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER287_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER287_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER287_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER287_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER287_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER287_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER287_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER287_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER287_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER287_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER287_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER287_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER287_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER287_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER287_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER287_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER288 - GICD_IROUTER288 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER288_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER288_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER288_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER288_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER288_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER288_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER288_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER288_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER288_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER288_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER288_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER288_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER288_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER288_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER288_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER288_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER288_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER288_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER288_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER288_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER288_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER288_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER288_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER288_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER288_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER288_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER288_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER288_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER288_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER289 - GICD_IROUTER289 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER289_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER289_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER289_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER289_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER289_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER289_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER289_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER289_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER289_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER289_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER289_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER289_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER289_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER289_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER289_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER289_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER289_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER289_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER289_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER289_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER289_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER289_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER289_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER289_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER289_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER289_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER289_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER289_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER289_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER290 - GICD_IROUTER290 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER290_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER290_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER290_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER290_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER290_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER290_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER290_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER290_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER290_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER290_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER290_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER290_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER290_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER290_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER290_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER290_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER290_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER290_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER290_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER290_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER290_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER290_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER290_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER290_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER290_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER290_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER290_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER290_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER290_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER291 - GICD_IROUTER291 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER291_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER291_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER291_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER291_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER291_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER291_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER291_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER291_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER291_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER291_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER291_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER291_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER291_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER291_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER291_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER291_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER291_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER291_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER291_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER291_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER291_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER291_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER291_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER291_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER291_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER291_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER291_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER291_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER291_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER292 - GICD_IROUTER292 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER292_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER292_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER292_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER292_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER292_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER292_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER292_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER292_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER292_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER292_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER292_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER292_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER292_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER292_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER292_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER292_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER292_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER292_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER292_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER292_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER292_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER292_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER292_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER292_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER292_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER292_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER292_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER292_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER292_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER293 - GICD_IROUTER293 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER293_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER293_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER293_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER293_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER293_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER293_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER293_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER293_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER293_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER293_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER293_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER293_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER293_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER293_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER293_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER293_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER293_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER293_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER293_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER293_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER293_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER293_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER293_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER293_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER293_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER293_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER293_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER293_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER293_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER294 - GICD_IROUTER294 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER294_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER294_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER294_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER294_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER294_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER294_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER294_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER294_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER294_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER294_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER294_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER294_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER294_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER294_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER294_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER294_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER294_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER294_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER294_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER294_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER294_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER294_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER294_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER294_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER294_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER294_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER294_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER294_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER294_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER295 - GICD_IROUTER295 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER295_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER295_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER295_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER295_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER295_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER295_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER295_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER295_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER295_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER295_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER295_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER295_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER295_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER295_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER295_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER295_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER295_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER295_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER295_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER295_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER295_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER295_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER295_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER295_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER295_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER295_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER295_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER295_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER295_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER296 - GICD_IROUTER296 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER296_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER296_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER296_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER296_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER296_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER296_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER296_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER296_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER296_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER296_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER296_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER296_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER296_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER296_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER296_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER296_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER296_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER296_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER296_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER296_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER296_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER296_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER296_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER296_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER296_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER296_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER296_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER296_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER296_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER297 - GICD_IROUTER297 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER297_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER297_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER297_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER297_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER297_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER297_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER297_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER297_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER297_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER297_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER297_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER297_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER297_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER297_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER297_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER297_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER297_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER297_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER297_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER297_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER297_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER297_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER297_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER297_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER297_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER297_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER297_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER297_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER297_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER298 - GICD_IROUTER298 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER298_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER298_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER298_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER298_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER298_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER298_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER298_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER298_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER298_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER298_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER298_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER298_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER298_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER298_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER298_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER298_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER298_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER298_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER298_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER298_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER298_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER298_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER298_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER298_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER298_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER298_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER298_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER298_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER298_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER299 - GICD_IROUTER299 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER299_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER299_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER299_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER299_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER299_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER299_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER299_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER299_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER299_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER299_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER299_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER299_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER299_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER299_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER299_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER299_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER299_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER299_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER299_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER299_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER299_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER299_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER299_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER299_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER299_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER299_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER299_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER299_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER299_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER300 - GICD_IROUTER300 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER300_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER300_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER300_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER300_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER300_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER300_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER300_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER300_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER300_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER300_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER300_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER300_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER300_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER300_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER300_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER300_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER300_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER300_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER300_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER300_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER300_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER300_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER300_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER300_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER300_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER300_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER300_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER300_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER300_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER301 - GICD_IROUTER301 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER301_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER301_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER301_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER301_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER301_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER301_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER301_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER301_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER301_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER301_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER301_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER301_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER301_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER301_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER301_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER301_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER301_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER301_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER301_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER301_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER301_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER301_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER301_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER301_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER301_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER301_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER301_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER301_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER301_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER302 - GICD_IROUTER302 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER302_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER302_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER302_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER302_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER302_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER302_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER302_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER302_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER302_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER302_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER302_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER302_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER302_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER302_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER302_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER302_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER302_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER302_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER302_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER302_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER302_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER302_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER302_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER302_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER302_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER302_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER302_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER302_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER302_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER303 - GICD_IROUTER303 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER303_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER303_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER303_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER303_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER303_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER303_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER303_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER303_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER303_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER303_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER303_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER303_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER303_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER303_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER303_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER303_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER303_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER303_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER303_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER303_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER303_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER303_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER303_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER303_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER303_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER303_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER303_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER303_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER303_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER304 - GICD_IROUTER304 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER304_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER304_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER304_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER304_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER304_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER304_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER304_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER304_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER304_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER304_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER304_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER304_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER304_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER304_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER304_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER304_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER304_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER304_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER304_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER304_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER304_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER304_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER304_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER304_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER304_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER304_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER304_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER304_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER304_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER305 - GICD_IROUTER305 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER305_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER305_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER305_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER305_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER305_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER305_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER305_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER305_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER305_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER305_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER305_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER305_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER305_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER305_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER305_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER305_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER305_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER305_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER305_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER305_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER305_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER305_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER305_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER305_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER305_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER305_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER305_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER305_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER305_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER306 - GICD_IROUTER306 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER306_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER306_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER306_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER306_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER306_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER306_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER306_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER306_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER306_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER306_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER306_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER306_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER306_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER306_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER306_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER306_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER306_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER306_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER306_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER306_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER306_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER306_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER306_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER306_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER306_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER306_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER306_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER306_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER306_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER307 - GICD_IROUTER307 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER307_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER307_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER307_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER307_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER307_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER307_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER307_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER307_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER307_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER307_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER307_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER307_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER307_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER307_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER307_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER307_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER307_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER307_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER307_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER307_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER307_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER307_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER307_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER307_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER307_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER307_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER307_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER307_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER307_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER308 - GICD_IROUTER308 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER308_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER308_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER308_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER308_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER308_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER308_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER308_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER308_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER308_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER308_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER308_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER308_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER308_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER308_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER308_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER308_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER308_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER308_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER308_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER308_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER308_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER308_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER308_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER308_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER308_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER308_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER308_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER308_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER308_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER309 - GICD_IROUTER309 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER309_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER309_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER309_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER309_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER309_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER309_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER309_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER309_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER309_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER309_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER309_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER309_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER309_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER309_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER309_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER309_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER309_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER309_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER309_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER309_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER309_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER309_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER309_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER309_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER309_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER309_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER309_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER309_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER309_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER310 - GICD_IROUTER310 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER310_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER310_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER310_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER310_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER310_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER310_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER310_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER310_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER310_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER310_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER310_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER310_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER310_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER310_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER310_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER310_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER310_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER310_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER310_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER310_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER310_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER310_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER310_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER310_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER310_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER310_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER310_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER310_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER310_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER311 - GICD_IROUTER311 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER311_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER311_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER311_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER311_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER311_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER311_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER311_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER311_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER311_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER311_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER311_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER311_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER311_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER311_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER311_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER311_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER311_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER311_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER311_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER311_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER311_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER311_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER311_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER311_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER311_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER311_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER311_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER311_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER311_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER312 - GICD_IROUTER312 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER312_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER312_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER312_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER312_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER312_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER312_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER312_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER312_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER312_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER312_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER312_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER312_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER312_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER312_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER312_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER312_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER312_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER312_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER312_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER312_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER312_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER312_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER312_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER312_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER312_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER312_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER312_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER312_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER312_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER313 - GICD_IROUTER313 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER313_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER313_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER313_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER313_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER313_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER313_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER313_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER313_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER313_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER313_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER313_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER313_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER313_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER313_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER313_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER313_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER313_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER313_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER313_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER313_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER313_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER313_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER313_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER313_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER313_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER313_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER313_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER313_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER313_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER314 - GICD_IROUTER314 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER314_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER314_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER314_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER314_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER314_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER314_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER314_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER314_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER314_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER314_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER314_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER314_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER314_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER314_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER314_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER314_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER314_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER314_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER314_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER314_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER314_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER314_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER314_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER314_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER314_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER314_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER314_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER314_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER314_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER315 - GICD_IROUTER315 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER315_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER315_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER315_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER315_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER315_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER315_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER315_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER315_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER315_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER315_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER315_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER315_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER315_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER315_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER315_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER315_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER315_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER315_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER315_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER315_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER315_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER315_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER315_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER315_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER315_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER315_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER315_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER315_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER315_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER316 - GICD_IROUTER316 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER316_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER316_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER316_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER316_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER316_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER316_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER316_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER316_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER316_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER316_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER316_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER316_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER316_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER316_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER316_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER316_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER316_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER316_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER316_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER316_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER316_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER316_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER316_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER316_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER316_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER316_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER316_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER316_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER316_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER317 - GICD_IROUTER317 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER317_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER317_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER317_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER317_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER317_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER317_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER317_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER317_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER317_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER317_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER317_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER317_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER317_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER317_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER317_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER317_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER317_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER317_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER317_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER317_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER317_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER317_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER317_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER317_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER317_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER317_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER317_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER317_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER317_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER318 - GICD_IROUTER318 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER318_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER318_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER318_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER318_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER318_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER318_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER318_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER318_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER318_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER318_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER318_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER318_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER318_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER318_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER318_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER318_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER318_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER318_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER318_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER318_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER318_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER318_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER318_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER318_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER318_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER318_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER318_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER318_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER318_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER319 - GICD_IROUTER319 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER319_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER319_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER319_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER319_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER319_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER319_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER319_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER319_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER319_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER319_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER319_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER319_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER319_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER319_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER319_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER319_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER319_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER319_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER319_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER319_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER319_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER319_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER319_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER319_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER319_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER319_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER319_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER319_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER319_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER320 - GICD_IROUTER320 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER320_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER320_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER320_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER320_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER320_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER320_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER320_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER320_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER320_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER320_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER320_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER320_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER320_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER320_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER320_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER320_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER320_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER320_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER320_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER320_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER320_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER320_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER320_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER320_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER320_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER320_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER320_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER320_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER320_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER321 - GICD_IROUTER321 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER321_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER321_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER321_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER321_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER321_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER321_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER321_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER321_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER321_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER321_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER321_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER321_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER321_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER321_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER321_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER321_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER321_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER321_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER321_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER321_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER321_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER321_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER321_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER321_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER321_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER321_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER321_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER321_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER321_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER322 - GICD_IROUTER322 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER322_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER322_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER322_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER322_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER322_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER322_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER322_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER322_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER322_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER322_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER322_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER322_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER322_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER322_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER322_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER322_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER322_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER322_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER322_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER322_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER322_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER322_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER322_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER322_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER322_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER322_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER322_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER322_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER322_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER323 - GICD_IROUTER323 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER323_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER323_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER323_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER323_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER323_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER323_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER323_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER323_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER323_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER323_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER323_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER323_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER323_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER323_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER323_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER323_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER323_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER323_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER323_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER323_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER323_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER323_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER323_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER323_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER323_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER323_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER323_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER323_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER323_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER324 - GICD_IROUTER324 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER324_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER324_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER324_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER324_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER324_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER324_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER324_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER324_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER324_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER324_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER324_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER324_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER324_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER324_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER324_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER324_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER324_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER324_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER324_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER324_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER324_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER324_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER324_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER324_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER324_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER324_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER324_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER324_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER324_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER325 - GICD_IROUTER325 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER325_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER325_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER325_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER325_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER325_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER325_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER325_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER325_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER325_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER325_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER325_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER325_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER325_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER325_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER325_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER325_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER325_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER325_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER325_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER325_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER325_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER325_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER325_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER325_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER325_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER325_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER325_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER325_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER325_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER326 - GICD_IROUTER326 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER326_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER326_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER326_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER326_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER326_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER326_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER326_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER326_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER326_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER326_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER326_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER326_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER326_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER326_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER326_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER326_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER326_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER326_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER326_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER326_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER326_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER326_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER326_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER326_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER326_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER326_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER326_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER326_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER326_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER327 - GICD_IROUTER327 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER327_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER327_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER327_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER327_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER327_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER327_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER327_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER327_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER327_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER327_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER327_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER327_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER327_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER327_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER327_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER327_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER327_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER327_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER327_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER327_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER327_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER327_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER327_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER327_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER327_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER327_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER327_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER327_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER327_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER328 - GICD_IROUTER328 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER328_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER328_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER328_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER328_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER328_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER328_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER328_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER328_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER328_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER328_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER328_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER328_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER328_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER328_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER328_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER328_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER328_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER328_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER328_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER328_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER328_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER328_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER328_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER328_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER328_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER328_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER328_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER328_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER328_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER329 - GICD_IROUTER329 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER329_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER329_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER329_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER329_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER329_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER329_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER329_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER329_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER329_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER329_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER329_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER329_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER329_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER329_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER329_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER329_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER329_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER329_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER329_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER329_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER329_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER329_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER329_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER329_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER329_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER329_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER329_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER329_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER329_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER330 - GICD_IROUTER330 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER330_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER330_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER330_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER330_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER330_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER330_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER330_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER330_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER330_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER330_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER330_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER330_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER330_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER330_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER330_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER330_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER330_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER330_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER330_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER330_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER330_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER330_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER330_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER330_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER330_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER330_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER330_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER330_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER330_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER331 - GICD_IROUTER331 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER331_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER331_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER331_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER331_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER331_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER331_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER331_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER331_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER331_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER331_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER331_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER331_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER331_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER331_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER331_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER331_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER331_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER331_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER331_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER331_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER331_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER331_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER331_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER331_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER331_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER331_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER331_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER331_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER331_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER332 - GICD_IROUTER332 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER332_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER332_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER332_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER332_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER332_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER332_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER332_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER332_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER332_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER332_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER332_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER332_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER332_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER332_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER332_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER332_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER332_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER332_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER332_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER332_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER332_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER332_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER332_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER332_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER332_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER332_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER332_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER332_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER332_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER333 - GICD_IROUTER333 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER333_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER333_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER333_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER333_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER333_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER333_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER333_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER333_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER333_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER333_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER333_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER333_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER333_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER333_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER333_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER333_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER333_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER333_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER333_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER333_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER333_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER333_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER333_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER333_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER333_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER333_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER333_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER333_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER333_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER334 - GICD_IROUTER334 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER334_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER334_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER334_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER334_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER334_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER334_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER334_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER334_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER334_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER334_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER334_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER334_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER334_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER334_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER334_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER334_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER334_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER334_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER334_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER334_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER334_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER334_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER334_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER334_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER334_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER334_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER334_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER334_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER334_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER335 - GICD_IROUTER335 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER335_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER335_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER335_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER335_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER335_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER335_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER335_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER335_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER335_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER335_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER335_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER335_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER335_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER335_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER335_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER335_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER335_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER335_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER335_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER335_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER335_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER335_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER335_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER335_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER335_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER335_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER335_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER335_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER335_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER336 - GICD_IROUTER336 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER336_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER336_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER336_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER336_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER336_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER336_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER336_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER336_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER336_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER336_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER336_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER336_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER336_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER336_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER336_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER336_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER336_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER336_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER336_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER336_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER336_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER336_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER336_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER336_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER336_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER336_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER336_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER336_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER336_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER337 - GICD_IROUTER337 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER337_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER337_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER337_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER337_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER337_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER337_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER337_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER337_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER337_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER337_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER337_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER337_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER337_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER337_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER337_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER337_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER337_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER337_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER337_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER337_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER337_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER337_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER337_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER337_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER337_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER337_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER337_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER337_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER337_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER338 - GICD_IROUTER338 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER338_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER338_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER338_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER338_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER338_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER338_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER338_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER338_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER338_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER338_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER338_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER338_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER338_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER338_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER338_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER338_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER338_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER338_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER338_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER338_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER338_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER338_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER338_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER338_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER338_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER338_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER338_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER338_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER338_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER339 - GICD_IROUTER339 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER339_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER339_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER339_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER339_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER339_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER339_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER339_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER339_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER339_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER339_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER339_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER339_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER339_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER339_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER339_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER339_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER339_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER339_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER339_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER339_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER339_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER339_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER339_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER339_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER339_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER339_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER339_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER339_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER339_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER340 - GICD_IROUTER340 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER340_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER340_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER340_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER340_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER340_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER340_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER340_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER340_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER340_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER340_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER340_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER340_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER340_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER340_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER340_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER340_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER340_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER340_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER340_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER340_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER340_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER340_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER340_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER340_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER340_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER340_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER340_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER340_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER340_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER341 - GICD_IROUTER341 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER341_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER341_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER341_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER341_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER341_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER341_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER341_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER341_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER341_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER341_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER341_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER341_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER341_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER341_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER341_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER341_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER341_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER341_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER341_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER341_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER341_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER341_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER341_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER341_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER341_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER341_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER341_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER341_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER341_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER342 - GICD_IROUTER342 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER342_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER342_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER342_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER342_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER342_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER342_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER342_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER342_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER342_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER342_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER342_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER342_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER342_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER342_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER342_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER342_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER342_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER342_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER342_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER342_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER342_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER342_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER342_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER342_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER342_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER342_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER342_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER342_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER342_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER343 - GICD_IROUTER343 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER343_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER343_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER343_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER343_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER343_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER343_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER343_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER343_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER343_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER343_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER343_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER343_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER343_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER343_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER343_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER343_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER343_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER343_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER343_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER343_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER343_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER343_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER343_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER343_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER343_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER343_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER343_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER343_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER343_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER344 - GICD_IROUTER344 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER344_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER344_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER344_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER344_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER344_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER344_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER344_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER344_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER344_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER344_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER344_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER344_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER344_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER344_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER344_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER344_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER344_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER344_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER344_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER344_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER344_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER344_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER344_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER344_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER344_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER344_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER344_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER344_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER344_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER345 - GICD_IROUTER345 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER345_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER345_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER345_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER345_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER345_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER345_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER345_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER345_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER345_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER345_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER345_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER345_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER345_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER345_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER345_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER345_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER345_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER345_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER345_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER345_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER345_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER345_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER345_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER345_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER345_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER345_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER345_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER345_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER345_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER346 - GICD_IROUTER346 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER346_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER346_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER346_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER346_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER346_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER346_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER346_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER346_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER346_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER346_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER346_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER346_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER346_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER346_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER346_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER346_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER346_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER346_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER346_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER346_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER346_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER346_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER346_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER346_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER346_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER346_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER346_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER346_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER346_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER347 - GICD_IROUTER347 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER347_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER347_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER347_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER347_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER347_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER347_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER347_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER347_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER347_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER347_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER347_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER347_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER347_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER347_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER347_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER347_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER347_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER347_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER347_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER347_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER347_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER347_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER347_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER347_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER347_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER347_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER347_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER347_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER347_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER348 - GICD_IROUTER348 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER348_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER348_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER348_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER348_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER348_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER348_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER348_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER348_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER348_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER348_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER348_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER348_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER348_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER348_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER348_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER348_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER348_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER348_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER348_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER348_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER348_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER348_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER348_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER348_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER348_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER348_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER348_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER348_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER348_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER349 - GICD_IROUTER349 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER349_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER349_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER349_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER349_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER349_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER349_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER349_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER349_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER349_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER349_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER349_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER349_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER349_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER349_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER349_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER349_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER349_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER349_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER349_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER349_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER349_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER349_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER349_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER349_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER349_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER349_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER349_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER349_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER349_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER350 - GICD_IROUTER350 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER350_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER350_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER350_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER350_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER350_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER350_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER350_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER350_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER350_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER350_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER350_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER350_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER350_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER350_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER350_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER350_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER350_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER350_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER350_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER350_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER350_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER350_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER350_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER350_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER350_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER350_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER350_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER350_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER350_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER351 - GICD_IROUTER351 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER351_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER351_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER351_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER351_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER351_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER351_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER351_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER351_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER351_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER351_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER351_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER351_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER351_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER351_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER351_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER351_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER351_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER351_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER351_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER351_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER351_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER351_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER351_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER351_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER351_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER351_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER351_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER351_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER351_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER352 - GICD_IROUTER352 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER352_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER352_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER352_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER352_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER352_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER352_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER352_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER352_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER352_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER352_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER352_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER352_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER352_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER352_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER352_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER352_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER352_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER352_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER352_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER352_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER352_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER352_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER352_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER352_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER352_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER352_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER352_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER352_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER352_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER353 - GICD_IROUTER353 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER353_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER353_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER353_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER353_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER353_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER353_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER353_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER353_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER353_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER353_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER353_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER353_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER353_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER353_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER353_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER353_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER353_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER353_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER353_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER353_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER353_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER353_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER353_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER353_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER353_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER353_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER353_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER353_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER353_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER354 - GICD_IROUTER354 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER354_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER354_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER354_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER354_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER354_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER354_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER354_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER354_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER354_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER354_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER354_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER354_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER354_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER354_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER354_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER354_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER354_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER354_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER354_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER354_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER354_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER354_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER354_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER354_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER354_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER354_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER354_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER354_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER354_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER355 - GICD_IROUTER355 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER355_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER355_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER355_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER355_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER355_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER355_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER355_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER355_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER355_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER355_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER355_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER355_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER355_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER355_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER355_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER355_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER355_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER355_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER355_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER355_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER355_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER355_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER355_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER355_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER355_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER355_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER355_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER355_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER355_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER356 - GICD_IROUTER356 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER356_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER356_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER356_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER356_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER356_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER356_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER356_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER356_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER356_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER356_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER356_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER356_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER356_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER356_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER356_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER356_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER356_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER356_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER356_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER356_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER356_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER356_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER356_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER356_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER356_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER356_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER356_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER356_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER356_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER357 - GICD_IROUTER357 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER357_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER357_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER357_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER357_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER357_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER357_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER357_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER357_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER357_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER357_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER357_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER357_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER357_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER357_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER357_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER357_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER357_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER357_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER357_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER357_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER357_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER357_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER357_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER357_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER357_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER357_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER357_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER357_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER357_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER358 - GICD_IROUTER358 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER358_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER358_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER358_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER358_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER358_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER358_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER358_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER358_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER358_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER358_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER358_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER358_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER358_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER358_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER358_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER358_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER358_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER358_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER358_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER358_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER358_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER358_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER358_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER358_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER358_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER358_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER358_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER358_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER358_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER359 - GICD_IROUTER359 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER359_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER359_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER359_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER359_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER359_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER359_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER359_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER359_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER359_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER359_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER359_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER359_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER359_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER359_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER359_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER359_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER359_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER359_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER359_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER359_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER359_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER359_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER359_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER359_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER359_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER359_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER359_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER359_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER359_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER360 - GICD_IROUTER360 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER360_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER360_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER360_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER360_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER360_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER360_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER360_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER360_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER360_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER360_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER360_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER360_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER360_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER360_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER360_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER360_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER360_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER360_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER360_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER360_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER360_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER360_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER360_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER360_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER360_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER360_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER360_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER360_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER360_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER361 - GICD_IROUTER361 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER361_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER361_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER361_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER361_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER361_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER361_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER361_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER361_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER361_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER361_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER361_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER361_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER361_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER361_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER361_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER361_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER361_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER361_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER361_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER361_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER361_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER361_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER361_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER361_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER361_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER361_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER361_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER361_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER361_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER362 - GICD_IROUTER362 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER362_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER362_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER362_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER362_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER362_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER362_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER362_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER362_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER362_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER362_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER362_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER362_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER362_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER362_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER362_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER362_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER362_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER362_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER362_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER362_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER362_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER362_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER362_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER362_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER362_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER362_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER362_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER362_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER362_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER363 - GICD_IROUTER363 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER363_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER363_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER363_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER363_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER363_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER363_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER363_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER363_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER363_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER363_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER363_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER363_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER363_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER363_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER363_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER363_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER363_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER363_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER363_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER363_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER363_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER363_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER363_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER363_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER363_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER363_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER363_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER363_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER363_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER364 - GICD_IROUTER364 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER364_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER364_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER364_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER364_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER364_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER364_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER364_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER364_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER364_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER364_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER364_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER364_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER364_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER364_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER364_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER364_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER364_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER364_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER364_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER364_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER364_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER364_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER364_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER364_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER364_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER364_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER364_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER364_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER364_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER365 - GICD_IROUTER365 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER365_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER365_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER365_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER365_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER365_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER365_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER365_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER365_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER365_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER365_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER365_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER365_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER365_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER365_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER365_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER365_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER365_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER365_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER365_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER365_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER365_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER365_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER365_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER365_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER365_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER365_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER365_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER365_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER365_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER366 - GICD_IROUTER366 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER366_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER366_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER366_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER366_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER366_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER366_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER366_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER366_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER366_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER366_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER366_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER366_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER366_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER366_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER366_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER366_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER366_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER366_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER366_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER366_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER366_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER366_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER366_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER366_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER366_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER366_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER366_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER366_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER366_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER367 - GICD_IROUTER367 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER367_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER367_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER367_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER367_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER367_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER367_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER367_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER367_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER367_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER367_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER367_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER367_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER367_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER367_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER367_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER367_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER367_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER367_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER367_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER367_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER367_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER367_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER367_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER367_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER367_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER367_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER367_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER367_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER367_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER368 - GICD_IROUTER368 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER368_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER368_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER368_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER368_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER368_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER368_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER368_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER368_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER368_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER368_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER368_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER368_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER368_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER368_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER368_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER368_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER368_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER368_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER368_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER368_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER368_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER368_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER368_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER368_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER368_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER368_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER368_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER368_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER368_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER369 - GICD_IROUTER369 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER369_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER369_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER369_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER369_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER369_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER369_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER369_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER369_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER369_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER369_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER369_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER369_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER369_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER369_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER369_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER369_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER369_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER369_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER369_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER369_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER369_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER369_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER369_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER369_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER369_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER369_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER369_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER369_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER369_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER370 - GICD_IROUTER370 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER370_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER370_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER370_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER370_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER370_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER370_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER370_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER370_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER370_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER370_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER370_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER370_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER370_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER370_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER370_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER370_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER370_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER370_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER370_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER370_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER370_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER370_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER370_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER370_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER370_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER370_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER370_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER370_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER370_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER371 - GICD_IROUTER371 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER371_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER371_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER371_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER371_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER371_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER371_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER371_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER371_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER371_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER371_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER371_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER371_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER371_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER371_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER371_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER371_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER371_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER371_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER371_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER371_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER371_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER371_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER371_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER371_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER371_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER371_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER371_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER371_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER371_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER372 - GICD_IROUTER372 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER372_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER372_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER372_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER372_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER372_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER372_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER372_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER372_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER372_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER372_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER372_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER372_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER372_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER372_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER372_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER372_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER372_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER372_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER372_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER372_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER372_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER372_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER372_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER372_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER372_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER372_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER372_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER372_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER372_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER373 - GICD_IROUTER373 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER373_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER373_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER373_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER373_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER373_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER373_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER373_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER373_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER373_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER373_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER373_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER373_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER373_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER373_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER373_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER373_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER373_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER373_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER373_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER373_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER373_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER373_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER373_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER373_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER373_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER373_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER373_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER373_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER373_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER374 - GICD_IROUTER374 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER374_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER374_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER374_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER374_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER374_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER374_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER374_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER374_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER374_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER374_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER374_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER374_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER374_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER374_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER374_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER374_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER374_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER374_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER374_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER374_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER374_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER374_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER374_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER374_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER374_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER374_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER374_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER374_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER374_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER375 - GICD_IROUTER375 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER375_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER375_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER375_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER375_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER375_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER375_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER375_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER375_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER375_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER375_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER375_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER375_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER375_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER375_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER375_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER375_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER375_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER375_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER375_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER375_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER375_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER375_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER375_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER375_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER375_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER375_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER375_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER375_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER375_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER376 - GICD_IROUTER376 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER376_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER376_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER376_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER376_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER376_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER376_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER376_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER376_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER376_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER376_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER376_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER376_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER376_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER376_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER376_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER376_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER376_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER376_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER376_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER376_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER376_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER376_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER376_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER376_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER376_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER376_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER376_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER376_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER376_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER377 - GICD_IROUTER377 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER377_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER377_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER377_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER377_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER377_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER377_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER377_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER377_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER377_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER377_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER377_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER377_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER377_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER377_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER377_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER377_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER377_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER377_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER377_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER377_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER377_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER377_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER377_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER377_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER377_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER377_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER377_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER377_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER377_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER378 - GICD_IROUTER378 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER378_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER378_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER378_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER378_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER378_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER378_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER378_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER378_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER378_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER378_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER378_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER378_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER378_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER378_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER378_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER378_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER378_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER378_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER378_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER378_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER378_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER378_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER378_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER378_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER378_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER378_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER378_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER378_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER378_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER379 - GICD_IROUTER379 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER379_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER379_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER379_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER379_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER379_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER379_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER379_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER379_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER379_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER379_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER379_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER379_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER379_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER379_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER379_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER379_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER379_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER379_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER379_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER379_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER379_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER379_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER379_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER379_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER379_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER379_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER379_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER379_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER379_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER380 - GICD_IROUTER380 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER380_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER380_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER380_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER380_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER380_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER380_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER380_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER380_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER380_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER380_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER380_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER380_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER380_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER380_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER380_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER380_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER380_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER380_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER380_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER380_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER380_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER380_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER380_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER380_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER380_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER380_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER380_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER380_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER380_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER381 - GICD_IROUTER381 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER381_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER381_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER381_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER381_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER381_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER381_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER381_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER381_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER381_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER381_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER381_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER381_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER381_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER381_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER381_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER381_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER381_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER381_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER381_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER381_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER381_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER381_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER381_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER381_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER381_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER381_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER381_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER381_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER381_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER382 - GICD_IROUTER382 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER382_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER382_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER382_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER382_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER382_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER382_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER382_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER382_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER382_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER382_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER382_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER382_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER382_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER382_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER382_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER382_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER382_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER382_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER382_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER382_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER382_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER382_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER382_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER382_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER382_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER382_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER382_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER382_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER382_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER383 - GICD_IROUTER383 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER383_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER383_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER383_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER383_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER383_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER383_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER383_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER383_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER383_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER383_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER383_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER383_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER383_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER383_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER383_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER383_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER383_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER383_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER383_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER383_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER383_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER383_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER383_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER383_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER383_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER383_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER383_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER383_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER383_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER384 - GICD_IROUTER384 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER384_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER384_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER384_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER384_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER384_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER384_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER384_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER384_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER384_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER384_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER384_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER384_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER384_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER384_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER384_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER384_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER384_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER384_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER384_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER384_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER384_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER384_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER384_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER384_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER384_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER384_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER384_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER384_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER384_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER385 - GICD_IROUTER385 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER385_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER385_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER385_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER385_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER385_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER385_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER385_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER385_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER385_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER385_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER385_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER385_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER385_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER385_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER385_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER385_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER385_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER385_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER385_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER385_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER385_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER385_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER385_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER385_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER385_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER385_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER385_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER385_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER385_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER386 - GICD_IROUTER386 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER386_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER386_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER386_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER386_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER386_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER386_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER386_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER386_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER386_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER386_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER386_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER386_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER386_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER386_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER386_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER386_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER386_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER386_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER386_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER386_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER386_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER386_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER386_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER386_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER386_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER386_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER386_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER386_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER386_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER387 - GICD_IROUTER387 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER387_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER387_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER387_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER387_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER387_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER387_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER387_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER387_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER387_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER387_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER387_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER387_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER387_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER387_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER387_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER387_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER387_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER387_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER387_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER387_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER387_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER387_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER387_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER387_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER387_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER387_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER387_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER387_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER387_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER388 - GICD_IROUTER388 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER388_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER388_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER388_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER388_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER388_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER388_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER388_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER388_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER388_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER388_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER388_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER388_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER388_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER388_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER388_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER388_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER388_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER388_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER388_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER388_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER388_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER388_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER388_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER388_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER388_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER388_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER388_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER388_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER388_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER389 - GICD_IROUTER389 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER389_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER389_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER389_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER389_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER389_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER389_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER389_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER389_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER389_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER389_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER389_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER389_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER389_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER389_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER389_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER389_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER389_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER389_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER389_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER389_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER389_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER389_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER389_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER389_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER389_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER389_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER389_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER389_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER389_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER390 - GICD_IROUTER390 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER390_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER390_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER390_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER390_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER390_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER390_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER390_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER390_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER390_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER390_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER390_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER390_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER390_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER390_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER390_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER390_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER390_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER390_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER390_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER390_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER390_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER390_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER390_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER390_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER390_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER390_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER390_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER390_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER390_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER391 - GICD_IROUTER391 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER391_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER391_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER391_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER391_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER391_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER391_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER391_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER391_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER391_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER391_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER391_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER391_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER391_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER391_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER391_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER391_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER391_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER391_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER391_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER391_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER391_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER391_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER391_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER391_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER391_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER391_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER391_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER391_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER391_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER392 - GICD_IROUTER392 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER392_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER392_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER392_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER392_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER392_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER392_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER392_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER392_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER392_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER392_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER392_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER392_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER392_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER392_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER392_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER392_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER392_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER392_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER392_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER392_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER392_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER392_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER392_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER392_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER392_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER392_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER392_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER392_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER392_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER393 - GICD_IROUTER393 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER393_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER393_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER393_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER393_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER393_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER393_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER393_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER393_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER393_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER393_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER393_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER393_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER393_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER393_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER393_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER393_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER393_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER393_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER393_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER393_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER393_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER393_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER393_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER393_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER393_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER393_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER393_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER393_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER393_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER394 - GICD_IROUTER394 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER394_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER394_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER394_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER394_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER394_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER394_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER394_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER394_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER394_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER394_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER394_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER394_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER394_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER394_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER394_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER394_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER394_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER394_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER394_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER394_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER394_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER394_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER394_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER394_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER394_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER394_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER394_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER394_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER394_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER395 - GICD_IROUTER395 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER395_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER395_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER395_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER395_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER395_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER395_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER395_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER395_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER395_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER395_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER395_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER395_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER395_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER395_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER395_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER395_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER395_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER395_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER395_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER395_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER395_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER395_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER395_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER395_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER395_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER395_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER395_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER395_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER395_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER396 - GICD_IROUTER396 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER396_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER396_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER396_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER396_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER396_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER396_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER396_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER396_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER396_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER396_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER396_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER396_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER396_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER396_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER396_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER396_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER396_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER396_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER396_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER396_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER396_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER396_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER396_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER396_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER396_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER396_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER396_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER396_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER396_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER397 - GICD_IROUTER397 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER397_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER397_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER397_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER397_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER397_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER397_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER397_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER397_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER397_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER397_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER397_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER397_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER397_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER397_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER397_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER397_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER397_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER397_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER397_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER397_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER397_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER397_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER397_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER397_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER397_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER397_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER397_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER397_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER397_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER398 - GICD_IROUTER398 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER398_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER398_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER398_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER398_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER398_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER398_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER398_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER398_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER398_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER398_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER398_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER398_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER398_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER398_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER398_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER398_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER398_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER398_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER398_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER398_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER398_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER398_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER398_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER398_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER398_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER398_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER398_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER398_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER398_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER399 - GICD_IROUTER399 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER399_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER399_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER399_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER399_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER399_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER399_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER399_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER399_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER399_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER399_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER399_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER399_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER399_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER399_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER399_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER399_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER399_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER399_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER399_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER399_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER399_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER399_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER399_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER399_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER399_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER399_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER399_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER399_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER399_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER400 - GICD_IROUTER400 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER400_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER400_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER400_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER400_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER400_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER400_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER400_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER400_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER400_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER400_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER400_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER400_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER400_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER400_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER400_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER400_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER400_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER400_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER400_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER400_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER400_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER400_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER400_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER400_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER400_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER400_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER400_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER400_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER400_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER401 - GICD_IROUTER401 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER401_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER401_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER401_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER401_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER401_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER401_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER401_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER401_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER401_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER401_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER401_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER401_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER401_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER401_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER401_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER401_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER401_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER401_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER401_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER401_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER401_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER401_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER401_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER401_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER401_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER401_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER401_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER401_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER401_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER402 - GICD_IROUTER402 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER402_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER402_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER402_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER402_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER402_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER402_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER402_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER402_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER402_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER402_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER402_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER402_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER402_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER402_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER402_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER402_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER402_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER402_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER402_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER402_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER402_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER402_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER402_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER402_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER402_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER402_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER402_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER402_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER402_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER403 - GICD_IROUTER403 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER403_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER403_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER403_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER403_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER403_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER403_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER403_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER403_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER403_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER403_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER403_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER403_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER403_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER403_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER403_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER403_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER403_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER403_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER403_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER403_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER403_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER403_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER403_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER403_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER403_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER403_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER403_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER403_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER403_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER404 - GICD_IROUTER404 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER404_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER404_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER404_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER404_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER404_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER404_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER404_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER404_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER404_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER404_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER404_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER404_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER404_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER404_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER404_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER404_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER404_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER404_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER404_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER404_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER404_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER404_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER404_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER404_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER404_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER404_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER404_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER404_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER404_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER405 - GICD_IROUTER405 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER405_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER405_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER405_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER405_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER405_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER405_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER405_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER405_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER405_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER405_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER405_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER405_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER405_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER405_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER405_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER405_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER405_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER405_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER405_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER405_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER405_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER405_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER405_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER405_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER405_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER405_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER405_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER405_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER405_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER406 - GICD_IROUTER406 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER406_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER406_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER406_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER406_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER406_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER406_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER406_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER406_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER406_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER406_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER406_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER406_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER406_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER406_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER406_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER406_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER406_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER406_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER406_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER406_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER406_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER406_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER406_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER406_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER406_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER406_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER406_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER406_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER406_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER407 - GICD_IROUTER407 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER407_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER407_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER407_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER407_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER407_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER407_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER407_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER407_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER407_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER407_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER407_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER407_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER407_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER407_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER407_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER407_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER407_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER407_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER407_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER407_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER407_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER407_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER407_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER407_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER407_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER407_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER407_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER407_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER407_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER408 - GICD_IROUTER408 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER408_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER408_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER408_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER408_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER408_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER408_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER408_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER408_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER408_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER408_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER408_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER408_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER408_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER408_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER408_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER408_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER408_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER408_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER408_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER408_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER408_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER408_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER408_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER408_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER408_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER408_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER408_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER408_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER408_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER409 - GICD_IROUTER409 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER409_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER409_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER409_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER409_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER409_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER409_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER409_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER409_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER409_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER409_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER409_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER409_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER409_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER409_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER409_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER409_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER409_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER409_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER409_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER409_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER409_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER409_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER409_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER409_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER409_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER409_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER409_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER409_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER409_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER410 - GICD_IROUTER410 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER410_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER410_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER410_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER410_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER410_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER410_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER410_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER410_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER410_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER410_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER410_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER410_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER410_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER410_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER410_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER410_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER410_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER410_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER410_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER410_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER410_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER410_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER410_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER410_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER410_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER410_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER410_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER410_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER410_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER411 - GICD_IROUTER411 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER411_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER411_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER411_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER411_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER411_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER411_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER411_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER411_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER411_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER411_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER411_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER411_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER411_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER411_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER411_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER411_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER411_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER411_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER411_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER411_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER411_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER411_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER411_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER411_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER411_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER411_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER411_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER411_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER411_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER412 - GICD_IROUTER412 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER412_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER412_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER412_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER412_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER412_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER412_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER412_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER412_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER412_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER412_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER412_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER412_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER412_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER412_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER412_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER412_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER412_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER412_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER412_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER412_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER412_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER412_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER412_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER412_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER412_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER412_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER412_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER412_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER412_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER413 - GICD_IROUTER413 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER413_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER413_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER413_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER413_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER413_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER413_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER413_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER413_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER413_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER413_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER413_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER413_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER413_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER413_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER413_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER413_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER413_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER413_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER413_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER413_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER413_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER413_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER413_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER413_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER413_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER413_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER413_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER413_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER413_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER414 - GICD_IROUTER414 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER414_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER414_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER414_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER414_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER414_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER414_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER414_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER414_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER414_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER414_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER414_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER414_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER414_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER414_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER414_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER414_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER414_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER414_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER414_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER414_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER414_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER414_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER414_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER414_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER414_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER414_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER414_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER414_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER414_RESERVED1_MASK)
/*! @} */

/*! @name GICD_IROUTER415 - GICD_IROUTER415 */
/*! @{ */

#define NOC_GICD_GICD_IROUTER415_Affinity0_MASK  (0xFFU)
#define NOC_GICD_GICD_IROUTER415_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICD_GICD_IROUTER415_Affinity0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_Affinity0_SHIFT)) & NOC_GICD_GICD_IROUTER415_Affinity0_MASK)

#define NOC_GICD_GICD_IROUTER415_Affinity1_MASK  (0xFF00U)
#define NOC_GICD_GICD_IROUTER415_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00000110..
 *  0b00000111..
 */
#define NOC_GICD_GICD_IROUTER415_Affinity1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_Affinity1_SHIFT)) & NOC_GICD_GICD_IROUTER415_Affinity1_MASK)

#define NOC_GICD_GICD_IROUTER415_Affinity2_MASK  (0xFF0000U)
#define NOC_GICD_GICD_IROUTER415_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICD_GICD_IROUTER415_Affinity2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_Affinity2_SHIFT)) & NOC_GICD_GICD_IROUTER415_Affinity2_MASK)

#define NOC_GICD_GICD_IROUTER415_RESERVED0_MASK  (0x7F000000U)
#define NOC_GICD_GICD_IROUTER415_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_IROUTER415_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_RESERVED0_SHIFT)) & NOC_GICD_GICD_IROUTER415_RESERVED0_MASK)

#define NOC_GICD_GICD_IROUTER415_InterruptRoutingMode_MASK (0x80000000U)
#define NOC_GICD_GICD_IROUTER415_InterruptRoutingMode_SHIFT (31U)
/*! InterruptRoutingMode - InterruptRoutingMode */
#define NOC_GICD_GICD_IROUTER415_InterruptRoutingMode(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_InterruptRoutingMode_SHIFT)) & NOC_GICD_GICD_IROUTER415_InterruptRoutingMode_MASK)

#define NOC_GICD_GICD_IROUTER415_Affinity3_MASK  (0xFF00000000U)
#define NOC_GICD_GICD_IROUTER415_Affinity3_SHIFT (32U)
/*! Affinity3 - Affinity3 */
#define NOC_GICD_GICD_IROUTER415_Affinity3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_Affinity3_SHIFT)) & NOC_GICD_GICD_IROUTER415_Affinity3_MASK)

#define NOC_GICD_GICD_IROUTER415_RESERVED1_MASK  (0xFFFFFF0000000000U)
#define NOC_GICD_GICD_IROUTER415_RESERVED1_SHIFT (40U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_IROUTER415_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_IROUTER415_RESERVED1_SHIFT)) & NOC_GICD_GICD_IROUTER415_RESERVED1_MASK)
/*! @} */

/*! @name GICD_RDOFFR0 - GICD_RDOFFR0 */
/*! @{ */

#define NOC_GICD_GICD_RDOFFR0_RD_OFF_MASK        (0x3FU)
#define NOC_GICD_GICD_RDOFFR0_RD_OFF_SHIFT       (0U)
/*! RD_OFF - RD_OFF */
#define NOC_GICD_GICD_RDOFFR0_RD_OFF(x)          (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_RDOFFR0_RD_OFF_SHIFT)) & NOC_GICD_GICD_RDOFFR0_RD_OFF_MASK)

#define NOC_GICD_GICD_RDOFFR0_RESERVED0_MASK     (0xFFFFFFFFFFFFFFC0U)
#define NOC_GICD_GICD_RDOFFR0_RESERVED0_SHIFT    (6U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_RDOFFR0_RESERVED0(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_RDOFFR0_RESERVED0_SHIFT)) & NOC_GICD_GICD_RDOFFR0_RESERVED0_MASK)
/*! @} */

/*! @name GICD_ICLAR2 - GICD_ICLAR2 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR2_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR2_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR2_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes0_MASK)

#define NOC_GICD_GICD_ICLAR2_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR2_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR2_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes1_MASK)

#define NOC_GICD_GICD_ICLAR2_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR2_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR2_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes2_MASK)

#define NOC_GICD_GICD_ICLAR2_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR2_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR2_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes3_MASK)

#define NOC_GICD_GICD_ICLAR2_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR2_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR2_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes4_MASK)

#define NOC_GICD_GICD_ICLAR2_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR2_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR2_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes5_MASK)

#define NOC_GICD_GICD_ICLAR2_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR2_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR2_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes6_MASK)

#define NOC_GICD_GICD_ICLAR2_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR2_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR2_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes7_MASK)

#define NOC_GICD_GICD_ICLAR2_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR2_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR2_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes8_MASK)

#define NOC_GICD_GICD_ICLAR2_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR2_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR2_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes9_MASK)

#define NOC_GICD_GICD_ICLAR2_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR2_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR2_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes10_MASK)

#define NOC_GICD_GICD_ICLAR2_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR2_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR2_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes11_MASK)

#define NOC_GICD_GICD_ICLAR2_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR2_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR2_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes12_MASK)

#define NOC_GICD_GICD_ICLAR2_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR2_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR2_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes13_MASK)

#define NOC_GICD_GICD_ICLAR2_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR2_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR2_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes14_MASK)

#define NOC_GICD_GICD_ICLAR2_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR2_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR2_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR2_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR2_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR3 - GICD_ICLAR3 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR3_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR3_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR3_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes0_MASK)

#define NOC_GICD_GICD_ICLAR3_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR3_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR3_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes1_MASK)

#define NOC_GICD_GICD_ICLAR3_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR3_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR3_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes2_MASK)

#define NOC_GICD_GICD_ICLAR3_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR3_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR3_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes3_MASK)

#define NOC_GICD_GICD_ICLAR3_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR3_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR3_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes4_MASK)

#define NOC_GICD_GICD_ICLAR3_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR3_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR3_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes5_MASK)

#define NOC_GICD_GICD_ICLAR3_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR3_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR3_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes6_MASK)

#define NOC_GICD_GICD_ICLAR3_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR3_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR3_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes7_MASK)

#define NOC_GICD_GICD_ICLAR3_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR3_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR3_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes8_MASK)

#define NOC_GICD_GICD_ICLAR3_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR3_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR3_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes9_MASK)

#define NOC_GICD_GICD_ICLAR3_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR3_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR3_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes10_MASK)

#define NOC_GICD_GICD_ICLAR3_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR3_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR3_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes11_MASK)

#define NOC_GICD_GICD_ICLAR3_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR3_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR3_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes12_MASK)

#define NOC_GICD_GICD_ICLAR3_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR3_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR3_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes13_MASK)

#define NOC_GICD_GICD_ICLAR3_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR3_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR3_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes14_MASK)

#define NOC_GICD_GICD_ICLAR3_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR3_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR3_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR3_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR3_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR4 - GICD_ICLAR4 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR4_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR4_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR4_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes0_MASK)

#define NOC_GICD_GICD_ICLAR4_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR4_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR4_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes1_MASK)

#define NOC_GICD_GICD_ICLAR4_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR4_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR4_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes2_MASK)

#define NOC_GICD_GICD_ICLAR4_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR4_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR4_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes3_MASK)

#define NOC_GICD_GICD_ICLAR4_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR4_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR4_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes4_MASK)

#define NOC_GICD_GICD_ICLAR4_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR4_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR4_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes5_MASK)

#define NOC_GICD_GICD_ICLAR4_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR4_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR4_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes6_MASK)

#define NOC_GICD_GICD_ICLAR4_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR4_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR4_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes7_MASK)

#define NOC_GICD_GICD_ICLAR4_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR4_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR4_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes8_MASK)

#define NOC_GICD_GICD_ICLAR4_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR4_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR4_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes9_MASK)

#define NOC_GICD_GICD_ICLAR4_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR4_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR4_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes10_MASK)

#define NOC_GICD_GICD_ICLAR4_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR4_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR4_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes11_MASK)

#define NOC_GICD_GICD_ICLAR4_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR4_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR4_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes12_MASK)

#define NOC_GICD_GICD_ICLAR4_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR4_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR4_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes13_MASK)

#define NOC_GICD_GICD_ICLAR4_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR4_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR4_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes14_MASK)

#define NOC_GICD_GICD_ICLAR4_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR4_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR4_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR4_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR4_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR5 - GICD_ICLAR5 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR5_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR5_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR5_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes0_MASK)

#define NOC_GICD_GICD_ICLAR5_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR5_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR5_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes1_MASK)

#define NOC_GICD_GICD_ICLAR5_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR5_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR5_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes2_MASK)

#define NOC_GICD_GICD_ICLAR5_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR5_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR5_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes3_MASK)

#define NOC_GICD_GICD_ICLAR5_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR5_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR5_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes4_MASK)

#define NOC_GICD_GICD_ICLAR5_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR5_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR5_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes5_MASK)

#define NOC_GICD_GICD_ICLAR5_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR5_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR5_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes6_MASK)

#define NOC_GICD_GICD_ICLAR5_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR5_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR5_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes7_MASK)

#define NOC_GICD_GICD_ICLAR5_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR5_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR5_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes8_MASK)

#define NOC_GICD_GICD_ICLAR5_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR5_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR5_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes9_MASK)

#define NOC_GICD_GICD_ICLAR5_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR5_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR5_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes10_MASK)

#define NOC_GICD_GICD_ICLAR5_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR5_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR5_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes11_MASK)

#define NOC_GICD_GICD_ICLAR5_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR5_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR5_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes12_MASK)

#define NOC_GICD_GICD_ICLAR5_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR5_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR5_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes13_MASK)

#define NOC_GICD_GICD_ICLAR5_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR5_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR5_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes14_MASK)

#define NOC_GICD_GICD_ICLAR5_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR5_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR5_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR5_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR5_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR6 - GICD_ICLAR6 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR6_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR6_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR6_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes0_MASK)

#define NOC_GICD_GICD_ICLAR6_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR6_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR6_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes1_MASK)

#define NOC_GICD_GICD_ICLAR6_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR6_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR6_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes2_MASK)

#define NOC_GICD_GICD_ICLAR6_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR6_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR6_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes3_MASK)

#define NOC_GICD_GICD_ICLAR6_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR6_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR6_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes4_MASK)

#define NOC_GICD_GICD_ICLAR6_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR6_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR6_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes5_MASK)

#define NOC_GICD_GICD_ICLAR6_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR6_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR6_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes6_MASK)

#define NOC_GICD_GICD_ICLAR6_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR6_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR6_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes7_MASK)

#define NOC_GICD_GICD_ICLAR6_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR6_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR6_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes8_MASK)

#define NOC_GICD_GICD_ICLAR6_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR6_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR6_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes9_MASK)

#define NOC_GICD_GICD_ICLAR6_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR6_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR6_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes10_MASK)

#define NOC_GICD_GICD_ICLAR6_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR6_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR6_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes11_MASK)

#define NOC_GICD_GICD_ICLAR6_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR6_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR6_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes12_MASK)

#define NOC_GICD_GICD_ICLAR6_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR6_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR6_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes13_MASK)

#define NOC_GICD_GICD_ICLAR6_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR6_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR6_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes14_MASK)

#define NOC_GICD_GICD_ICLAR6_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR6_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR6_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR6_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR6_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR7 - GICD_ICLAR7 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR7_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR7_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR7_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes0_MASK)

#define NOC_GICD_GICD_ICLAR7_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR7_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR7_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes1_MASK)

#define NOC_GICD_GICD_ICLAR7_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR7_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR7_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes2_MASK)

#define NOC_GICD_GICD_ICLAR7_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR7_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR7_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes3_MASK)

#define NOC_GICD_GICD_ICLAR7_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR7_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR7_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes4_MASK)

#define NOC_GICD_GICD_ICLAR7_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR7_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR7_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes5_MASK)

#define NOC_GICD_GICD_ICLAR7_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR7_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR7_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes6_MASK)

#define NOC_GICD_GICD_ICLAR7_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR7_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR7_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes7_MASK)

#define NOC_GICD_GICD_ICLAR7_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR7_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR7_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes8_MASK)

#define NOC_GICD_GICD_ICLAR7_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR7_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR7_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes9_MASK)

#define NOC_GICD_GICD_ICLAR7_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR7_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR7_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes10_MASK)

#define NOC_GICD_GICD_ICLAR7_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR7_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR7_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes11_MASK)

#define NOC_GICD_GICD_ICLAR7_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR7_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR7_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes12_MASK)

#define NOC_GICD_GICD_ICLAR7_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR7_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR7_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes13_MASK)

#define NOC_GICD_GICD_ICLAR7_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR7_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR7_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes14_MASK)

#define NOC_GICD_GICD_ICLAR7_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR7_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR7_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR7_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR7_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR8 - GICD_ICLAR8 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR8_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR8_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR8_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes0_MASK)

#define NOC_GICD_GICD_ICLAR8_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR8_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR8_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes1_MASK)

#define NOC_GICD_GICD_ICLAR8_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR8_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR8_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes2_MASK)

#define NOC_GICD_GICD_ICLAR8_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR8_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR8_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes3_MASK)

#define NOC_GICD_GICD_ICLAR8_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR8_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR8_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes4_MASK)

#define NOC_GICD_GICD_ICLAR8_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR8_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR8_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes5_MASK)

#define NOC_GICD_GICD_ICLAR8_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR8_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR8_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes6_MASK)

#define NOC_GICD_GICD_ICLAR8_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR8_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR8_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes7_MASK)

#define NOC_GICD_GICD_ICLAR8_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR8_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR8_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes8_MASK)

#define NOC_GICD_GICD_ICLAR8_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR8_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR8_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes9_MASK)

#define NOC_GICD_GICD_ICLAR8_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR8_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR8_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes10_MASK)

#define NOC_GICD_GICD_ICLAR8_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR8_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR8_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes11_MASK)

#define NOC_GICD_GICD_ICLAR8_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR8_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR8_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes12_MASK)

#define NOC_GICD_GICD_ICLAR8_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR8_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR8_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes13_MASK)

#define NOC_GICD_GICD_ICLAR8_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR8_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR8_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes14_MASK)

#define NOC_GICD_GICD_ICLAR8_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR8_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR8_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR8_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR8_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR9 - GICD_ICLAR9 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR9_classes0_MASK       (0x3U)
#define NOC_GICD_GICD_ICLAR9_classes0_SHIFT      (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR9_classes0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes0_MASK)

#define NOC_GICD_GICD_ICLAR9_classes1_MASK       (0xCU)
#define NOC_GICD_GICD_ICLAR9_classes1_SHIFT      (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR9_classes1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes1_MASK)

#define NOC_GICD_GICD_ICLAR9_classes2_MASK       (0x30U)
#define NOC_GICD_GICD_ICLAR9_classes2_SHIFT      (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR9_classes2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes2_MASK)

#define NOC_GICD_GICD_ICLAR9_classes3_MASK       (0xC0U)
#define NOC_GICD_GICD_ICLAR9_classes3_SHIFT      (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR9_classes3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes3_MASK)

#define NOC_GICD_GICD_ICLAR9_classes4_MASK       (0x300U)
#define NOC_GICD_GICD_ICLAR9_classes4_SHIFT      (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR9_classes4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes4_MASK)

#define NOC_GICD_GICD_ICLAR9_classes5_MASK       (0xC00U)
#define NOC_GICD_GICD_ICLAR9_classes5_SHIFT      (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR9_classes5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes5_MASK)

#define NOC_GICD_GICD_ICLAR9_classes6_MASK       (0x3000U)
#define NOC_GICD_GICD_ICLAR9_classes6_SHIFT      (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR9_classes6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes6_MASK)

#define NOC_GICD_GICD_ICLAR9_classes7_MASK       (0xC000U)
#define NOC_GICD_GICD_ICLAR9_classes7_SHIFT      (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR9_classes7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes7_MASK)

#define NOC_GICD_GICD_ICLAR9_classes8_MASK       (0x30000U)
#define NOC_GICD_GICD_ICLAR9_classes8_SHIFT      (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR9_classes8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes8_MASK)

#define NOC_GICD_GICD_ICLAR9_classes9_MASK       (0xC0000U)
#define NOC_GICD_GICD_ICLAR9_classes9_SHIFT      (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR9_classes9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes9_MASK)

#define NOC_GICD_GICD_ICLAR9_classes10_MASK      (0x300000U)
#define NOC_GICD_GICD_ICLAR9_classes10_SHIFT     (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR9_classes10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes10_MASK)

#define NOC_GICD_GICD_ICLAR9_classes11_MASK      (0xC00000U)
#define NOC_GICD_GICD_ICLAR9_classes11_SHIFT     (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR9_classes11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes11_MASK)

#define NOC_GICD_GICD_ICLAR9_classes12_MASK      (0x3000000U)
#define NOC_GICD_GICD_ICLAR9_classes12_SHIFT     (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR9_classes12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes12_MASK)

#define NOC_GICD_GICD_ICLAR9_classes13_MASK      (0xC000000U)
#define NOC_GICD_GICD_ICLAR9_classes13_SHIFT     (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR9_classes13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes13_MASK)

#define NOC_GICD_GICD_ICLAR9_classes14_MASK      (0x30000000U)
#define NOC_GICD_GICD_ICLAR9_classes14_SHIFT     (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR9_classes14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes14_MASK)

#define NOC_GICD_GICD_ICLAR9_classes15_MASK      (0xC0000000U)
#define NOC_GICD_GICD_ICLAR9_classes15_SHIFT     (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR9_classes15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR9_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR9_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR10 - GICD_ICLAR10 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR10_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR10_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR10_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes0_MASK)

#define NOC_GICD_GICD_ICLAR10_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR10_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR10_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes1_MASK)

#define NOC_GICD_GICD_ICLAR10_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR10_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR10_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes2_MASK)

#define NOC_GICD_GICD_ICLAR10_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR10_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR10_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes3_MASK)

#define NOC_GICD_GICD_ICLAR10_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR10_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR10_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes4_MASK)

#define NOC_GICD_GICD_ICLAR10_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR10_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR10_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes5_MASK)

#define NOC_GICD_GICD_ICLAR10_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR10_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR10_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes6_MASK)

#define NOC_GICD_GICD_ICLAR10_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR10_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR10_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes7_MASK)

#define NOC_GICD_GICD_ICLAR10_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR10_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR10_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes8_MASK)

#define NOC_GICD_GICD_ICLAR10_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR10_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR10_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes9_MASK)

#define NOC_GICD_GICD_ICLAR10_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR10_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR10_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes10_MASK)

#define NOC_GICD_GICD_ICLAR10_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR10_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR10_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes11_MASK)

#define NOC_GICD_GICD_ICLAR10_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR10_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR10_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes12_MASK)

#define NOC_GICD_GICD_ICLAR10_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR10_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR10_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes13_MASK)

#define NOC_GICD_GICD_ICLAR10_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR10_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR10_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes14_MASK)

#define NOC_GICD_GICD_ICLAR10_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR10_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR10_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR10_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR10_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR11 - GICD_ICLAR11 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR11_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR11_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR11_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes0_MASK)

#define NOC_GICD_GICD_ICLAR11_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR11_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR11_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes1_MASK)

#define NOC_GICD_GICD_ICLAR11_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR11_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR11_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes2_MASK)

#define NOC_GICD_GICD_ICLAR11_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR11_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR11_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes3_MASK)

#define NOC_GICD_GICD_ICLAR11_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR11_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR11_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes4_MASK)

#define NOC_GICD_GICD_ICLAR11_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR11_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR11_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes5_MASK)

#define NOC_GICD_GICD_ICLAR11_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR11_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR11_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes6_MASK)

#define NOC_GICD_GICD_ICLAR11_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR11_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR11_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes7_MASK)

#define NOC_GICD_GICD_ICLAR11_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR11_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR11_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes8_MASK)

#define NOC_GICD_GICD_ICLAR11_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR11_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR11_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes9_MASK)

#define NOC_GICD_GICD_ICLAR11_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR11_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR11_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes10_MASK)

#define NOC_GICD_GICD_ICLAR11_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR11_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR11_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes11_MASK)

#define NOC_GICD_GICD_ICLAR11_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR11_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR11_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes12_MASK)

#define NOC_GICD_GICD_ICLAR11_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR11_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR11_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes13_MASK)

#define NOC_GICD_GICD_ICLAR11_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR11_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR11_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes14_MASK)

#define NOC_GICD_GICD_ICLAR11_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR11_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR11_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR11_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR11_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR12 - GICD_ICLAR12 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR12_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR12_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR12_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes0_MASK)

#define NOC_GICD_GICD_ICLAR12_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR12_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR12_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes1_MASK)

#define NOC_GICD_GICD_ICLAR12_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR12_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR12_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes2_MASK)

#define NOC_GICD_GICD_ICLAR12_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR12_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR12_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes3_MASK)

#define NOC_GICD_GICD_ICLAR12_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR12_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR12_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes4_MASK)

#define NOC_GICD_GICD_ICLAR12_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR12_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR12_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes5_MASK)

#define NOC_GICD_GICD_ICLAR12_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR12_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR12_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes6_MASK)

#define NOC_GICD_GICD_ICLAR12_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR12_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR12_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes7_MASK)

#define NOC_GICD_GICD_ICLAR12_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR12_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR12_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes8_MASK)

#define NOC_GICD_GICD_ICLAR12_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR12_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR12_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes9_MASK)

#define NOC_GICD_GICD_ICLAR12_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR12_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR12_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes10_MASK)

#define NOC_GICD_GICD_ICLAR12_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR12_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR12_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes11_MASK)

#define NOC_GICD_GICD_ICLAR12_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR12_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR12_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes12_MASK)

#define NOC_GICD_GICD_ICLAR12_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR12_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR12_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes13_MASK)

#define NOC_GICD_GICD_ICLAR12_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR12_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR12_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes14_MASK)

#define NOC_GICD_GICD_ICLAR12_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR12_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR12_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR12_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR12_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR13 - GICD_ICLAR13 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR13_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR13_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR13_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes0_MASK)

#define NOC_GICD_GICD_ICLAR13_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR13_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR13_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes1_MASK)

#define NOC_GICD_GICD_ICLAR13_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR13_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR13_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes2_MASK)

#define NOC_GICD_GICD_ICLAR13_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR13_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR13_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes3_MASK)

#define NOC_GICD_GICD_ICLAR13_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR13_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR13_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes4_MASK)

#define NOC_GICD_GICD_ICLAR13_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR13_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR13_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes5_MASK)

#define NOC_GICD_GICD_ICLAR13_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR13_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR13_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes6_MASK)

#define NOC_GICD_GICD_ICLAR13_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR13_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR13_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes7_MASK)

#define NOC_GICD_GICD_ICLAR13_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR13_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR13_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes8_MASK)

#define NOC_GICD_GICD_ICLAR13_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR13_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR13_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes9_MASK)

#define NOC_GICD_GICD_ICLAR13_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR13_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR13_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes10_MASK)

#define NOC_GICD_GICD_ICLAR13_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR13_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR13_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes11_MASK)

#define NOC_GICD_GICD_ICLAR13_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR13_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR13_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes12_MASK)

#define NOC_GICD_GICD_ICLAR13_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR13_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR13_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes13_MASK)

#define NOC_GICD_GICD_ICLAR13_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR13_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR13_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes14_MASK)

#define NOC_GICD_GICD_ICLAR13_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR13_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR13_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR13_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR13_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR14 - GICD_ICLAR14 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR14_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR14_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR14_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes0_MASK)

#define NOC_GICD_GICD_ICLAR14_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR14_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR14_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes1_MASK)

#define NOC_GICD_GICD_ICLAR14_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR14_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR14_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes2_MASK)

#define NOC_GICD_GICD_ICLAR14_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR14_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR14_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes3_MASK)

#define NOC_GICD_GICD_ICLAR14_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR14_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR14_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes4_MASK)

#define NOC_GICD_GICD_ICLAR14_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR14_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR14_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes5_MASK)

#define NOC_GICD_GICD_ICLAR14_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR14_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR14_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes6_MASK)

#define NOC_GICD_GICD_ICLAR14_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR14_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR14_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes7_MASK)

#define NOC_GICD_GICD_ICLAR14_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR14_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR14_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes8_MASK)

#define NOC_GICD_GICD_ICLAR14_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR14_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR14_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes9_MASK)

#define NOC_GICD_GICD_ICLAR14_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR14_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR14_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes10_MASK)

#define NOC_GICD_GICD_ICLAR14_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR14_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR14_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes11_MASK)

#define NOC_GICD_GICD_ICLAR14_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR14_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR14_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes12_MASK)

#define NOC_GICD_GICD_ICLAR14_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR14_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR14_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes13_MASK)

#define NOC_GICD_GICD_ICLAR14_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR14_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR14_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes14_MASK)

#define NOC_GICD_GICD_ICLAR14_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR14_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR14_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR14_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR14_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR15 - GICD_ICLAR15 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR15_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR15_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR15_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes0_MASK)

#define NOC_GICD_GICD_ICLAR15_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR15_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR15_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes1_MASK)

#define NOC_GICD_GICD_ICLAR15_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR15_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR15_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes2_MASK)

#define NOC_GICD_GICD_ICLAR15_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR15_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR15_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes3_MASK)

#define NOC_GICD_GICD_ICLAR15_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR15_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR15_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes4_MASK)

#define NOC_GICD_GICD_ICLAR15_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR15_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR15_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes5_MASK)

#define NOC_GICD_GICD_ICLAR15_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR15_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR15_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes6_MASK)

#define NOC_GICD_GICD_ICLAR15_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR15_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR15_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes7_MASK)

#define NOC_GICD_GICD_ICLAR15_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR15_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR15_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes8_MASK)

#define NOC_GICD_GICD_ICLAR15_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR15_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR15_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes9_MASK)

#define NOC_GICD_GICD_ICLAR15_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR15_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR15_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes10_MASK)

#define NOC_GICD_GICD_ICLAR15_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR15_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR15_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes11_MASK)

#define NOC_GICD_GICD_ICLAR15_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR15_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR15_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes12_MASK)

#define NOC_GICD_GICD_ICLAR15_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR15_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR15_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes13_MASK)

#define NOC_GICD_GICD_ICLAR15_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR15_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR15_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes14_MASK)

#define NOC_GICD_GICD_ICLAR15_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR15_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR15_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR15_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR15_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR16 - GICD_ICLAR16 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR16_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR16_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR16_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes0_MASK)

#define NOC_GICD_GICD_ICLAR16_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR16_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR16_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes1_MASK)

#define NOC_GICD_GICD_ICLAR16_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR16_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR16_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes2_MASK)

#define NOC_GICD_GICD_ICLAR16_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR16_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR16_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes3_MASK)

#define NOC_GICD_GICD_ICLAR16_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR16_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR16_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes4_MASK)

#define NOC_GICD_GICD_ICLAR16_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR16_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR16_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes5_MASK)

#define NOC_GICD_GICD_ICLAR16_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR16_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR16_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes6_MASK)

#define NOC_GICD_GICD_ICLAR16_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR16_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR16_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes7_MASK)

#define NOC_GICD_GICD_ICLAR16_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR16_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR16_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes8_MASK)

#define NOC_GICD_GICD_ICLAR16_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR16_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR16_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes9_MASK)

#define NOC_GICD_GICD_ICLAR16_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR16_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR16_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes10_MASK)

#define NOC_GICD_GICD_ICLAR16_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR16_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR16_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes11_MASK)

#define NOC_GICD_GICD_ICLAR16_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR16_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR16_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes12_MASK)

#define NOC_GICD_GICD_ICLAR16_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR16_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR16_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes13_MASK)

#define NOC_GICD_GICD_ICLAR16_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR16_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR16_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes14_MASK)

#define NOC_GICD_GICD_ICLAR16_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR16_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR16_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR16_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR16_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR17 - GICD_ICLAR17 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR17_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR17_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR17_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes0_MASK)

#define NOC_GICD_GICD_ICLAR17_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR17_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR17_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes1_MASK)

#define NOC_GICD_GICD_ICLAR17_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR17_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR17_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes2_MASK)

#define NOC_GICD_GICD_ICLAR17_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR17_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR17_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes3_MASK)

#define NOC_GICD_GICD_ICLAR17_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR17_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR17_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes4_MASK)

#define NOC_GICD_GICD_ICLAR17_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR17_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR17_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes5_MASK)

#define NOC_GICD_GICD_ICLAR17_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR17_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR17_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes6_MASK)

#define NOC_GICD_GICD_ICLAR17_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR17_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR17_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes7_MASK)

#define NOC_GICD_GICD_ICLAR17_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR17_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR17_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes8_MASK)

#define NOC_GICD_GICD_ICLAR17_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR17_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR17_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes9_MASK)

#define NOC_GICD_GICD_ICLAR17_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR17_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR17_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes10_MASK)

#define NOC_GICD_GICD_ICLAR17_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR17_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR17_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes11_MASK)

#define NOC_GICD_GICD_ICLAR17_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR17_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR17_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes12_MASK)

#define NOC_GICD_GICD_ICLAR17_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR17_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR17_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes13_MASK)

#define NOC_GICD_GICD_ICLAR17_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR17_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR17_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes14_MASK)

#define NOC_GICD_GICD_ICLAR17_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR17_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR17_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR17_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR17_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR18 - GICD_ICLAR18 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR18_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR18_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR18_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes0_MASK)

#define NOC_GICD_GICD_ICLAR18_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR18_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR18_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes1_MASK)

#define NOC_GICD_GICD_ICLAR18_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR18_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR18_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes2_MASK)

#define NOC_GICD_GICD_ICLAR18_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR18_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR18_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes3_MASK)

#define NOC_GICD_GICD_ICLAR18_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR18_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR18_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes4_MASK)

#define NOC_GICD_GICD_ICLAR18_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR18_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR18_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes5_MASK)

#define NOC_GICD_GICD_ICLAR18_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR18_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR18_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes6_MASK)

#define NOC_GICD_GICD_ICLAR18_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR18_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR18_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes7_MASK)

#define NOC_GICD_GICD_ICLAR18_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR18_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR18_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes8_MASK)

#define NOC_GICD_GICD_ICLAR18_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR18_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR18_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes9_MASK)

#define NOC_GICD_GICD_ICLAR18_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR18_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR18_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes10_MASK)

#define NOC_GICD_GICD_ICLAR18_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR18_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR18_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes11_MASK)

#define NOC_GICD_GICD_ICLAR18_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR18_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR18_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes12_MASK)

#define NOC_GICD_GICD_ICLAR18_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR18_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR18_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes13_MASK)

#define NOC_GICD_GICD_ICLAR18_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR18_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR18_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes14_MASK)

#define NOC_GICD_GICD_ICLAR18_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR18_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR18_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR18_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR18_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR19 - GICD_ICLAR19 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR19_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR19_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR19_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes0_MASK)

#define NOC_GICD_GICD_ICLAR19_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR19_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR19_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes1_MASK)

#define NOC_GICD_GICD_ICLAR19_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR19_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR19_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes2_MASK)

#define NOC_GICD_GICD_ICLAR19_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR19_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR19_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes3_MASK)

#define NOC_GICD_GICD_ICLAR19_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR19_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR19_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes4_MASK)

#define NOC_GICD_GICD_ICLAR19_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR19_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR19_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes5_MASK)

#define NOC_GICD_GICD_ICLAR19_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR19_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR19_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes6_MASK)

#define NOC_GICD_GICD_ICLAR19_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR19_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR19_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes7_MASK)

#define NOC_GICD_GICD_ICLAR19_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR19_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR19_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes8_MASK)

#define NOC_GICD_GICD_ICLAR19_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR19_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR19_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes9_MASK)

#define NOC_GICD_GICD_ICLAR19_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR19_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR19_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes10_MASK)

#define NOC_GICD_GICD_ICLAR19_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR19_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR19_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes11_MASK)

#define NOC_GICD_GICD_ICLAR19_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR19_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR19_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes12_MASK)

#define NOC_GICD_GICD_ICLAR19_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR19_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR19_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes13_MASK)

#define NOC_GICD_GICD_ICLAR19_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR19_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR19_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes14_MASK)

#define NOC_GICD_GICD_ICLAR19_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR19_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR19_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR19_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR19_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR20 - GICD_ICLAR20 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR20_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR20_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR20_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes0_MASK)

#define NOC_GICD_GICD_ICLAR20_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR20_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR20_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes1_MASK)

#define NOC_GICD_GICD_ICLAR20_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR20_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR20_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes2_MASK)

#define NOC_GICD_GICD_ICLAR20_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR20_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR20_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes3_MASK)

#define NOC_GICD_GICD_ICLAR20_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR20_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR20_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes4_MASK)

#define NOC_GICD_GICD_ICLAR20_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR20_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR20_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes5_MASK)

#define NOC_GICD_GICD_ICLAR20_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR20_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR20_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes6_MASK)

#define NOC_GICD_GICD_ICLAR20_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR20_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR20_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes7_MASK)

#define NOC_GICD_GICD_ICLAR20_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR20_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR20_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes8_MASK)

#define NOC_GICD_GICD_ICLAR20_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR20_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR20_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes9_MASK)

#define NOC_GICD_GICD_ICLAR20_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR20_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR20_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes10_MASK)

#define NOC_GICD_GICD_ICLAR20_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR20_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR20_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes11_MASK)

#define NOC_GICD_GICD_ICLAR20_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR20_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR20_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes12_MASK)

#define NOC_GICD_GICD_ICLAR20_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR20_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR20_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes13_MASK)

#define NOC_GICD_GICD_ICLAR20_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR20_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR20_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes14_MASK)

#define NOC_GICD_GICD_ICLAR20_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR20_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR20_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR20_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR20_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR21 - GICD_ICLAR21 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR21_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR21_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR21_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes0_MASK)

#define NOC_GICD_GICD_ICLAR21_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR21_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR21_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes1_MASK)

#define NOC_GICD_GICD_ICLAR21_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR21_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR21_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes2_MASK)

#define NOC_GICD_GICD_ICLAR21_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR21_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR21_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes3_MASK)

#define NOC_GICD_GICD_ICLAR21_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR21_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR21_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes4_MASK)

#define NOC_GICD_GICD_ICLAR21_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR21_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR21_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes5_MASK)

#define NOC_GICD_GICD_ICLAR21_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR21_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR21_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes6_MASK)

#define NOC_GICD_GICD_ICLAR21_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR21_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR21_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes7_MASK)

#define NOC_GICD_GICD_ICLAR21_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR21_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR21_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes8_MASK)

#define NOC_GICD_GICD_ICLAR21_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR21_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR21_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes9_MASK)

#define NOC_GICD_GICD_ICLAR21_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR21_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR21_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes10_MASK)

#define NOC_GICD_GICD_ICLAR21_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR21_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR21_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes11_MASK)

#define NOC_GICD_GICD_ICLAR21_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR21_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR21_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes12_MASK)

#define NOC_GICD_GICD_ICLAR21_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR21_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR21_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes13_MASK)

#define NOC_GICD_GICD_ICLAR21_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR21_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR21_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes14_MASK)

#define NOC_GICD_GICD_ICLAR21_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR21_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR21_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR21_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR21_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR22 - GICD_ICLAR22 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR22_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR22_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR22_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes0_MASK)

#define NOC_GICD_GICD_ICLAR22_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR22_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR22_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes1_MASK)

#define NOC_GICD_GICD_ICLAR22_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR22_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR22_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes2_MASK)

#define NOC_GICD_GICD_ICLAR22_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR22_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR22_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes3_MASK)

#define NOC_GICD_GICD_ICLAR22_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR22_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR22_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes4_MASK)

#define NOC_GICD_GICD_ICLAR22_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR22_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR22_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes5_MASK)

#define NOC_GICD_GICD_ICLAR22_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR22_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR22_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes6_MASK)

#define NOC_GICD_GICD_ICLAR22_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR22_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR22_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes7_MASK)

#define NOC_GICD_GICD_ICLAR22_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR22_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR22_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes8_MASK)

#define NOC_GICD_GICD_ICLAR22_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR22_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR22_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes9_MASK)

#define NOC_GICD_GICD_ICLAR22_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR22_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR22_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes10_MASK)

#define NOC_GICD_GICD_ICLAR22_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR22_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR22_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes11_MASK)

#define NOC_GICD_GICD_ICLAR22_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR22_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR22_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes12_MASK)

#define NOC_GICD_GICD_ICLAR22_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR22_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR22_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes13_MASK)

#define NOC_GICD_GICD_ICLAR22_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR22_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR22_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes14_MASK)

#define NOC_GICD_GICD_ICLAR22_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR22_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR22_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR22_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR22_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR23 - GICD_ICLAR23 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR23_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR23_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR23_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes0_MASK)

#define NOC_GICD_GICD_ICLAR23_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR23_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR23_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes1_MASK)

#define NOC_GICD_GICD_ICLAR23_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR23_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR23_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes2_MASK)

#define NOC_GICD_GICD_ICLAR23_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR23_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR23_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes3_MASK)

#define NOC_GICD_GICD_ICLAR23_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR23_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR23_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes4_MASK)

#define NOC_GICD_GICD_ICLAR23_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR23_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR23_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes5_MASK)

#define NOC_GICD_GICD_ICLAR23_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR23_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR23_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes6_MASK)

#define NOC_GICD_GICD_ICLAR23_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR23_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR23_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes7_MASK)

#define NOC_GICD_GICD_ICLAR23_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR23_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR23_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes8_MASK)

#define NOC_GICD_GICD_ICLAR23_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR23_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR23_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes9_MASK)

#define NOC_GICD_GICD_ICLAR23_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR23_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR23_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes10_MASK)

#define NOC_GICD_GICD_ICLAR23_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR23_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR23_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes11_MASK)

#define NOC_GICD_GICD_ICLAR23_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR23_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR23_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes12_MASK)

#define NOC_GICD_GICD_ICLAR23_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR23_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR23_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes13_MASK)

#define NOC_GICD_GICD_ICLAR23_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR23_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR23_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes14_MASK)

#define NOC_GICD_GICD_ICLAR23_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR23_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR23_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR23_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR23_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR24 - GICD_ICLAR24 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR24_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR24_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR24_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes0_MASK)

#define NOC_GICD_GICD_ICLAR24_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR24_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR24_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes1_MASK)

#define NOC_GICD_GICD_ICLAR24_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR24_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR24_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes2_MASK)

#define NOC_GICD_GICD_ICLAR24_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR24_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR24_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes3_MASK)

#define NOC_GICD_GICD_ICLAR24_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR24_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR24_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes4_MASK)

#define NOC_GICD_GICD_ICLAR24_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR24_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR24_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes5_MASK)

#define NOC_GICD_GICD_ICLAR24_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR24_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR24_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes6_MASK)

#define NOC_GICD_GICD_ICLAR24_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR24_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR24_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes7_MASK)

#define NOC_GICD_GICD_ICLAR24_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR24_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR24_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes8_MASK)

#define NOC_GICD_GICD_ICLAR24_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR24_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR24_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes9_MASK)

#define NOC_GICD_GICD_ICLAR24_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR24_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR24_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes10_MASK)

#define NOC_GICD_GICD_ICLAR24_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR24_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR24_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes11_MASK)

#define NOC_GICD_GICD_ICLAR24_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR24_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR24_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes12_MASK)

#define NOC_GICD_GICD_ICLAR24_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR24_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR24_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes13_MASK)

#define NOC_GICD_GICD_ICLAR24_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR24_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR24_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes14_MASK)

#define NOC_GICD_GICD_ICLAR24_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR24_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR24_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR24_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR24_classes15_MASK)
/*! @} */

/*! @name GICD_ICLAR25 - GICD_ICLAR25 */
/*! @{ */

#define NOC_GICD_GICD_ICLAR25_classes0_MASK      (0x3U)
#define NOC_GICD_GICD_ICLAR25_classes0_SHIFT     (0U)
/*! classes0 - classes0 */
#define NOC_GICD_GICD_ICLAR25_classes0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes0_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes0_MASK)

#define NOC_GICD_GICD_ICLAR25_classes1_MASK      (0xCU)
#define NOC_GICD_GICD_ICLAR25_classes1_SHIFT     (2U)
/*! classes1 - classes1 */
#define NOC_GICD_GICD_ICLAR25_classes1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes1_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes1_MASK)

#define NOC_GICD_GICD_ICLAR25_classes2_MASK      (0x30U)
#define NOC_GICD_GICD_ICLAR25_classes2_SHIFT     (4U)
/*! classes2 - classes2 */
#define NOC_GICD_GICD_ICLAR25_classes2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes2_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes2_MASK)

#define NOC_GICD_GICD_ICLAR25_classes3_MASK      (0xC0U)
#define NOC_GICD_GICD_ICLAR25_classes3_SHIFT     (6U)
/*! classes3 - classes3 */
#define NOC_GICD_GICD_ICLAR25_classes3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes3_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes3_MASK)

#define NOC_GICD_GICD_ICLAR25_classes4_MASK      (0x300U)
#define NOC_GICD_GICD_ICLAR25_classes4_SHIFT     (8U)
/*! classes4 - classes4 */
#define NOC_GICD_GICD_ICLAR25_classes4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes4_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes4_MASK)

#define NOC_GICD_GICD_ICLAR25_classes5_MASK      (0xC00U)
#define NOC_GICD_GICD_ICLAR25_classes5_SHIFT     (10U)
/*! classes5 - classes5 */
#define NOC_GICD_GICD_ICLAR25_classes5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes5_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes5_MASK)

#define NOC_GICD_GICD_ICLAR25_classes6_MASK      (0x3000U)
#define NOC_GICD_GICD_ICLAR25_classes6_SHIFT     (12U)
/*! classes6 - classes6 */
#define NOC_GICD_GICD_ICLAR25_classes6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes6_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes6_MASK)

#define NOC_GICD_GICD_ICLAR25_classes7_MASK      (0xC000U)
#define NOC_GICD_GICD_ICLAR25_classes7_SHIFT     (14U)
/*! classes7 - classes7 */
#define NOC_GICD_GICD_ICLAR25_classes7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes7_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes7_MASK)

#define NOC_GICD_GICD_ICLAR25_classes8_MASK      (0x30000U)
#define NOC_GICD_GICD_ICLAR25_classes8_SHIFT     (16U)
/*! classes8 - classes8 */
#define NOC_GICD_GICD_ICLAR25_classes8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes8_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes8_MASK)

#define NOC_GICD_GICD_ICLAR25_classes9_MASK      (0xC0000U)
#define NOC_GICD_GICD_ICLAR25_classes9_SHIFT     (18U)
/*! classes9 - classes9 */
#define NOC_GICD_GICD_ICLAR25_classes9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes9_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes9_MASK)

#define NOC_GICD_GICD_ICLAR25_classes10_MASK     (0x300000U)
#define NOC_GICD_GICD_ICLAR25_classes10_SHIFT    (20U)
/*! classes10 - classes10 */
#define NOC_GICD_GICD_ICLAR25_classes10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes10_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes10_MASK)

#define NOC_GICD_GICD_ICLAR25_classes11_MASK     (0xC00000U)
#define NOC_GICD_GICD_ICLAR25_classes11_SHIFT    (22U)
/*! classes11 - classes11 */
#define NOC_GICD_GICD_ICLAR25_classes11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes11_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes11_MASK)

#define NOC_GICD_GICD_ICLAR25_classes12_MASK     (0x3000000U)
#define NOC_GICD_GICD_ICLAR25_classes12_SHIFT    (24U)
/*! classes12 - classes12 */
#define NOC_GICD_GICD_ICLAR25_classes12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes12_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes12_MASK)

#define NOC_GICD_GICD_ICLAR25_classes13_MASK     (0xC000000U)
#define NOC_GICD_GICD_ICLAR25_classes13_SHIFT    (26U)
/*! classes13 - classes13 */
#define NOC_GICD_GICD_ICLAR25_classes13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes13_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes13_MASK)

#define NOC_GICD_GICD_ICLAR25_classes14_MASK     (0x30000000U)
#define NOC_GICD_GICD_ICLAR25_classes14_SHIFT    (28U)
/*! classes14 - classes14 */
#define NOC_GICD_GICD_ICLAR25_classes14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes14_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes14_MASK)

#define NOC_GICD_GICD_ICLAR25_classes15_MASK     (0xC0000000U)
#define NOC_GICD_GICD_ICLAR25_classes15_SHIFT    (30U)
/*! classes15 - classes15 */
#define NOC_GICD_GICD_ICLAR25_classes15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICLAR25_classes15_SHIFT)) & NOC_GICD_GICD_ICLAR25_classes15_MASK)
/*! @} */

/*! @name GICD_ICERRR1 - GICD_ICERRR1 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR1_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR1_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR1_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status0_SHIFT)) & NOC_GICD_GICD_ICERRR1_status0_MASK)

#define NOC_GICD_GICD_ICERRR1_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR1_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR1_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status1_SHIFT)) & NOC_GICD_GICD_ICERRR1_status1_MASK)

#define NOC_GICD_GICD_ICERRR1_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR1_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR1_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status2_SHIFT)) & NOC_GICD_GICD_ICERRR1_status2_MASK)

#define NOC_GICD_GICD_ICERRR1_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR1_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR1_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status3_SHIFT)) & NOC_GICD_GICD_ICERRR1_status3_MASK)

#define NOC_GICD_GICD_ICERRR1_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR1_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR1_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status4_SHIFT)) & NOC_GICD_GICD_ICERRR1_status4_MASK)

#define NOC_GICD_GICD_ICERRR1_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR1_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR1_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status5_SHIFT)) & NOC_GICD_GICD_ICERRR1_status5_MASK)

#define NOC_GICD_GICD_ICERRR1_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR1_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR1_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status6_SHIFT)) & NOC_GICD_GICD_ICERRR1_status6_MASK)

#define NOC_GICD_GICD_ICERRR1_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR1_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR1_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status7_SHIFT)) & NOC_GICD_GICD_ICERRR1_status7_MASK)

#define NOC_GICD_GICD_ICERRR1_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR1_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR1_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status8_SHIFT)) & NOC_GICD_GICD_ICERRR1_status8_MASK)

#define NOC_GICD_GICD_ICERRR1_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR1_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR1_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status9_SHIFT)) & NOC_GICD_GICD_ICERRR1_status9_MASK)

#define NOC_GICD_GICD_ICERRR1_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR1_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR1_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status10_SHIFT)) & NOC_GICD_GICD_ICERRR1_status10_MASK)

#define NOC_GICD_GICD_ICERRR1_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR1_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR1_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status11_SHIFT)) & NOC_GICD_GICD_ICERRR1_status11_MASK)

#define NOC_GICD_GICD_ICERRR1_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR1_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR1_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status12_SHIFT)) & NOC_GICD_GICD_ICERRR1_status12_MASK)

#define NOC_GICD_GICD_ICERRR1_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR1_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR1_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status13_SHIFT)) & NOC_GICD_GICD_ICERRR1_status13_MASK)

#define NOC_GICD_GICD_ICERRR1_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR1_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR1_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status14_SHIFT)) & NOC_GICD_GICD_ICERRR1_status14_MASK)

#define NOC_GICD_GICD_ICERRR1_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR1_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR1_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status15_SHIFT)) & NOC_GICD_GICD_ICERRR1_status15_MASK)

#define NOC_GICD_GICD_ICERRR1_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR1_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR1_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status16_SHIFT)) & NOC_GICD_GICD_ICERRR1_status16_MASK)

#define NOC_GICD_GICD_ICERRR1_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR1_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR1_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status17_SHIFT)) & NOC_GICD_GICD_ICERRR1_status17_MASK)

#define NOC_GICD_GICD_ICERRR1_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR1_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR1_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status18_SHIFT)) & NOC_GICD_GICD_ICERRR1_status18_MASK)

#define NOC_GICD_GICD_ICERRR1_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR1_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR1_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status19_SHIFT)) & NOC_GICD_GICD_ICERRR1_status19_MASK)

#define NOC_GICD_GICD_ICERRR1_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR1_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR1_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status20_SHIFT)) & NOC_GICD_GICD_ICERRR1_status20_MASK)

#define NOC_GICD_GICD_ICERRR1_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR1_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR1_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status21_SHIFT)) & NOC_GICD_GICD_ICERRR1_status21_MASK)

#define NOC_GICD_GICD_ICERRR1_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR1_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR1_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status22_SHIFT)) & NOC_GICD_GICD_ICERRR1_status22_MASK)

#define NOC_GICD_GICD_ICERRR1_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR1_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR1_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status23_SHIFT)) & NOC_GICD_GICD_ICERRR1_status23_MASK)

#define NOC_GICD_GICD_ICERRR1_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR1_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR1_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status24_SHIFT)) & NOC_GICD_GICD_ICERRR1_status24_MASK)

#define NOC_GICD_GICD_ICERRR1_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR1_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR1_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status25_SHIFT)) & NOC_GICD_GICD_ICERRR1_status25_MASK)

#define NOC_GICD_GICD_ICERRR1_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR1_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR1_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status26_SHIFT)) & NOC_GICD_GICD_ICERRR1_status26_MASK)

#define NOC_GICD_GICD_ICERRR1_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR1_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR1_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status27_SHIFT)) & NOC_GICD_GICD_ICERRR1_status27_MASK)

#define NOC_GICD_GICD_ICERRR1_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR1_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR1_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status28_SHIFT)) & NOC_GICD_GICD_ICERRR1_status28_MASK)

#define NOC_GICD_GICD_ICERRR1_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR1_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR1_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status29_SHIFT)) & NOC_GICD_GICD_ICERRR1_status29_MASK)

#define NOC_GICD_GICD_ICERRR1_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR1_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR1_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status30_SHIFT)) & NOC_GICD_GICD_ICERRR1_status30_MASK)

#define NOC_GICD_GICD_ICERRR1_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR1_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR1_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR1_status31_SHIFT)) & NOC_GICD_GICD_ICERRR1_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR2 - GICD_ICERRR2 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR2_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR2_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR2_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status0_SHIFT)) & NOC_GICD_GICD_ICERRR2_status0_MASK)

#define NOC_GICD_GICD_ICERRR2_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR2_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR2_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status1_SHIFT)) & NOC_GICD_GICD_ICERRR2_status1_MASK)

#define NOC_GICD_GICD_ICERRR2_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR2_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR2_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status2_SHIFT)) & NOC_GICD_GICD_ICERRR2_status2_MASK)

#define NOC_GICD_GICD_ICERRR2_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR2_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR2_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status3_SHIFT)) & NOC_GICD_GICD_ICERRR2_status3_MASK)

#define NOC_GICD_GICD_ICERRR2_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR2_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR2_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status4_SHIFT)) & NOC_GICD_GICD_ICERRR2_status4_MASK)

#define NOC_GICD_GICD_ICERRR2_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR2_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR2_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status5_SHIFT)) & NOC_GICD_GICD_ICERRR2_status5_MASK)

#define NOC_GICD_GICD_ICERRR2_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR2_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR2_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status6_SHIFT)) & NOC_GICD_GICD_ICERRR2_status6_MASK)

#define NOC_GICD_GICD_ICERRR2_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR2_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR2_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status7_SHIFT)) & NOC_GICD_GICD_ICERRR2_status7_MASK)

#define NOC_GICD_GICD_ICERRR2_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR2_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR2_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status8_SHIFT)) & NOC_GICD_GICD_ICERRR2_status8_MASK)

#define NOC_GICD_GICD_ICERRR2_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR2_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR2_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status9_SHIFT)) & NOC_GICD_GICD_ICERRR2_status9_MASK)

#define NOC_GICD_GICD_ICERRR2_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR2_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR2_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status10_SHIFT)) & NOC_GICD_GICD_ICERRR2_status10_MASK)

#define NOC_GICD_GICD_ICERRR2_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR2_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR2_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status11_SHIFT)) & NOC_GICD_GICD_ICERRR2_status11_MASK)

#define NOC_GICD_GICD_ICERRR2_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR2_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR2_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status12_SHIFT)) & NOC_GICD_GICD_ICERRR2_status12_MASK)

#define NOC_GICD_GICD_ICERRR2_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR2_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR2_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status13_SHIFT)) & NOC_GICD_GICD_ICERRR2_status13_MASK)

#define NOC_GICD_GICD_ICERRR2_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR2_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR2_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status14_SHIFT)) & NOC_GICD_GICD_ICERRR2_status14_MASK)

#define NOC_GICD_GICD_ICERRR2_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR2_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR2_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status15_SHIFT)) & NOC_GICD_GICD_ICERRR2_status15_MASK)

#define NOC_GICD_GICD_ICERRR2_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR2_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR2_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status16_SHIFT)) & NOC_GICD_GICD_ICERRR2_status16_MASK)

#define NOC_GICD_GICD_ICERRR2_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR2_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR2_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status17_SHIFT)) & NOC_GICD_GICD_ICERRR2_status17_MASK)

#define NOC_GICD_GICD_ICERRR2_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR2_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR2_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status18_SHIFT)) & NOC_GICD_GICD_ICERRR2_status18_MASK)

#define NOC_GICD_GICD_ICERRR2_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR2_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR2_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status19_SHIFT)) & NOC_GICD_GICD_ICERRR2_status19_MASK)

#define NOC_GICD_GICD_ICERRR2_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR2_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR2_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status20_SHIFT)) & NOC_GICD_GICD_ICERRR2_status20_MASK)

#define NOC_GICD_GICD_ICERRR2_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR2_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR2_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status21_SHIFT)) & NOC_GICD_GICD_ICERRR2_status21_MASK)

#define NOC_GICD_GICD_ICERRR2_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR2_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR2_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status22_SHIFT)) & NOC_GICD_GICD_ICERRR2_status22_MASK)

#define NOC_GICD_GICD_ICERRR2_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR2_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR2_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status23_SHIFT)) & NOC_GICD_GICD_ICERRR2_status23_MASK)

#define NOC_GICD_GICD_ICERRR2_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR2_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR2_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status24_SHIFT)) & NOC_GICD_GICD_ICERRR2_status24_MASK)

#define NOC_GICD_GICD_ICERRR2_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR2_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR2_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status25_SHIFT)) & NOC_GICD_GICD_ICERRR2_status25_MASK)

#define NOC_GICD_GICD_ICERRR2_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR2_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR2_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status26_SHIFT)) & NOC_GICD_GICD_ICERRR2_status26_MASK)

#define NOC_GICD_GICD_ICERRR2_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR2_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR2_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status27_SHIFT)) & NOC_GICD_GICD_ICERRR2_status27_MASK)

#define NOC_GICD_GICD_ICERRR2_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR2_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR2_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status28_SHIFT)) & NOC_GICD_GICD_ICERRR2_status28_MASK)

#define NOC_GICD_GICD_ICERRR2_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR2_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR2_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status29_SHIFT)) & NOC_GICD_GICD_ICERRR2_status29_MASK)

#define NOC_GICD_GICD_ICERRR2_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR2_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR2_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status30_SHIFT)) & NOC_GICD_GICD_ICERRR2_status30_MASK)

#define NOC_GICD_GICD_ICERRR2_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR2_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR2_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR2_status31_SHIFT)) & NOC_GICD_GICD_ICERRR2_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR3 - GICD_ICERRR3 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR3_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR3_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR3_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status0_SHIFT)) & NOC_GICD_GICD_ICERRR3_status0_MASK)

#define NOC_GICD_GICD_ICERRR3_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR3_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR3_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status1_SHIFT)) & NOC_GICD_GICD_ICERRR3_status1_MASK)

#define NOC_GICD_GICD_ICERRR3_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR3_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR3_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status2_SHIFT)) & NOC_GICD_GICD_ICERRR3_status2_MASK)

#define NOC_GICD_GICD_ICERRR3_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR3_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR3_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status3_SHIFT)) & NOC_GICD_GICD_ICERRR3_status3_MASK)

#define NOC_GICD_GICD_ICERRR3_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR3_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR3_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status4_SHIFT)) & NOC_GICD_GICD_ICERRR3_status4_MASK)

#define NOC_GICD_GICD_ICERRR3_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR3_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR3_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status5_SHIFT)) & NOC_GICD_GICD_ICERRR3_status5_MASK)

#define NOC_GICD_GICD_ICERRR3_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR3_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR3_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status6_SHIFT)) & NOC_GICD_GICD_ICERRR3_status6_MASK)

#define NOC_GICD_GICD_ICERRR3_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR3_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR3_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status7_SHIFT)) & NOC_GICD_GICD_ICERRR3_status7_MASK)

#define NOC_GICD_GICD_ICERRR3_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR3_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR3_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status8_SHIFT)) & NOC_GICD_GICD_ICERRR3_status8_MASK)

#define NOC_GICD_GICD_ICERRR3_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR3_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR3_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status9_SHIFT)) & NOC_GICD_GICD_ICERRR3_status9_MASK)

#define NOC_GICD_GICD_ICERRR3_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR3_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR3_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status10_SHIFT)) & NOC_GICD_GICD_ICERRR3_status10_MASK)

#define NOC_GICD_GICD_ICERRR3_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR3_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR3_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status11_SHIFT)) & NOC_GICD_GICD_ICERRR3_status11_MASK)

#define NOC_GICD_GICD_ICERRR3_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR3_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR3_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status12_SHIFT)) & NOC_GICD_GICD_ICERRR3_status12_MASK)

#define NOC_GICD_GICD_ICERRR3_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR3_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR3_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status13_SHIFT)) & NOC_GICD_GICD_ICERRR3_status13_MASK)

#define NOC_GICD_GICD_ICERRR3_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR3_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR3_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status14_SHIFT)) & NOC_GICD_GICD_ICERRR3_status14_MASK)

#define NOC_GICD_GICD_ICERRR3_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR3_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR3_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status15_SHIFT)) & NOC_GICD_GICD_ICERRR3_status15_MASK)

#define NOC_GICD_GICD_ICERRR3_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR3_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR3_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status16_SHIFT)) & NOC_GICD_GICD_ICERRR3_status16_MASK)

#define NOC_GICD_GICD_ICERRR3_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR3_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR3_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status17_SHIFT)) & NOC_GICD_GICD_ICERRR3_status17_MASK)

#define NOC_GICD_GICD_ICERRR3_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR3_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR3_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status18_SHIFT)) & NOC_GICD_GICD_ICERRR3_status18_MASK)

#define NOC_GICD_GICD_ICERRR3_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR3_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR3_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status19_SHIFT)) & NOC_GICD_GICD_ICERRR3_status19_MASK)

#define NOC_GICD_GICD_ICERRR3_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR3_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR3_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status20_SHIFT)) & NOC_GICD_GICD_ICERRR3_status20_MASK)

#define NOC_GICD_GICD_ICERRR3_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR3_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR3_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status21_SHIFT)) & NOC_GICD_GICD_ICERRR3_status21_MASK)

#define NOC_GICD_GICD_ICERRR3_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR3_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR3_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status22_SHIFT)) & NOC_GICD_GICD_ICERRR3_status22_MASK)

#define NOC_GICD_GICD_ICERRR3_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR3_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR3_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status23_SHIFT)) & NOC_GICD_GICD_ICERRR3_status23_MASK)

#define NOC_GICD_GICD_ICERRR3_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR3_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR3_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status24_SHIFT)) & NOC_GICD_GICD_ICERRR3_status24_MASK)

#define NOC_GICD_GICD_ICERRR3_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR3_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR3_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status25_SHIFT)) & NOC_GICD_GICD_ICERRR3_status25_MASK)

#define NOC_GICD_GICD_ICERRR3_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR3_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR3_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status26_SHIFT)) & NOC_GICD_GICD_ICERRR3_status26_MASK)

#define NOC_GICD_GICD_ICERRR3_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR3_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR3_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status27_SHIFT)) & NOC_GICD_GICD_ICERRR3_status27_MASK)

#define NOC_GICD_GICD_ICERRR3_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR3_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR3_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status28_SHIFT)) & NOC_GICD_GICD_ICERRR3_status28_MASK)

#define NOC_GICD_GICD_ICERRR3_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR3_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR3_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status29_SHIFT)) & NOC_GICD_GICD_ICERRR3_status29_MASK)

#define NOC_GICD_GICD_ICERRR3_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR3_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR3_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status30_SHIFT)) & NOC_GICD_GICD_ICERRR3_status30_MASK)

#define NOC_GICD_GICD_ICERRR3_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR3_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR3_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR3_status31_SHIFT)) & NOC_GICD_GICD_ICERRR3_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR4 - GICD_ICERRR4 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR4_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR4_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR4_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status0_SHIFT)) & NOC_GICD_GICD_ICERRR4_status0_MASK)

#define NOC_GICD_GICD_ICERRR4_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR4_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR4_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status1_SHIFT)) & NOC_GICD_GICD_ICERRR4_status1_MASK)

#define NOC_GICD_GICD_ICERRR4_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR4_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR4_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status2_SHIFT)) & NOC_GICD_GICD_ICERRR4_status2_MASK)

#define NOC_GICD_GICD_ICERRR4_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR4_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR4_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status3_SHIFT)) & NOC_GICD_GICD_ICERRR4_status3_MASK)

#define NOC_GICD_GICD_ICERRR4_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR4_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR4_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status4_SHIFT)) & NOC_GICD_GICD_ICERRR4_status4_MASK)

#define NOC_GICD_GICD_ICERRR4_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR4_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR4_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status5_SHIFT)) & NOC_GICD_GICD_ICERRR4_status5_MASK)

#define NOC_GICD_GICD_ICERRR4_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR4_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR4_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status6_SHIFT)) & NOC_GICD_GICD_ICERRR4_status6_MASK)

#define NOC_GICD_GICD_ICERRR4_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR4_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR4_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status7_SHIFT)) & NOC_GICD_GICD_ICERRR4_status7_MASK)

#define NOC_GICD_GICD_ICERRR4_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR4_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR4_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status8_SHIFT)) & NOC_GICD_GICD_ICERRR4_status8_MASK)

#define NOC_GICD_GICD_ICERRR4_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR4_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR4_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status9_SHIFT)) & NOC_GICD_GICD_ICERRR4_status9_MASK)

#define NOC_GICD_GICD_ICERRR4_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR4_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR4_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status10_SHIFT)) & NOC_GICD_GICD_ICERRR4_status10_MASK)

#define NOC_GICD_GICD_ICERRR4_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR4_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR4_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status11_SHIFT)) & NOC_GICD_GICD_ICERRR4_status11_MASK)

#define NOC_GICD_GICD_ICERRR4_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR4_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR4_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status12_SHIFT)) & NOC_GICD_GICD_ICERRR4_status12_MASK)

#define NOC_GICD_GICD_ICERRR4_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR4_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR4_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status13_SHIFT)) & NOC_GICD_GICD_ICERRR4_status13_MASK)

#define NOC_GICD_GICD_ICERRR4_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR4_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR4_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status14_SHIFT)) & NOC_GICD_GICD_ICERRR4_status14_MASK)

#define NOC_GICD_GICD_ICERRR4_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR4_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR4_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status15_SHIFT)) & NOC_GICD_GICD_ICERRR4_status15_MASK)

#define NOC_GICD_GICD_ICERRR4_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR4_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR4_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status16_SHIFT)) & NOC_GICD_GICD_ICERRR4_status16_MASK)

#define NOC_GICD_GICD_ICERRR4_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR4_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR4_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status17_SHIFT)) & NOC_GICD_GICD_ICERRR4_status17_MASK)

#define NOC_GICD_GICD_ICERRR4_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR4_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR4_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status18_SHIFT)) & NOC_GICD_GICD_ICERRR4_status18_MASK)

#define NOC_GICD_GICD_ICERRR4_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR4_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR4_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status19_SHIFT)) & NOC_GICD_GICD_ICERRR4_status19_MASK)

#define NOC_GICD_GICD_ICERRR4_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR4_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR4_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status20_SHIFT)) & NOC_GICD_GICD_ICERRR4_status20_MASK)

#define NOC_GICD_GICD_ICERRR4_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR4_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR4_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status21_SHIFT)) & NOC_GICD_GICD_ICERRR4_status21_MASK)

#define NOC_GICD_GICD_ICERRR4_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR4_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR4_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status22_SHIFT)) & NOC_GICD_GICD_ICERRR4_status22_MASK)

#define NOC_GICD_GICD_ICERRR4_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR4_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR4_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status23_SHIFT)) & NOC_GICD_GICD_ICERRR4_status23_MASK)

#define NOC_GICD_GICD_ICERRR4_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR4_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR4_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status24_SHIFT)) & NOC_GICD_GICD_ICERRR4_status24_MASK)

#define NOC_GICD_GICD_ICERRR4_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR4_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR4_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status25_SHIFT)) & NOC_GICD_GICD_ICERRR4_status25_MASK)

#define NOC_GICD_GICD_ICERRR4_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR4_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR4_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status26_SHIFT)) & NOC_GICD_GICD_ICERRR4_status26_MASK)

#define NOC_GICD_GICD_ICERRR4_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR4_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR4_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status27_SHIFT)) & NOC_GICD_GICD_ICERRR4_status27_MASK)

#define NOC_GICD_GICD_ICERRR4_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR4_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR4_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status28_SHIFT)) & NOC_GICD_GICD_ICERRR4_status28_MASK)

#define NOC_GICD_GICD_ICERRR4_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR4_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR4_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status29_SHIFT)) & NOC_GICD_GICD_ICERRR4_status29_MASK)

#define NOC_GICD_GICD_ICERRR4_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR4_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR4_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status30_SHIFT)) & NOC_GICD_GICD_ICERRR4_status30_MASK)

#define NOC_GICD_GICD_ICERRR4_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR4_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR4_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR4_status31_SHIFT)) & NOC_GICD_GICD_ICERRR4_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR5 - GICD_ICERRR5 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR5_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR5_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR5_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status0_SHIFT)) & NOC_GICD_GICD_ICERRR5_status0_MASK)

#define NOC_GICD_GICD_ICERRR5_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR5_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR5_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status1_SHIFT)) & NOC_GICD_GICD_ICERRR5_status1_MASK)

#define NOC_GICD_GICD_ICERRR5_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR5_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR5_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status2_SHIFT)) & NOC_GICD_GICD_ICERRR5_status2_MASK)

#define NOC_GICD_GICD_ICERRR5_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR5_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR5_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status3_SHIFT)) & NOC_GICD_GICD_ICERRR5_status3_MASK)

#define NOC_GICD_GICD_ICERRR5_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR5_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR5_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status4_SHIFT)) & NOC_GICD_GICD_ICERRR5_status4_MASK)

#define NOC_GICD_GICD_ICERRR5_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR5_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR5_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status5_SHIFT)) & NOC_GICD_GICD_ICERRR5_status5_MASK)

#define NOC_GICD_GICD_ICERRR5_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR5_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR5_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status6_SHIFT)) & NOC_GICD_GICD_ICERRR5_status6_MASK)

#define NOC_GICD_GICD_ICERRR5_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR5_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR5_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status7_SHIFT)) & NOC_GICD_GICD_ICERRR5_status7_MASK)

#define NOC_GICD_GICD_ICERRR5_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR5_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR5_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status8_SHIFT)) & NOC_GICD_GICD_ICERRR5_status8_MASK)

#define NOC_GICD_GICD_ICERRR5_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR5_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR5_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status9_SHIFT)) & NOC_GICD_GICD_ICERRR5_status9_MASK)

#define NOC_GICD_GICD_ICERRR5_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR5_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR5_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status10_SHIFT)) & NOC_GICD_GICD_ICERRR5_status10_MASK)

#define NOC_GICD_GICD_ICERRR5_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR5_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR5_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status11_SHIFT)) & NOC_GICD_GICD_ICERRR5_status11_MASK)

#define NOC_GICD_GICD_ICERRR5_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR5_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR5_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status12_SHIFT)) & NOC_GICD_GICD_ICERRR5_status12_MASK)

#define NOC_GICD_GICD_ICERRR5_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR5_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR5_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status13_SHIFT)) & NOC_GICD_GICD_ICERRR5_status13_MASK)

#define NOC_GICD_GICD_ICERRR5_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR5_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR5_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status14_SHIFT)) & NOC_GICD_GICD_ICERRR5_status14_MASK)

#define NOC_GICD_GICD_ICERRR5_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR5_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR5_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status15_SHIFT)) & NOC_GICD_GICD_ICERRR5_status15_MASK)

#define NOC_GICD_GICD_ICERRR5_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR5_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR5_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status16_SHIFT)) & NOC_GICD_GICD_ICERRR5_status16_MASK)

#define NOC_GICD_GICD_ICERRR5_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR5_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR5_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status17_SHIFT)) & NOC_GICD_GICD_ICERRR5_status17_MASK)

#define NOC_GICD_GICD_ICERRR5_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR5_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR5_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status18_SHIFT)) & NOC_GICD_GICD_ICERRR5_status18_MASK)

#define NOC_GICD_GICD_ICERRR5_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR5_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR5_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status19_SHIFT)) & NOC_GICD_GICD_ICERRR5_status19_MASK)

#define NOC_GICD_GICD_ICERRR5_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR5_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR5_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status20_SHIFT)) & NOC_GICD_GICD_ICERRR5_status20_MASK)

#define NOC_GICD_GICD_ICERRR5_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR5_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR5_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status21_SHIFT)) & NOC_GICD_GICD_ICERRR5_status21_MASK)

#define NOC_GICD_GICD_ICERRR5_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR5_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR5_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status22_SHIFT)) & NOC_GICD_GICD_ICERRR5_status22_MASK)

#define NOC_GICD_GICD_ICERRR5_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR5_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR5_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status23_SHIFT)) & NOC_GICD_GICD_ICERRR5_status23_MASK)

#define NOC_GICD_GICD_ICERRR5_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR5_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR5_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status24_SHIFT)) & NOC_GICD_GICD_ICERRR5_status24_MASK)

#define NOC_GICD_GICD_ICERRR5_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR5_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR5_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status25_SHIFT)) & NOC_GICD_GICD_ICERRR5_status25_MASK)

#define NOC_GICD_GICD_ICERRR5_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR5_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR5_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status26_SHIFT)) & NOC_GICD_GICD_ICERRR5_status26_MASK)

#define NOC_GICD_GICD_ICERRR5_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR5_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR5_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status27_SHIFT)) & NOC_GICD_GICD_ICERRR5_status27_MASK)

#define NOC_GICD_GICD_ICERRR5_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR5_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR5_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status28_SHIFT)) & NOC_GICD_GICD_ICERRR5_status28_MASK)

#define NOC_GICD_GICD_ICERRR5_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR5_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR5_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status29_SHIFT)) & NOC_GICD_GICD_ICERRR5_status29_MASK)

#define NOC_GICD_GICD_ICERRR5_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR5_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR5_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status30_SHIFT)) & NOC_GICD_GICD_ICERRR5_status30_MASK)

#define NOC_GICD_GICD_ICERRR5_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR5_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR5_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR5_status31_SHIFT)) & NOC_GICD_GICD_ICERRR5_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR6 - GICD_ICERRR6 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR6_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR6_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR6_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status0_SHIFT)) & NOC_GICD_GICD_ICERRR6_status0_MASK)

#define NOC_GICD_GICD_ICERRR6_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR6_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR6_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status1_SHIFT)) & NOC_GICD_GICD_ICERRR6_status1_MASK)

#define NOC_GICD_GICD_ICERRR6_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR6_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR6_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status2_SHIFT)) & NOC_GICD_GICD_ICERRR6_status2_MASK)

#define NOC_GICD_GICD_ICERRR6_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR6_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR6_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status3_SHIFT)) & NOC_GICD_GICD_ICERRR6_status3_MASK)

#define NOC_GICD_GICD_ICERRR6_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR6_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR6_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status4_SHIFT)) & NOC_GICD_GICD_ICERRR6_status4_MASK)

#define NOC_GICD_GICD_ICERRR6_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR6_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR6_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status5_SHIFT)) & NOC_GICD_GICD_ICERRR6_status5_MASK)

#define NOC_GICD_GICD_ICERRR6_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR6_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR6_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status6_SHIFT)) & NOC_GICD_GICD_ICERRR6_status6_MASK)

#define NOC_GICD_GICD_ICERRR6_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR6_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR6_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status7_SHIFT)) & NOC_GICD_GICD_ICERRR6_status7_MASK)

#define NOC_GICD_GICD_ICERRR6_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR6_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR6_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status8_SHIFT)) & NOC_GICD_GICD_ICERRR6_status8_MASK)

#define NOC_GICD_GICD_ICERRR6_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR6_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR6_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status9_SHIFT)) & NOC_GICD_GICD_ICERRR6_status9_MASK)

#define NOC_GICD_GICD_ICERRR6_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR6_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR6_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status10_SHIFT)) & NOC_GICD_GICD_ICERRR6_status10_MASK)

#define NOC_GICD_GICD_ICERRR6_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR6_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR6_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status11_SHIFT)) & NOC_GICD_GICD_ICERRR6_status11_MASK)

#define NOC_GICD_GICD_ICERRR6_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR6_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR6_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status12_SHIFT)) & NOC_GICD_GICD_ICERRR6_status12_MASK)

#define NOC_GICD_GICD_ICERRR6_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR6_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR6_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status13_SHIFT)) & NOC_GICD_GICD_ICERRR6_status13_MASK)

#define NOC_GICD_GICD_ICERRR6_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR6_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR6_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status14_SHIFT)) & NOC_GICD_GICD_ICERRR6_status14_MASK)

#define NOC_GICD_GICD_ICERRR6_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR6_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR6_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status15_SHIFT)) & NOC_GICD_GICD_ICERRR6_status15_MASK)

#define NOC_GICD_GICD_ICERRR6_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR6_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR6_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status16_SHIFT)) & NOC_GICD_GICD_ICERRR6_status16_MASK)

#define NOC_GICD_GICD_ICERRR6_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR6_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR6_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status17_SHIFT)) & NOC_GICD_GICD_ICERRR6_status17_MASK)

#define NOC_GICD_GICD_ICERRR6_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR6_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR6_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status18_SHIFT)) & NOC_GICD_GICD_ICERRR6_status18_MASK)

#define NOC_GICD_GICD_ICERRR6_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR6_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR6_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status19_SHIFT)) & NOC_GICD_GICD_ICERRR6_status19_MASK)

#define NOC_GICD_GICD_ICERRR6_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR6_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR6_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status20_SHIFT)) & NOC_GICD_GICD_ICERRR6_status20_MASK)

#define NOC_GICD_GICD_ICERRR6_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR6_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR6_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status21_SHIFT)) & NOC_GICD_GICD_ICERRR6_status21_MASK)

#define NOC_GICD_GICD_ICERRR6_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR6_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR6_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status22_SHIFT)) & NOC_GICD_GICD_ICERRR6_status22_MASK)

#define NOC_GICD_GICD_ICERRR6_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR6_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR6_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status23_SHIFT)) & NOC_GICD_GICD_ICERRR6_status23_MASK)

#define NOC_GICD_GICD_ICERRR6_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR6_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR6_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status24_SHIFT)) & NOC_GICD_GICD_ICERRR6_status24_MASK)

#define NOC_GICD_GICD_ICERRR6_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR6_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR6_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status25_SHIFT)) & NOC_GICD_GICD_ICERRR6_status25_MASK)

#define NOC_GICD_GICD_ICERRR6_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR6_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR6_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status26_SHIFT)) & NOC_GICD_GICD_ICERRR6_status26_MASK)

#define NOC_GICD_GICD_ICERRR6_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR6_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR6_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status27_SHIFT)) & NOC_GICD_GICD_ICERRR6_status27_MASK)

#define NOC_GICD_GICD_ICERRR6_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR6_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR6_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status28_SHIFT)) & NOC_GICD_GICD_ICERRR6_status28_MASK)

#define NOC_GICD_GICD_ICERRR6_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR6_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR6_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status29_SHIFT)) & NOC_GICD_GICD_ICERRR6_status29_MASK)

#define NOC_GICD_GICD_ICERRR6_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR6_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR6_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status30_SHIFT)) & NOC_GICD_GICD_ICERRR6_status30_MASK)

#define NOC_GICD_GICD_ICERRR6_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR6_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR6_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR6_status31_SHIFT)) & NOC_GICD_GICD_ICERRR6_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR7 - GICD_ICERRR7 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR7_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR7_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR7_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status0_SHIFT)) & NOC_GICD_GICD_ICERRR7_status0_MASK)

#define NOC_GICD_GICD_ICERRR7_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR7_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR7_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status1_SHIFT)) & NOC_GICD_GICD_ICERRR7_status1_MASK)

#define NOC_GICD_GICD_ICERRR7_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR7_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR7_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status2_SHIFT)) & NOC_GICD_GICD_ICERRR7_status2_MASK)

#define NOC_GICD_GICD_ICERRR7_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR7_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR7_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status3_SHIFT)) & NOC_GICD_GICD_ICERRR7_status3_MASK)

#define NOC_GICD_GICD_ICERRR7_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR7_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR7_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status4_SHIFT)) & NOC_GICD_GICD_ICERRR7_status4_MASK)

#define NOC_GICD_GICD_ICERRR7_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR7_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR7_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status5_SHIFT)) & NOC_GICD_GICD_ICERRR7_status5_MASK)

#define NOC_GICD_GICD_ICERRR7_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR7_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR7_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status6_SHIFT)) & NOC_GICD_GICD_ICERRR7_status6_MASK)

#define NOC_GICD_GICD_ICERRR7_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR7_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR7_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status7_SHIFT)) & NOC_GICD_GICD_ICERRR7_status7_MASK)

#define NOC_GICD_GICD_ICERRR7_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR7_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR7_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status8_SHIFT)) & NOC_GICD_GICD_ICERRR7_status8_MASK)

#define NOC_GICD_GICD_ICERRR7_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR7_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR7_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status9_SHIFT)) & NOC_GICD_GICD_ICERRR7_status9_MASK)

#define NOC_GICD_GICD_ICERRR7_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR7_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR7_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status10_SHIFT)) & NOC_GICD_GICD_ICERRR7_status10_MASK)

#define NOC_GICD_GICD_ICERRR7_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR7_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR7_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status11_SHIFT)) & NOC_GICD_GICD_ICERRR7_status11_MASK)

#define NOC_GICD_GICD_ICERRR7_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR7_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR7_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status12_SHIFT)) & NOC_GICD_GICD_ICERRR7_status12_MASK)

#define NOC_GICD_GICD_ICERRR7_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR7_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR7_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status13_SHIFT)) & NOC_GICD_GICD_ICERRR7_status13_MASK)

#define NOC_GICD_GICD_ICERRR7_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR7_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR7_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status14_SHIFT)) & NOC_GICD_GICD_ICERRR7_status14_MASK)

#define NOC_GICD_GICD_ICERRR7_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR7_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR7_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status15_SHIFT)) & NOC_GICD_GICD_ICERRR7_status15_MASK)

#define NOC_GICD_GICD_ICERRR7_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR7_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR7_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status16_SHIFT)) & NOC_GICD_GICD_ICERRR7_status16_MASK)

#define NOC_GICD_GICD_ICERRR7_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR7_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR7_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status17_SHIFT)) & NOC_GICD_GICD_ICERRR7_status17_MASK)

#define NOC_GICD_GICD_ICERRR7_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR7_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR7_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status18_SHIFT)) & NOC_GICD_GICD_ICERRR7_status18_MASK)

#define NOC_GICD_GICD_ICERRR7_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR7_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR7_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status19_SHIFT)) & NOC_GICD_GICD_ICERRR7_status19_MASK)

#define NOC_GICD_GICD_ICERRR7_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR7_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR7_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status20_SHIFT)) & NOC_GICD_GICD_ICERRR7_status20_MASK)

#define NOC_GICD_GICD_ICERRR7_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR7_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR7_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status21_SHIFT)) & NOC_GICD_GICD_ICERRR7_status21_MASK)

#define NOC_GICD_GICD_ICERRR7_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR7_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR7_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status22_SHIFT)) & NOC_GICD_GICD_ICERRR7_status22_MASK)

#define NOC_GICD_GICD_ICERRR7_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR7_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR7_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status23_SHIFT)) & NOC_GICD_GICD_ICERRR7_status23_MASK)

#define NOC_GICD_GICD_ICERRR7_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR7_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR7_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status24_SHIFT)) & NOC_GICD_GICD_ICERRR7_status24_MASK)

#define NOC_GICD_GICD_ICERRR7_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR7_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR7_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status25_SHIFT)) & NOC_GICD_GICD_ICERRR7_status25_MASK)

#define NOC_GICD_GICD_ICERRR7_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR7_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR7_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status26_SHIFT)) & NOC_GICD_GICD_ICERRR7_status26_MASK)

#define NOC_GICD_GICD_ICERRR7_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR7_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR7_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status27_SHIFT)) & NOC_GICD_GICD_ICERRR7_status27_MASK)

#define NOC_GICD_GICD_ICERRR7_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR7_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR7_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status28_SHIFT)) & NOC_GICD_GICD_ICERRR7_status28_MASK)

#define NOC_GICD_GICD_ICERRR7_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR7_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR7_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status29_SHIFT)) & NOC_GICD_GICD_ICERRR7_status29_MASK)

#define NOC_GICD_GICD_ICERRR7_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR7_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR7_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status30_SHIFT)) & NOC_GICD_GICD_ICERRR7_status30_MASK)

#define NOC_GICD_GICD_ICERRR7_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR7_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR7_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR7_status31_SHIFT)) & NOC_GICD_GICD_ICERRR7_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR8 - GICD_ICERRR8 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR8_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR8_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR8_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status0_SHIFT)) & NOC_GICD_GICD_ICERRR8_status0_MASK)

#define NOC_GICD_GICD_ICERRR8_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR8_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR8_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status1_SHIFT)) & NOC_GICD_GICD_ICERRR8_status1_MASK)

#define NOC_GICD_GICD_ICERRR8_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR8_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR8_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status2_SHIFT)) & NOC_GICD_GICD_ICERRR8_status2_MASK)

#define NOC_GICD_GICD_ICERRR8_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR8_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR8_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status3_SHIFT)) & NOC_GICD_GICD_ICERRR8_status3_MASK)

#define NOC_GICD_GICD_ICERRR8_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR8_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR8_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status4_SHIFT)) & NOC_GICD_GICD_ICERRR8_status4_MASK)

#define NOC_GICD_GICD_ICERRR8_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR8_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR8_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status5_SHIFT)) & NOC_GICD_GICD_ICERRR8_status5_MASK)

#define NOC_GICD_GICD_ICERRR8_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR8_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR8_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status6_SHIFT)) & NOC_GICD_GICD_ICERRR8_status6_MASK)

#define NOC_GICD_GICD_ICERRR8_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR8_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR8_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status7_SHIFT)) & NOC_GICD_GICD_ICERRR8_status7_MASK)

#define NOC_GICD_GICD_ICERRR8_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR8_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR8_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status8_SHIFT)) & NOC_GICD_GICD_ICERRR8_status8_MASK)

#define NOC_GICD_GICD_ICERRR8_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR8_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR8_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status9_SHIFT)) & NOC_GICD_GICD_ICERRR8_status9_MASK)

#define NOC_GICD_GICD_ICERRR8_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR8_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR8_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status10_SHIFT)) & NOC_GICD_GICD_ICERRR8_status10_MASK)

#define NOC_GICD_GICD_ICERRR8_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR8_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR8_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status11_SHIFT)) & NOC_GICD_GICD_ICERRR8_status11_MASK)

#define NOC_GICD_GICD_ICERRR8_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR8_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR8_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status12_SHIFT)) & NOC_GICD_GICD_ICERRR8_status12_MASK)

#define NOC_GICD_GICD_ICERRR8_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR8_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR8_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status13_SHIFT)) & NOC_GICD_GICD_ICERRR8_status13_MASK)

#define NOC_GICD_GICD_ICERRR8_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR8_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR8_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status14_SHIFT)) & NOC_GICD_GICD_ICERRR8_status14_MASK)

#define NOC_GICD_GICD_ICERRR8_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR8_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR8_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status15_SHIFT)) & NOC_GICD_GICD_ICERRR8_status15_MASK)

#define NOC_GICD_GICD_ICERRR8_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR8_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR8_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status16_SHIFT)) & NOC_GICD_GICD_ICERRR8_status16_MASK)

#define NOC_GICD_GICD_ICERRR8_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR8_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR8_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status17_SHIFT)) & NOC_GICD_GICD_ICERRR8_status17_MASK)

#define NOC_GICD_GICD_ICERRR8_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR8_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR8_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status18_SHIFT)) & NOC_GICD_GICD_ICERRR8_status18_MASK)

#define NOC_GICD_GICD_ICERRR8_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR8_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR8_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status19_SHIFT)) & NOC_GICD_GICD_ICERRR8_status19_MASK)

#define NOC_GICD_GICD_ICERRR8_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR8_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR8_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status20_SHIFT)) & NOC_GICD_GICD_ICERRR8_status20_MASK)

#define NOC_GICD_GICD_ICERRR8_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR8_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR8_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status21_SHIFT)) & NOC_GICD_GICD_ICERRR8_status21_MASK)

#define NOC_GICD_GICD_ICERRR8_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR8_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR8_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status22_SHIFT)) & NOC_GICD_GICD_ICERRR8_status22_MASK)

#define NOC_GICD_GICD_ICERRR8_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR8_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR8_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status23_SHIFT)) & NOC_GICD_GICD_ICERRR8_status23_MASK)

#define NOC_GICD_GICD_ICERRR8_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR8_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR8_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status24_SHIFT)) & NOC_GICD_GICD_ICERRR8_status24_MASK)

#define NOC_GICD_GICD_ICERRR8_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR8_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR8_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status25_SHIFT)) & NOC_GICD_GICD_ICERRR8_status25_MASK)

#define NOC_GICD_GICD_ICERRR8_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR8_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR8_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status26_SHIFT)) & NOC_GICD_GICD_ICERRR8_status26_MASK)

#define NOC_GICD_GICD_ICERRR8_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR8_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR8_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status27_SHIFT)) & NOC_GICD_GICD_ICERRR8_status27_MASK)

#define NOC_GICD_GICD_ICERRR8_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR8_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR8_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status28_SHIFT)) & NOC_GICD_GICD_ICERRR8_status28_MASK)

#define NOC_GICD_GICD_ICERRR8_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR8_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR8_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status29_SHIFT)) & NOC_GICD_GICD_ICERRR8_status29_MASK)

#define NOC_GICD_GICD_ICERRR8_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR8_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR8_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status30_SHIFT)) & NOC_GICD_GICD_ICERRR8_status30_MASK)

#define NOC_GICD_GICD_ICERRR8_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR8_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR8_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR8_status31_SHIFT)) & NOC_GICD_GICD_ICERRR8_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR9 - GICD_ICERRR9 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR9_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ICERRR9_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR9_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status0_SHIFT)) & NOC_GICD_GICD_ICERRR9_status0_MASK)

#define NOC_GICD_GICD_ICERRR9_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ICERRR9_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR9_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status1_SHIFT)) & NOC_GICD_GICD_ICERRR9_status1_MASK)

#define NOC_GICD_GICD_ICERRR9_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ICERRR9_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR9_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status2_SHIFT)) & NOC_GICD_GICD_ICERRR9_status2_MASK)

#define NOC_GICD_GICD_ICERRR9_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ICERRR9_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR9_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status3_SHIFT)) & NOC_GICD_GICD_ICERRR9_status3_MASK)

#define NOC_GICD_GICD_ICERRR9_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ICERRR9_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR9_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status4_SHIFT)) & NOC_GICD_GICD_ICERRR9_status4_MASK)

#define NOC_GICD_GICD_ICERRR9_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ICERRR9_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR9_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status5_SHIFT)) & NOC_GICD_GICD_ICERRR9_status5_MASK)

#define NOC_GICD_GICD_ICERRR9_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ICERRR9_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR9_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status6_SHIFT)) & NOC_GICD_GICD_ICERRR9_status6_MASK)

#define NOC_GICD_GICD_ICERRR9_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ICERRR9_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR9_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status7_SHIFT)) & NOC_GICD_GICD_ICERRR9_status7_MASK)

#define NOC_GICD_GICD_ICERRR9_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ICERRR9_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR9_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status8_SHIFT)) & NOC_GICD_GICD_ICERRR9_status8_MASK)

#define NOC_GICD_GICD_ICERRR9_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ICERRR9_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR9_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status9_SHIFT)) & NOC_GICD_GICD_ICERRR9_status9_MASK)

#define NOC_GICD_GICD_ICERRR9_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ICERRR9_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR9_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status10_SHIFT)) & NOC_GICD_GICD_ICERRR9_status10_MASK)

#define NOC_GICD_GICD_ICERRR9_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ICERRR9_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR9_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status11_SHIFT)) & NOC_GICD_GICD_ICERRR9_status11_MASK)

#define NOC_GICD_GICD_ICERRR9_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ICERRR9_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR9_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status12_SHIFT)) & NOC_GICD_GICD_ICERRR9_status12_MASK)

#define NOC_GICD_GICD_ICERRR9_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ICERRR9_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR9_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status13_SHIFT)) & NOC_GICD_GICD_ICERRR9_status13_MASK)

#define NOC_GICD_GICD_ICERRR9_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ICERRR9_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR9_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status14_SHIFT)) & NOC_GICD_GICD_ICERRR9_status14_MASK)

#define NOC_GICD_GICD_ICERRR9_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ICERRR9_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR9_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status15_SHIFT)) & NOC_GICD_GICD_ICERRR9_status15_MASK)

#define NOC_GICD_GICD_ICERRR9_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ICERRR9_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR9_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status16_SHIFT)) & NOC_GICD_GICD_ICERRR9_status16_MASK)

#define NOC_GICD_GICD_ICERRR9_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ICERRR9_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR9_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status17_SHIFT)) & NOC_GICD_GICD_ICERRR9_status17_MASK)

#define NOC_GICD_GICD_ICERRR9_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ICERRR9_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR9_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status18_SHIFT)) & NOC_GICD_GICD_ICERRR9_status18_MASK)

#define NOC_GICD_GICD_ICERRR9_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ICERRR9_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR9_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status19_SHIFT)) & NOC_GICD_GICD_ICERRR9_status19_MASK)

#define NOC_GICD_GICD_ICERRR9_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ICERRR9_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR9_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status20_SHIFT)) & NOC_GICD_GICD_ICERRR9_status20_MASK)

#define NOC_GICD_GICD_ICERRR9_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ICERRR9_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR9_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status21_SHIFT)) & NOC_GICD_GICD_ICERRR9_status21_MASK)

#define NOC_GICD_GICD_ICERRR9_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ICERRR9_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR9_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status22_SHIFT)) & NOC_GICD_GICD_ICERRR9_status22_MASK)

#define NOC_GICD_GICD_ICERRR9_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ICERRR9_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR9_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status23_SHIFT)) & NOC_GICD_GICD_ICERRR9_status23_MASK)

#define NOC_GICD_GICD_ICERRR9_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ICERRR9_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR9_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status24_SHIFT)) & NOC_GICD_GICD_ICERRR9_status24_MASK)

#define NOC_GICD_GICD_ICERRR9_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ICERRR9_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR9_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status25_SHIFT)) & NOC_GICD_GICD_ICERRR9_status25_MASK)

#define NOC_GICD_GICD_ICERRR9_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ICERRR9_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR9_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status26_SHIFT)) & NOC_GICD_GICD_ICERRR9_status26_MASK)

#define NOC_GICD_GICD_ICERRR9_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ICERRR9_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR9_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status27_SHIFT)) & NOC_GICD_GICD_ICERRR9_status27_MASK)

#define NOC_GICD_GICD_ICERRR9_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ICERRR9_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR9_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status28_SHIFT)) & NOC_GICD_GICD_ICERRR9_status28_MASK)

#define NOC_GICD_GICD_ICERRR9_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ICERRR9_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR9_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status29_SHIFT)) & NOC_GICD_GICD_ICERRR9_status29_MASK)

#define NOC_GICD_GICD_ICERRR9_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ICERRR9_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR9_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status30_SHIFT)) & NOC_GICD_GICD_ICERRR9_status30_MASK)

#define NOC_GICD_GICD_ICERRR9_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ICERRR9_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR9_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR9_status31_SHIFT)) & NOC_GICD_GICD_ICERRR9_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR10 - GICD_ICERRR10 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR10_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICERRR10_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR10_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status0_SHIFT)) & NOC_GICD_GICD_ICERRR10_status0_MASK)

#define NOC_GICD_GICD_ICERRR10_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICERRR10_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR10_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status1_SHIFT)) & NOC_GICD_GICD_ICERRR10_status1_MASK)

#define NOC_GICD_GICD_ICERRR10_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICERRR10_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR10_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status2_SHIFT)) & NOC_GICD_GICD_ICERRR10_status2_MASK)

#define NOC_GICD_GICD_ICERRR10_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICERRR10_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR10_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status3_SHIFT)) & NOC_GICD_GICD_ICERRR10_status3_MASK)

#define NOC_GICD_GICD_ICERRR10_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICERRR10_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR10_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status4_SHIFT)) & NOC_GICD_GICD_ICERRR10_status4_MASK)

#define NOC_GICD_GICD_ICERRR10_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICERRR10_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR10_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status5_SHIFT)) & NOC_GICD_GICD_ICERRR10_status5_MASK)

#define NOC_GICD_GICD_ICERRR10_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICERRR10_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR10_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status6_SHIFT)) & NOC_GICD_GICD_ICERRR10_status6_MASK)

#define NOC_GICD_GICD_ICERRR10_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICERRR10_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR10_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status7_SHIFT)) & NOC_GICD_GICD_ICERRR10_status7_MASK)

#define NOC_GICD_GICD_ICERRR10_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICERRR10_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR10_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status8_SHIFT)) & NOC_GICD_GICD_ICERRR10_status8_MASK)

#define NOC_GICD_GICD_ICERRR10_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICERRR10_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR10_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status9_SHIFT)) & NOC_GICD_GICD_ICERRR10_status9_MASK)

#define NOC_GICD_GICD_ICERRR10_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICERRR10_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR10_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status10_SHIFT)) & NOC_GICD_GICD_ICERRR10_status10_MASK)

#define NOC_GICD_GICD_ICERRR10_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICERRR10_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR10_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status11_SHIFT)) & NOC_GICD_GICD_ICERRR10_status11_MASK)

#define NOC_GICD_GICD_ICERRR10_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICERRR10_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR10_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status12_SHIFT)) & NOC_GICD_GICD_ICERRR10_status12_MASK)

#define NOC_GICD_GICD_ICERRR10_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICERRR10_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR10_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status13_SHIFT)) & NOC_GICD_GICD_ICERRR10_status13_MASK)

#define NOC_GICD_GICD_ICERRR10_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICERRR10_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR10_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status14_SHIFT)) & NOC_GICD_GICD_ICERRR10_status14_MASK)

#define NOC_GICD_GICD_ICERRR10_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICERRR10_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR10_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status15_SHIFT)) & NOC_GICD_GICD_ICERRR10_status15_MASK)

#define NOC_GICD_GICD_ICERRR10_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICERRR10_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR10_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status16_SHIFT)) & NOC_GICD_GICD_ICERRR10_status16_MASK)

#define NOC_GICD_GICD_ICERRR10_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICERRR10_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR10_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status17_SHIFT)) & NOC_GICD_GICD_ICERRR10_status17_MASK)

#define NOC_GICD_GICD_ICERRR10_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICERRR10_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR10_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status18_SHIFT)) & NOC_GICD_GICD_ICERRR10_status18_MASK)

#define NOC_GICD_GICD_ICERRR10_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICERRR10_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR10_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status19_SHIFT)) & NOC_GICD_GICD_ICERRR10_status19_MASK)

#define NOC_GICD_GICD_ICERRR10_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICERRR10_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR10_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status20_SHIFT)) & NOC_GICD_GICD_ICERRR10_status20_MASK)

#define NOC_GICD_GICD_ICERRR10_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICERRR10_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR10_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status21_SHIFT)) & NOC_GICD_GICD_ICERRR10_status21_MASK)

#define NOC_GICD_GICD_ICERRR10_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICERRR10_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR10_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status22_SHIFT)) & NOC_GICD_GICD_ICERRR10_status22_MASK)

#define NOC_GICD_GICD_ICERRR10_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICERRR10_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR10_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status23_SHIFT)) & NOC_GICD_GICD_ICERRR10_status23_MASK)

#define NOC_GICD_GICD_ICERRR10_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICERRR10_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR10_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status24_SHIFT)) & NOC_GICD_GICD_ICERRR10_status24_MASK)

#define NOC_GICD_GICD_ICERRR10_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICERRR10_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR10_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status25_SHIFT)) & NOC_GICD_GICD_ICERRR10_status25_MASK)

#define NOC_GICD_GICD_ICERRR10_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICERRR10_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR10_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status26_SHIFT)) & NOC_GICD_GICD_ICERRR10_status26_MASK)

#define NOC_GICD_GICD_ICERRR10_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICERRR10_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR10_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status27_SHIFT)) & NOC_GICD_GICD_ICERRR10_status27_MASK)

#define NOC_GICD_GICD_ICERRR10_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICERRR10_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR10_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status28_SHIFT)) & NOC_GICD_GICD_ICERRR10_status28_MASK)

#define NOC_GICD_GICD_ICERRR10_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICERRR10_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR10_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status29_SHIFT)) & NOC_GICD_GICD_ICERRR10_status29_MASK)

#define NOC_GICD_GICD_ICERRR10_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICERRR10_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR10_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status30_SHIFT)) & NOC_GICD_GICD_ICERRR10_status30_MASK)

#define NOC_GICD_GICD_ICERRR10_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICERRR10_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR10_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR10_status31_SHIFT)) & NOC_GICD_GICD_ICERRR10_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR11 - GICD_ICERRR11 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR11_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICERRR11_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR11_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status0_SHIFT)) & NOC_GICD_GICD_ICERRR11_status0_MASK)

#define NOC_GICD_GICD_ICERRR11_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICERRR11_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR11_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status1_SHIFT)) & NOC_GICD_GICD_ICERRR11_status1_MASK)

#define NOC_GICD_GICD_ICERRR11_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICERRR11_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR11_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status2_SHIFT)) & NOC_GICD_GICD_ICERRR11_status2_MASK)

#define NOC_GICD_GICD_ICERRR11_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICERRR11_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR11_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status3_SHIFT)) & NOC_GICD_GICD_ICERRR11_status3_MASK)

#define NOC_GICD_GICD_ICERRR11_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICERRR11_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR11_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status4_SHIFT)) & NOC_GICD_GICD_ICERRR11_status4_MASK)

#define NOC_GICD_GICD_ICERRR11_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICERRR11_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR11_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status5_SHIFT)) & NOC_GICD_GICD_ICERRR11_status5_MASK)

#define NOC_GICD_GICD_ICERRR11_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICERRR11_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR11_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status6_SHIFT)) & NOC_GICD_GICD_ICERRR11_status6_MASK)

#define NOC_GICD_GICD_ICERRR11_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICERRR11_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR11_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status7_SHIFT)) & NOC_GICD_GICD_ICERRR11_status7_MASK)

#define NOC_GICD_GICD_ICERRR11_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICERRR11_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR11_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status8_SHIFT)) & NOC_GICD_GICD_ICERRR11_status8_MASK)

#define NOC_GICD_GICD_ICERRR11_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICERRR11_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR11_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status9_SHIFT)) & NOC_GICD_GICD_ICERRR11_status9_MASK)

#define NOC_GICD_GICD_ICERRR11_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICERRR11_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR11_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status10_SHIFT)) & NOC_GICD_GICD_ICERRR11_status10_MASK)

#define NOC_GICD_GICD_ICERRR11_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICERRR11_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR11_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status11_SHIFT)) & NOC_GICD_GICD_ICERRR11_status11_MASK)

#define NOC_GICD_GICD_ICERRR11_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICERRR11_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR11_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status12_SHIFT)) & NOC_GICD_GICD_ICERRR11_status12_MASK)

#define NOC_GICD_GICD_ICERRR11_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICERRR11_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR11_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status13_SHIFT)) & NOC_GICD_GICD_ICERRR11_status13_MASK)

#define NOC_GICD_GICD_ICERRR11_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICERRR11_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR11_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status14_SHIFT)) & NOC_GICD_GICD_ICERRR11_status14_MASK)

#define NOC_GICD_GICD_ICERRR11_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICERRR11_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR11_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status15_SHIFT)) & NOC_GICD_GICD_ICERRR11_status15_MASK)

#define NOC_GICD_GICD_ICERRR11_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICERRR11_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR11_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status16_SHIFT)) & NOC_GICD_GICD_ICERRR11_status16_MASK)

#define NOC_GICD_GICD_ICERRR11_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICERRR11_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR11_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status17_SHIFT)) & NOC_GICD_GICD_ICERRR11_status17_MASK)

#define NOC_GICD_GICD_ICERRR11_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICERRR11_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR11_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status18_SHIFT)) & NOC_GICD_GICD_ICERRR11_status18_MASK)

#define NOC_GICD_GICD_ICERRR11_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICERRR11_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR11_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status19_SHIFT)) & NOC_GICD_GICD_ICERRR11_status19_MASK)

#define NOC_GICD_GICD_ICERRR11_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICERRR11_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR11_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status20_SHIFT)) & NOC_GICD_GICD_ICERRR11_status20_MASK)

#define NOC_GICD_GICD_ICERRR11_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICERRR11_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR11_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status21_SHIFT)) & NOC_GICD_GICD_ICERRR11_status21_MASK)

#define NOC_GICD_GICD_ICERRR11_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICERRR11_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR11_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status22_SHIFT)) & NOC_GICD_GICD_ICERRR11_status22_MASK)

#define NOC_GICD_GICD_ICERRR11_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICERRR11_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR11_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status23_SHIFT)) & NOC_GICD_GICD_ICERRR11_status23_MASK)

#define NOC_GICD_GICD_ICERRR11_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICERRR11_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR11_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status24_SHIFT)) & NOC_GICD_GICD_ICERRR11_status24_MASK)

#define NOC_GICD_GICD_ICERRR11_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICERRR11_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR11_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status25_SHIFT)) & NOC_GICD_GICD_ICERRR11_status25_MASK)

#define NOC_GICD_GICD_ICERRR11_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICERRR11_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR11_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status26_SHIFT)) & NOC_GICD_GICD_ICERRR11_status26_MASK)

#define NOC_GICD_GICD_ICERRR11_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICERRR11_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR11_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status27_SHIFT)) & NOC_GICD_GICD_ICERRR11_status27_MASK)

#define NOC_GICD_GICD_ICERRR11_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICERRR11_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR11_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status28_SHIFT)) & NOC_GICD_GICD_ICERRR11_status28_MASK)

#define NOC_GICD_GICD_ICERRR11_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICERRR11_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR11_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status29_SHIFT)) & NOC_GICD_GICD_ICERRR11_status29_MASK)

#define NOC_GICD_GICD_ICERRR11_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICERRR11_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR11_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status30_SHIFT)) & NOC_GICD_GICD_ICERRR11_status30_MASK)

#define NOC_GICD_GICD_ICERRR11_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICERRR11_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR11_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR11_status31_SHIFT)) & NOC_GICD_GICD_ICERRR11_status31_MASK)
/*! @} */

/*! @name GICD_ICERRR12 - GICD_ICERRR12 */
/*! @{ */

#define NOC_GICD_GICD_ICERRR12_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICERRR12_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICERRR12_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status0_SHIFT)) & NOC_GICD_GICD_ICERRR12_status0_MASK)

#define NOC_GICD_GICD_ICERRR12_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICERRR12_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICERRR12_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status1_SHIFT)) & NOC_GICD_GICD_ICERRR12_status1_MASK)

#define NOC_GICD_GICD_ICERRR12_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICERRR12_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICERRR12_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status2_SHIFT)) & NOC_GICD_GICD_ICERRR12_status2_MASK)

#define NOC_GICD_GICD_ICERRR12_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICERRR12_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICERRR12_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status3_SHIFT)) & NOC_GICD_GICD_ICERRR12_status3_MASK)

#define NOC_GICD_GICD_ICERRR12_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICERRR12_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICERRR12_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status4_SHIFT)) & NOC_GICD_GICD_ICERRR12_status4_MASK)

#define NOC_GICD_GICD_ICERRR12_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICERRR12_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICERRR12_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status5_SHIFT)) & NOC_GICD_GICD_ICERRR12_status5_MASK)

#define NOC_GICD_GICD_ICERRR12_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICERRR12_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICERRR12_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status6_SHIFT)) & NOC_GICD_GICD_ICERRR12_status6_MASK)

#define NOC_GICD_GICD_ICERRR12_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICERRR12_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICERRR12_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status7_SHIFT)) & NOC_GICD_GICD_ICERRR12_status7_MASK)

#define NOC_GICD_GICD_ICERRR12_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICERRR12_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICERRR12_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status8_SHIFT)) & NOC_GICD_GICD_ICERRR12_status8_MASK)

#define NOC_GICD_GICD_ICERRR12_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICERRR12_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICERRR12_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status9_SHIFT)) & NOC_GICD_GICD_ICERRR12_status9_MASK)

#define NOC_GICD_GICD_ICERRR12_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICERRR12_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICERRR12_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status10_SHIFT)) & NOC_GICD_GICD_ICERRR12_status10_MASK)

#define NOC_GICD_GICD_ICERRR12_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICERRR12_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICERRR12_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status11_SHIFT)) & NOC_GICD_GICD_ICERRR12_status11_MASK)

#define NOC_GICD_GICD_ICERRR12_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICERRR12_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICERRR12_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status12_SHIFT)) & NOC_GICD_GICD_ICERRR12_status12_MASK)

#define NOC_GICD_GICD_ICERRR12_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICERRR12_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICERRR12_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status13_SHIFT)) & NOC_GICD_GICD_ICERRR12_status13_MASK)

#define NOC_GICD_GICD_ICERRR12_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICERRR12_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICERRR12_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status14_SHIFT)) & NOC_GICD_GICD_ICERRR12_status14_MASK)

#define NOC_GICD_GICD_ICERRR12_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICERRR12_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICERRR12_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status15_SHIFT)) & NOC_GICD_GICD_ICERRR12_status15_MASK)

#define NOC_GICD_GICD_ICERRR12_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICERRR12_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICERRR12_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status16_SHIFT)) & NOC_GICD_GICD_ICERRR12_status16_MASK)

#define NOC_GICD_GICD_ICERRR12_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICERRR12_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICERRR12_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status17_SHIFT)) & NOC_GICD_GICD_ICERRR12_status17_MASK)

#define NOC_GICD_GICD_ICERRR12_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICERRR12_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICERRR12_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status18_SHIFT)) & NOC_GICD_GICD_ICERRR12_status18_MASK)

#define NOC_GICD_GICD_ICERRR12_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICERRR12_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICERRR12_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status19_SHIFT)) & NOC_GICD_GICD_ICERRR12_status19_MASK)

#define NOC_GICD_GICD_ICERRR12_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICERRR12_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICERRR12_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status20_SHIFT)) & NOC_GICD_GICD_ICERRR12_status20_MASK)

#define NOC_GICD_GICD_ICERRR12_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICERRR12_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICERRR12_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status21_SHIFT)) & NOC_GICD_GICD_ICERRR12_status21_MASK)

#define NOC_GICD_GICD_ICERRR12_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICERRR12_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICERRR12_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status22_SHIFT)) & NOC_GICD_GICD_ICERRR12_status22_MASK)

#define NOC_GICD_GICD_ICERRR12_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICERRR12_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICERRR12_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status23_SHIFT)) & NOC_GICD_GICD_ICERRR12_status23_MASK)

#define NOC_GICD_GICD_ICERRR12_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICERRR12_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICERRR12_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status24_SHIFT)) & NOC_GICD_GICD_ICERRR12_status24_MASK)

#define NOC_GICD_GICD_ICERRR12_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICERRR12_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICERRR12_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status25_SHIFT)) & NOC_GICD_GICD_ICERRR12_status25_MASK)

#define NOC_GICD_GICD_ICERRR12_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICERRR12_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICERRR12_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status26_SHIFT)) & NOC_GICD_GICD_ICERRR12_status26_MASK)

#define NOC_GICD_GICD_ICERRR12_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICERRR12_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICERRR12_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status27_SHIFT)) & NOC_GICD_GICD_ICERRR12_status27_MASK)

#define NOC_GICD_GICD_ICERRR12_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICERRR12_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICERRR12_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status28_SHIFT)) & NOC_GICD_GICD_ICERRR12_status28_MASK)

#define NOC_GICD_GICD_ICERRR12_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICERRR12_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICERRR12_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status29_SHIFT)) & NOC_GICD_GICD_ICERRR12_status29_MASK)

#define NOC_GICD_GICD_ICERRR12_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICERRR12_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICERRR12_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status30_SHIFT)) & NOC_GICD_GICD_ICERRR12_status30_MASK)

#define NOC_GICD_GICD_ICERRR12_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICERRR12_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICERRR12_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICERRR12_status31_SHIFT)) & NOC_GICD_GICD_ICERRR12_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR1 - GICD_ICGERRR1 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR1_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR1_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR1_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status0_MASK)

#define NOC_GICD_GICD_ICGERRR1_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR1_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR1_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status1_MASK)

#define NOC_GICD_GICD_ICGERRR1_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR1_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR1_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status2_MASK)

#define NOC_GICD_GICD_ICGERRR1_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR1_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR1_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status3_MASK)

#define NOC_GICD_GICD_ICGERRR1_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR1_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR1_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status4_MASK)

#define NOC_GICD_GICD_ICGERRR1_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR1_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR1_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status5_MASK)

#define NOC_GICD_GICD_ICGERRR1_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR1_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR1_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status6_MASK)

#define NOC_GICD_GICD_ICGERRR1_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR1_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR1_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status7_MASK)

#define NOC_GICD_GICD_ICGERRR1_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR1_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR1_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status8_MASK)

#define NOC_GICD_GICD_ICGERRR1_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR1_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR1_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status9_MASK)

#define NOC_GICD_GICD_ICGERRR1_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR1_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR1_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status10_MASK)

#define NOC_GICD_GICD_ICGERRR1_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR1_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR1_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status11_MASK)

#define NOC_GICD_GICD_ICGERRR1_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR1_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR1_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status12_MASK)

#define NOC_GICD_GICD_ICGERRR1_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR1_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR1_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status13_MASK)

#define NOC_GICD_GICD_ICGERRR1_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR1_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR1_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status14_MASK)

#define NOC_GICD_GICD_ICGERRR1_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR1_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR1_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status15_MASK)

#define NOC_GICD_GICD_ICGERRR1_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR1_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR1_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status16_MASK)

#define NOC_GICD_GICD_ICGERRR1_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR1_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR1_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status17_MASK)

#define NOC_GICD_GICD_ICGERRR1_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR1_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR1_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status18_MASK)

#define NOC_GICD_GICD_ICGERRR1_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR1_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR1_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status19_MASK)

#define NOC_GICD_GICD_ICGERRR1_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR1_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR1_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status20_MASK)

#define NOC_GICD_GICD_ICGERRR1_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR1_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR1_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status21_MASK)

#define NOC_GICD_GICD_ICGERRR1_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR1_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR1_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status22_MASK)

#define NOC_GICD_GICD_ICGERRR1_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR1_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR1_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status23_MASK)

#define NOC_GICD_GICD_ICGERRR1_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR1_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR1_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status24_MASK)

#define NOC_GICD_GICD_ICGERRR1_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR1_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR1_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status25_MASK)

#define NOC_GICD_GICD_ICGERRR1_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR1_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR1_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status26_MASK)

#define NOC_GICD_GICD_ICGERRR1_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR1_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR1_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status27_MASK)

#define NOC_GICD_GICD_ICGERRR1_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR1_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR1_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status28_MASK)

#define NOC_GICD_GICD_ICGERRR1_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR1_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR1_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status29_MASK)

#define NOC_GICD_GICD_ICGERRR1_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR1_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR1_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status30_MASK)

#define NOC_GICD_GICD_ICGERRR1_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR1_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR1_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR1_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR1_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR2 - GICD_ICGERRR2 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR2_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR2_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR2_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status0_MASK)

#define NOC_GICD_GICD_ICGERRR2_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR2_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR2_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status1_MASK)

#define NOC_GICD_GICD_ICGERRR2_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR2_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR2_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status2_MASK)

#define NOC_GICD_GICD_ICGERRR2_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR2_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR2_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status3_MASK)

#define NOC_GICD_GICD_ICGERRR2_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR2_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR2_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status4_MASK)

#define NOC_GICD_GICD_ICGERRR2_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR2_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR2_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status5_MASK)

#define NOC_GICD_GICD_ICGERRR2_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR2_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR2_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status6_MASK)

#define NOC_GICD_GICD_ICGERRR2_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR2_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR2_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status7_MASK)

#define NOC_GICD_GICD_ICGERRR2_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR2_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR2_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status8_MASK)

#define NOC_GICD_GICD_ICGERRR2_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR2_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR2_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status9_MASK)

#define NOC_GICD_GICD_ICGERRR2_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR2_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR2_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status10_MASK)

#define NOC_GICD_GICD_ICGERRR2_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR2_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR2_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status11_MASK)

#define NOC_GICD_GICD_ICGERRR2_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR2_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR2_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status12_MASK)

#define NOC_GICD_GICD_ICGERRR2_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR2_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR2_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status13_MASK)

#define NOC_GICD_GICD_ICGERRR2_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR2_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR2_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status14_MASK)

#define NOC_GICD_GICD_ICGERRR2_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR2_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR2_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status15_MASK)

#define NOC_GICD_GICD_ICGERRR2_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR2_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR2_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status16_MASK)

#define NOC_GICD_GICD_ICGERRR2_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR2_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR2_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status17_MASK)

#define NOC_GICD_GICD_ICGERRR2_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR2_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR2_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status18_MASK)

#define NOC_GICD_GICD_ICGERRR2_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR2_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR2_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status19_MASK)

#define NOC_GICD_GICD_ICGERRR2_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR2_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR2_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status20_MASK)

#define NOC_GICD_GICD_ICGERRR2_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR2_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR2_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status21_MASK)

#define NOC_GICD_GICD_ICGERRR2_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR2_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR2_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status22_MASK)

#define NOC_GICD_GICD_ICGERRR2_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR2_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR2_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status23_MASK)

#define NOC_GICD_GICD_ICGERRR2_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR2_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR2_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status24_MASK)

#define NOC_GICD_GICD_ICGERRR2_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR2_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR2_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status25_MASK)

#define NOC_GICD_GICD_ICGERRR2_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR2_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR2_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status26_MASK)

#define NOC_GICD_GICD_ICGERRR2_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR2_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR2_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status27_MASK)

#define NOC_GICD_GICD_ICGERRR2_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR2_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR2_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status28_MASK)

#define NOC_GICD_GICD_ICGERRR2_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR2_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR2_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status29_MASK)

#define NOC_GICD_GICD_ICGERRR2_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR2_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR2_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status30_MASK)

#define NOC_GICD_GICD_ICGERRR2_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR2_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR2_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR2_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR2_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR3 - GICD_ICGERRR3 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR3_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR3_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR3_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status0_MASK)

#define NOC_GICD_GICD_ICGERRR3_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR3_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR3_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status1_MASK)

#define NOC_GICD_GICD_ICGERRR3_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR3_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR3_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status2_MASK)

#define NOC_GICD_GICD_ICGERRR3_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR3_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR3_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status3_MASK)

#define NOC_GICD_GICD_ICGERRR3_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR3_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR3_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status4_MASK)

#define NOC_GICD_GICD_ICGERRR3_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR3_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR3_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status5_MASK)

#define NOC_GICD_GICD_ICGERRR3_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR3_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR3_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status6_MASK)

#define NOC_GICD_GICD_ICGERRR3_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR3_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR3_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status7_MASK)

#define NOC_GICD_GICD_ICGERRR3_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR3_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR3_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status8_MASK)

#define NOC_GICD_GICD_ICGERRR3_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR3_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR3_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status9_MASK)

#define NOC_GICD_GICD_ICGERRR3_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR3_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR3_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status10_MASK)

#define NOC_GICD_GICD_ICGERRR3_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR3_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR3_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status11_MASK)

#define NOC_GICD_GICD_ICGERRR3_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR3_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR3_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status12_MASK)

#define NOC_GICD_GICD_ICGERRR3_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR3_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR3_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status13_MASK)

#define NOC_GICD_GICD_ICGERRR3_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR3_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR3_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status14_MASK)

#define NOC_GICD_GICD_ICGERRR3_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR3_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR3_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status15_MASK)

#define NOC_GICD_GICD_ICGERRR3_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR3_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR3_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status16_MASK)

#define NOC_GICD_GICD_ICGERRR3_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR3_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR3_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status17_MASK)

#define NOC_GICD_GICD_ICGERRR3_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR3_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR3_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status18_MASK)

#define NOC_GICD_GICD_ICGERRR3_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR3_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR3_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status19_MASK)

#define NOC_GICD_GICD_ICGERRR3_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR3_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR3_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status20_MASK)

#define NOC_GICD_GICD_ICGERRR3_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR3_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR3_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status21_MASK)

#define NOC_GICD_GICD_ICGERRR3_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR3_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR3_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status22_MASK)

#define NOC_GICD_GICD_ICGERRR3_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR3_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR3_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status23_MASK)

#define NOC_GICD_GICD_ICGERRR3_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR3_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR3_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status24_MASK)

#define NOC_GICD_GICD_ICGERRR3_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR3_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR3_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status25_MASK)

#define NOC_GICD_GICD_ICGERRR3_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR3_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR3_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status26_MASK)

#define NOC_GICD_GICD_ICGERRR3_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR3_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR3_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status27_MASK)

#define NOC_GICD_GICD_ICGERRR3_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR3_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR3_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status28_MASK)

#define NOC_GICD_GICD_ICGERRR3_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR3_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR3_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status29_MASK)

#define NOC_GICD_GICD_ICGERRR3_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR3_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR3_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status30_MASK)

#define NOC_GICD_GICD_ICGERRR3_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR3_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR3_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR3_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR3_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR4 - GICD_ICGERRR4 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR4_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR4_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR4_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status0_MASK)

#define NOC_GICD_GICD_ICGERRR4_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR4_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR4_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status1_MASK)

#define NOC_GICD_GICD_ICGERRR4_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR4_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR4_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status2_MASK)

#define NOC_GICD_GICD_ICGERRR4_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR4_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR4_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status3_MASK)

#define NOC_GICD_GICD_ICGERRR4_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR4_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR4_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status4_MASK)

#define NOC_GICD_GICD_ICGERRR4_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR4_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR4_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status5_MASK)

#define NOC_GICD_GICD_ICGERRR4_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR4_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR4_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status6_MASK)

#define NOC_GICD_GICD_ICGERRR4_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR4_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR4_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status7_MASK)

#define NOC_GICD_GICD_ICGERRR4_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR4_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR4_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status8_MASK)

#define NOC_GICD_GICD_ICGERRR4_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR4_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR4_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status9_MASK)

#define NOC_GICD_GICD_ICGERRR4_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR4_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR4_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status10_MASK)

#define NOC_GICD_GICD_ICGERRR4_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR4_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR4_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status11_MASK)

#define NOC_GICD_GICD_ICGERRR4_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR4_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR4_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status12_MASK)

#define NOC_GICD_GICD_ICGERRR4_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR4_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR4_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status13_MASK)

#define NOC_GICD_GICD_ICGERRR4_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR4_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR4_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status14_MASK)

#define NOC_GICD_GICD_ICGERRR4_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR4_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR4_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status15_MASK)

#define NOC_GICD_GICD_ICGERRR4_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR4_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR4_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status16_MASK)

#define NOC_GICD_GICD_ICGERRR4_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR4_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR4_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status17_MASK)

#define NOC_GICD_GICD_ICGERRR4_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR4_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR4_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status18_MASK)

#define NOC_GICD_GICD_ICGERRR4_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR4_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR4_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status19_MASK)

#define NOC_GICD_GICD_ICGERRR4_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR4_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR4_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status20_MASK)

#define NOC_GICD_GICD_ICGERRR4_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR4_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR4_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status21_MASK)

#define NOC_GICD_GICD_ICGERRR4_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR4_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR4_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status22_MASK)

#define NOC_GICD_GICD_ICGERRR4_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR4_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR4_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status23_MASK)

#define NOC_GICD_GICD_ICGERRR4_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR4_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR4_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status24_MASK)

#define NOC_GICD_GICD_ICGERRR4_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR4_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR4_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status25_MASK)

#define NOC_GICD_GICD_ICGERRR4_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR4_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR4_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status26_MASK)

#define NOC_GICD_GICD_ICGERRR4_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR4_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR4_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status27_MASK)

#define NOC_GICD_GICD_ICGERRR4_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR4_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR4_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status28_MASK)

#define NOC_GICD_GICD_ICGERRR4_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR4_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR4_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status29_MASK)

#define NOC_GICD_GICD_ICGERRR4_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR4_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR4_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status30_MASK)

#define NOC_GICD_GICD_ICGERRR4_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR4_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR4_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR4_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR4_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR5 - GICD_ICGERRR5 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR5_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR5_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR5_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status0_MASK)

#define NOC_GICD_GICD_ICGERRR5_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR5_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR5_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status1_MASK)

#define NOC_GICD_GICD_ICGERRR5_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR5_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR5_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status2_MASK)

#define NOC_GICD_GICD_ICGERRR5_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR5_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR5_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status3_MASK)

#define NOC_GICD_GICD_ICGERRR5_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR5_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR5_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status4_MASK)

#define NOC_GICD_GICD_ICGERRR5_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR5_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR5_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status5_MASK)

#define NOC_GICD_GICD_ICGERRR5_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR5_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR5_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status6_MASK)

#define NOC_GICD_GICD_ICGERRR5_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR5_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR5_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status7_MASK)

#define NOC_GICD_GICD_ICGERRR5_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR5_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR5_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status8_MASK)

#define NOC_GICD_GICD_ICGERRR5_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR5_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR5_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status9_MASK)

#define NOC_GICD_GICD_ICGERRR5_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR5_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR5_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status10_MASK)

#define NOC_GICD_GICD_ICGERRR5_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR5_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR5_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status11_MASK)

#define NOC_GICD_GICD_ICGERRR5_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR5_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR5_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status12_MASK)

#define NOC_GICD_GICD_ICGERRR5_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR5_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR5_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status13_MASK)

#define NOC_GICD_GICD_ICGERRR5_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR5_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR5_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status14_MASK)

#define NOC_GICD_GICD_ICGERRR5_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR5_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR5_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status15_MASK)

#define NOC_GICD_GICD_ICGERRR5_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR5_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR5_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status16_MASK)

#define NOC_GICD_GICD_ICGERRR5_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR5_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR5_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status17_MASK)

#define NOC_GICD_GICD_ICGERRR5_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR5_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR5_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status18_MASK)

#define NOC_GICD_GICD_ICGERRR5_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR5_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR5_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status19_MASK)

#define NOC_GICD_GICD_ICGERRR5_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR5_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR5_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status20_MASK)

#define NOC_GICD_GICD_ICGERRR5_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR5_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR5_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status21_MASK)

#define NOC_GICD_GICD_ICGERRR5_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR5_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR5_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status22_MASK)

#define NOC_GICD_GICD_ICGERRR5_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR5_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR5_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status23_MASK)

#define NOC_GICD_GICD_ICGERRR5_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR5_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR5_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status24_MASK)

#define NOC_GICD_GICD_ICGERRR5_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR5_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR5_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status25_MASK)

#define NOC_GICD_GICD_ICGERRR5_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR5_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR5_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status26_MASK)

#define NOC_GICD_GICD_ICGERRR5_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR5_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR5_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status27_MASK)

#define NOC_GICD_GICD_ICGERRR5_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR5_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR5_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status28_MASK)

#define NOC_GICD_GICD_ICGERRR5_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR5_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR5_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status29_MASK)

#define NOC_GICD_GICD_ICGERRR5_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR5_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR5_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status30_MASK)

#define NOC_GICD_GICD_ICGERRR5_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR5_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR5_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR5_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR5_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR6 - GICD_ICGERRR6 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR6_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR6_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR6_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status0_MASK)

#define NOC_GICD_GICD_ICGERRR6_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR6_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR6_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status1_MASK)

#define NOC_GICD_GICD_ICGERRR6_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR6_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR6_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status2_MASK)

#define NOC_GICD_GICD_ICGERRR6_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR6_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR6_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status3_MASK)

#define NOC_GICD_GICD_ICGERRR6_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR6_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR6_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status4_MASK)

#define NOC_GICD_GICD_ICGERRR6_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR6_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR6_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status5_MASK)

#define NOC_GICD_GICD_ICGERRR6_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR6_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR6_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status6_MASK)

#define NOC_GICD_GICD_ICGERRR6_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR6_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR6_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status7_MASK)

#define NOC_GICD_GICD_ICGERRR6_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR6_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR6_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status8_MASK)

#define NOC_GICD_GICD_ICGERRR6_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR6_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR6_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status9_MASK)

#define NOC_GICD_GICD_ICGERRR6_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR6_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR6_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status10_MASK)

#define NOC_GICD_GICD_ICGERRR6_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR6_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR6_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status11_MASK)

#define NOC_GICD_GICD_ICGERRR6_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR6_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR6_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status12_MASK)

#define NOC_GICD_GICD_ICGERRR6_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR6_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR6_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status13_MASK)

#define NOC_GICD_GICD_ICGERRR6_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR6_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR6_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status14_MASK)

#define NOC_GICD_GICD_ICGERRR6_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR6_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR6_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status15_MASK)

#define NOC_GICD_GICD_ICGERRR6_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR6_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR6_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status16_MASK)

#define NOC_GICD_GICD_ICGERRR6_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR6_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR6_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status17_MASK)

#define NOC_GICD_GICD_ICGERRR6_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR6_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR6_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status18_MASK)

#define NOC_GICD_GICD_ICGERRR6_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR6_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR6_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status19_MASK)

#define NOC_GICD_GICD_ICGERRR6_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR6_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR6_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status20_MASK)

#define NOC_GICD_GICD_ICGERRR6_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR6_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR6_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status21_MASK)

#define NOC_GICD_GICD_ICGERRR6_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR6_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR6_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status22_MASK)

#define NOC_GICD_GICD_ICGERRR6_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR6_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR6_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status23_MASK)

#define NOC_GICD_GICD_ICGERRR6_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR6_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR6_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status24_MASK)

#define NOC_GICD_GICD_ICGERRR6_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR6_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR6_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status25_MASK)

#define NOC_GICD_GICD_ICGERRR6_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR6_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR6_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status26_MASK)

#define NOC_GICD_GICD_ICGERRR6_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR6_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR6_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status27_MASK)

#define NOC_GICD_GICD_ICGERRR6_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR6_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR6_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status28_MASK)

#define NOC_GICD_GICD_ICGERRR6_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR6_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR6_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status29_MASK)

#define NOC_GICD_GICD_ICGERRR6_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR6_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR6_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status30_MASK)

#define NOC_GICD_GICD_ICGERRR6_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR6_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR6_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR6_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR6_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR7 - GICD_ICGERRR7 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR7_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR7_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR7_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status0_MASK)

#define NOC_GICD_GICD_ICGERRR7_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR7_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR7_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status1_MASK)

#define NOC_GICD_GICD_ICGERRR7_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR7_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR7_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status2_MASK)

#define NOC_GICD_GICD_ICGERRR7_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR7_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR7_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status3_MASK)

#define NOC_GICD_GICD_ICGERRR7_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR7_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR7_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status4_MASK)

#define NOC_GICD_GICD_ICGERRR7_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR7_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR7_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status5_MASK)

#define NOC_GICD_GICD_ICGERRR7_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR7_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR7_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status6_MASK)

#define NOC_GICD_GICD_ICGERRR7_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR7_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR7_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status7_MASK)

#define NOC_GICD_GICD_ICGERRR7_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR7_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR7_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status8_MASK)

#define NOC_GICD_GICD_ICGERRR7_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR7_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR7_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status9_MASK)

#define NOC_GICD_GICD_ICGERRR7_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR7_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR7_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status10_MASK)

#define NOC_GICD_GICD_ICGERRR7_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR7_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR7_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status11_MASK)

#define NOC_GICD_GICD_ICGERRR7_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR7_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR7_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status12_MASK)

#define NOC_GICD_GICD_ICGERRR7_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR7_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR7_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status13_MASK)

#define NOC_GICD_GICD_ICGERRR7_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR7_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR7_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status14_MASK)

#define NOC_GICD_GICD_ICGERRR7_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR7_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR7_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status15_MASK)

#define NOC_GICD_GICD_ICGERRR7_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR7_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR7_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status16_MASK)

#define NOC_GICD_GICD_ICGERRR7_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR7_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR7_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status17_MASK)

#define NOC_GICD_GICD_ICGERRR7_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR7_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR7_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status18_MASK)

#define NOC_GICD_GICD_ICGERRR7_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR7_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR7_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status19_MASK)

#define NOC_GICD_GICD_ICGERRR7_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR7_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR7_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status20_MASK)

#define NOC_GICD_GICD_ICGERRR7_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR7_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR7_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status21_MASK)

#define NOC_GICD_GICD_ICGERRR7_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR7_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR7_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status22_MASK)

#define NOC_GICD_GICD_ICGERRR7_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR7_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR7_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status23_MASK)

#define NOC_GICD_GICD_ICGERRR7_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR7_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR7_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status24_MASK)

#define NOC_GICD_GICD_ICGERRR7_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR7_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR7_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status25_MASK)

#define NOC_GICD_GICD_ICGERRR7_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR7_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR7_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status26_MASK)

#define NOC_GICD_GICD_ICGERRR7_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR7_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR7_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status27_MASK)

#define NOC_GICD_GICD_ICGERRR7_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR7_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR7_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status28_MASK)

#define NOC_GICD_GICD_ICGERRR7_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR7_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR7_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status29_MASK)

#define NOC_GICD_GICD_ICGERRR7_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR7_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR7_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status30_MASK)

#define NOC_GICD_GICD_ICGERRR7_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR7_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR7_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR7_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR7_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR8 - GICD_ICGERRR8 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR8_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR8_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR8_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status0_MASK)

#define NOC_GICD_GICD_ICGERRR8_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR8_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR8_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status1_MASK)

#define NOC_GICD_GICD_ICGERRR8_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR8_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR8_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status2_MASK)

#define NOC_GICD_GICD_ICGERRR8_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR8_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR8_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status3_MASK)

#define NOC_GICD_GICD_ICGERRR8_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR8_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR8_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status4_MASK)

#define NOC_GICD_GICD_ICGERRR8_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR8_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR8_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status5_MASK)

#define NOC_GICD_GICD_ICGERRR8_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR8_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR8_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status6_MASK)

#define NOC_GICD_GICD_ICGERRR8_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR8_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR8_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status7_MASK)

#define NOC_GICD_GICD_ICGERRR8_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR8_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR8_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status8_MASK)

#define NOC_GICD_GICD_ICGERRR8_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR8_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR8_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status9_MASK)

#define NOC_GICD_GICD_ICGERRR8_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR8_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR8_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status10_MASK)

#define NOC_GICD_GICD_ICGERRR8_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR8_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR8_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status11_MASK)

#define NOC_GICD_GICD_ICGERRR8_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR8_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR8_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status12_MASK)

#define NOC_GICD_GICD_ICGERRR8_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR8_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR8_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status13_MASK)

#define NOC_GICD_GICD_ICGERRR8_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR8_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR8_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status14_MASK)

#define NOC_GICD_GICD_ICGERRR8_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR8_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR8_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status15_MASK)

#define NOC_GICD_GICD_ICGERRR8_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR8_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR8_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status16_MASK)

#define NOC_GICD_GICD_ICGERRR8_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR8_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR8_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status17_MASK)

#define NOC_GICD_GICD_ICGERRR8_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR8_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR8_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status18_MASK)

#define NOC_GICD_GICD_ICGERRR8_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR8_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR8_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status19_MASK)

#define NOC_GICD_GICD_ICGERRR8_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR8_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR8_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status20_MASK)

#define NOC_GICD_GICD_ICGERRR8_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR8_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR8_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status21_MASK)

#define NOC_GICD_GICD_ICGERRR8_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR8_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR8_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status22_MASK)

#define NOC_GICD_GICD_ICGERRR8_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR8_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR8_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status23_MASK)

#define NOC_GICD_GICD_ICGERRR8_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR8_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR8_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status24_MASK)

#define NOC_GICD_GICD_ICGERRR8_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR8_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR8_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status25_MASK)

#define NOC_GICD_GICD_ICGERRR8_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR8_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR8_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status26_MASK)

#define NOC_GICD_GICD_ICGERRR8_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR8_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR8_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status27_MASK)

#define NOC_GICD_GICD_ICGERRR8_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR8_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR8_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status28_MASK)

#define NOC_GICD_GICD_ICGERRR8_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR8_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR8_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status29_MASK)

#define NOC_GICD_GICD_ICGERRR8_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR8_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR8_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status30_MASK)

#define NOC_GICD_GICD_ICGERRR8_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR8_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR8_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR8_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR8_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR9 - GICD_ICGERRR9 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR9_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ICGERRR9_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR9_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status0_MASK)

#define NOC_GICD_GICD_ICGERRR9_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ICGERRR9_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR9_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status1_MASK)

#define NOC_GICD_GICD_ICGERRR9_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ICGERRR9_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR9_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status2_MASK)

#define NOC_GICD_GICD_ICGERRR9_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ICGERRR9_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR9_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status3_MASK)

#define NOC_GICD_GICD_ICGERRR9_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ICGERRR9_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR9_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status4_MASK)

#define NOC_GICD_GICD_ICGERRR9_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ICGERRR9_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR9_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status5_MASK)

#define NOC_GICD_GICD_ICGERRR9_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ICGERRR9_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR9_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status6_MASK)

#define NOC_GICD_GICD_ICGERRR9_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ICGERRR9_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR9_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status7_MASK)

#define NOC_GICD_GICD_ICGERRR9_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ICGERRR9_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR9_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status8_MASK)

#define NOC_GICD_GICD_ICGERRR9_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ICGERRR9_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR9_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status9_MASK)

#define NOC_GICD_GICD_ICGERRR9_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ICGERRR9_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR9_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status10_MASK)

#define NOC_GICD_GICD_ICGERRR9_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ICGERRR9_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR9_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status11_MASK)

#define NOC_GICD_GICD_ICGERRR9_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ICGERRR9_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR9_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status12_MASK)

#define NOC_GICD_GICD_ICGERRR9_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ICGERRR9_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR9_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status13_MASK)

#define NOC_GICD_GICD_ICGERRR9_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ICGERRR9_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR9_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status14_MASK)

#define NOC_GICD_GICD_ICGERRR9_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ICGERRR9_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR9_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status15_MASK)

#define NOC_GICD_GICD_ICGERRR9_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ICGERRR9_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR9_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status16_MASK)

#define NOC_GICD_GICD_ICGERRR9_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ICGERRR9_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR9_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status17_MASK)

#define NOC_GICD_GICD_ICGERRR9_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ICGERRR9_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR9_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status18_MASK)

#define NOC_GICD_GICD_ICGERRR9_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ICGERRR9_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR9_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status19_MASK)

#define NOC_GICD_GICD_ICGERRR9_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ICGERRR9_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR9_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status20_MASK)

#define NOC_GICD_GICD_ICGERRR9_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ICGERRR9_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR9_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status21_MASK)

#define NOC_GICD_GICD_ICGERRR9_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ICGERRR9_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR9_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status22_MASK)

#define NOC_GICD_GICD_ICGERRR9_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ICGERRR9_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR9_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status23_MASK)

#define NOC_GICD_GICD_ICGERRR9_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ICGERRR9_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR9_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status24_MASK)

#define NOC_GICD_GICD_ICGERRR9_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ICGERRR9_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR9_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status25_MASK)

#define NOC_GICD_GICD_ICGERRR9_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ICGERRR9_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR9_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status26_MASK)

#define NOC_GICD_GICD_ICGERRR9_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ICGERRR9_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR9_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status27_MASK)

#define NOC_GICD_GICD_ICGERRR9_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ICGERRR9_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR9_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status28_MASK)

#define NOC_GICD_GICD_ICGERRR9_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ICGERRR9_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR9_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status29_MASK)

#define NOC_GICD_GICD_ICGERRR9_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ICGERRR9_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR9_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status30_MASK)

#define NOC_GICD_GICD_ICGERRR9_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ICGERRR9_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR9_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR9_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR9_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR10 - GICD_ICGERRR10 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR10_status0_MASK     (0x1U)
#define NOC_GICD_GICD_ICGERRR10_status0_SHIFT    (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR10_status0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status0_MASK)

#define NOC_GICD_GICD_ICGERRR10_status1_MASK     (0x2U)
#define NOC_GICD_GICD_ICGERRR10_status1_SHIFT    (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR10_status1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status1_MASK)

#define NOC_GICD_GICD_ICGERRR10_status2_MASK     (0x4U)
#define NOC_GICD_GICD_ICGERRR10_status2_SHIFT    (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR10_status2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status2_MASK)

#define NOC_GICD_GICD_ICGERRR10_status3_MASK     (0x8U)
#define NOC_GICD_GICD_ICGERRR10_status3_SHIFT    (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR10_status3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status3_MASK)

#define NOC_GICD_GICD_ICGERRR10_status4_MASK     (0x10U)
#define NOC_GICD_GICD_ICGERRR10_status4_SHIFT    (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR10_status4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status4_MASK)

#define NOC_GICD_GICD_ICGERRR10_status5_MASK     (0x20U)
#define NOC_GICD_GICD_ICGERRR10_status5_SHIFT    (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR10_status5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status5_MASK)

#define NOC_GICD_GICD_ICGERRR10_status6_MASK     (0x40U)
#define NOC_GICD_GICD_ICGERRR10_status6_SHIFT    (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR10_status6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status6_MASK)

#define NOC_GICD_GICD_ICGERRR10_status7_MASK     (0x80U)
#define NOC_GICD_GICD_ICGERRR10_status7_SHIFT    (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR10_status7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status7_MASK)

#define NOC_GICD_GICD_ICGERRR10_status8_MASK     (0x100U)
#define NOC_GICD_GICD_ICGERRR10_status8_SHIFT    (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR10_status8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status8_MASK)

#define NOC_GICD_GICD_ICGERRR10_status9_MASK     (0x200U)
#define NOC_GICD_GICD_ICGERRR10_status9_SHIFT    (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR10_status9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status9_MASK)

#define NOC_GICD_GICD_ICGERRR10_status10_MASK    (0x400U)
#define NOC_GICD_GICD_ICGERRR10_status10_SHIFT   (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR10_status10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status10_MASK)

#define NOC_GICD_GICD_ICGERRR10_status11_MASK    (0x800U)
#define NOC_GICD_GICD_ICGERRR10_status11_SHIFT   (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR10_status11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status11_MASK)

#define NOC_GICD_GICD_ICGERRR10_status12_MASK    (0x1000U)
#define NOC_GICD_GICD_ICGERRR10_status12_SHIFT   (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR10_status12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status12_MASK)

#define NOC_GICD_GICD_ICGERRR10_status13_MASK    (0x2000U)
#define NOC_GICD_GICD_ICGERRR10_status13_SHIFT   (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR10_status13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status13_MASK)

#define NOC_GICD_GICD_ICGERRR10_status14_MASK    (0x4000U)
#define NOC_GICD_GICD_ICGERRR10_status14_SHIFT   (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR10_status14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status14_MASK)

#define NOC_GICD_GICD_ICGERRR10_status15_MASK    (0x8000U)
#define NOC_GICD_GICD_ICGERRR10_status15_SHIFT   (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR10_status15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status15_MASK)

#define NOC_GICD_GICD_ICGERRR10_status16_MASK    (0x10000U)
#define NOC_GICD_GICD_ICGERRR10_status16_SHIFT   (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR10_status16(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status16_MASK)

#define NOC_GICD_GICD_ICGERRR10_status17_MASK    (0x20000U)
#define NOC_GICD_GICD_ICGERRR10_status17_SHIFT   (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR10_status17(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status17_MASK)

#define NOC_GICD_GICD_ICGERRR10_status18_MASK    (0x40000U)
#define NOC_GICD_GICD_ICGERRR10_status18_SHIFT   (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR10_status18(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status18_MASK)

#define NOC_GICD_GICD_ICGERRR10_status19_MASK    (0x80000U)
#define NOC_GICD_GICD_ICGERRR10_status19_SHIFT   (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR10_status19(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status19_MASK)

#define NOC_GICD_GICD_ICGERRR10_status20_MASK    (0x100000U)
#define NOC_GICD_GICD_ICGERRR10_status20_SHIFT   (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR10_status20(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status20_MASK)

#define NOC_GICD_GICD_ICGERRR10_status21_MASK    (0x200000U)
#define NOC_GICD_GICD_ICGERRR10_status21_SHIFT   (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR10_status21(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status21_MASK)

#define NOC_GICD_GICD_ICGERRR10_status22_MASK    (0x400000U)
#define NOC_GICD_GICD_ICGERRR10_status22_SHIFT   (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR10_status22(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status22_MASK)

#define NOC_GICD_GICD_ICGERRR10_status23_MASK    (0x800000U)
#define NOC_GICD_GICD_ICGERRR10_status23_SHIFT   (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR10_status23(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status23_MASK)

#define NOC_GICD_GICD_ICGERRR10_status24_MASK    (0x1000000U)
#define NOC_GICD_GICD_ICGERRR10_status24_SHIFT   (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR10_status24(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status24_MASK)

#define NOC_GICD_GICD_ICGERRR10_status25_MASK    (0x2000000U)
#define NOC_GICD_GICD_ICGERRR10_status25_SHIFT   (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR10_status25(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status25_MASK)

#define NOC_GICD_GICD_ICGERRR10_status26_MASK    (0x4000000U)
#define NOC_GICD_GICD_ICGERRR10_status26_SHIFT   (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR10_status26(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status26_MASK)

#define NOC_GICD_GICD_ICGERRR10_status27_MASK    (0x8000000U)
#define NOC_GICD_GICD_ICGERRR10_status27_SHIFT   (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR10_status27(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status27_MASK)

#define NOC_GICD_GICD_ICGERRR10_status28_MASK    (0x10000000U)
#define NOC_GICD_GICD_ICGERRR10_status28_SHIFT   (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR10_status28(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status28_MASK)

#define NOC_GICD_GICD_ICGERRR10_status29_MASK    (0x20000000U)
#define NOC_GICD_GICD_ICGERRR10_status29_SHIFT   (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR10_status29(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status29_MASK)

#define NOC_GICD_GICD_ICGERRR10_status30_MASK    (0x40000000U)
#define NOC_GICD_GICD_ICGERRR10_status30_SHIFT   (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR10_status30(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status30_MASK)

#define NOC_GICD_GICD_ICGERRR10_status31_MASK    (0x80000000U)
#define NOC_GICD_GICD_ICGERRR10_status31_SHIFT   (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR10_status31(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR10_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR10_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR11 - GICD_ICGERRR11 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR11_status0_MASK     (0x1U)
#define NOC_GICD_GICD_ICGERRR11_status0_SHIFT    (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR11_status0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status0_MASK)

#define NOC_GICD_GICD_ICGERRR11_status1_MASK     (0x2U)
#define NOC_GICD_GICD_ICGERRR11_status1_SHIFT    (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR11_status1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status1_MASK)

#define NOC_GICD_GICD_ICGERRR11_status2_MASK     (0x4U)
#define NOC_GICD_GICD_ICGERRR11_status2_SHIFT    (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR11_status2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status2_MASK)

#define NOC_GICD_GICD_ICGERRR11_status3_MASK     (0x8U)
#define NOC_GICD_GICD_ICGERRR11_status3_SHIFT    (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR11_status3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status3_MASK)

#define NOC_GICD_GICD_ICGERRR11_status4_MASK     (0x10U)
#define NOC_GICD_GICD_ICGERRR11_status4_SHIFT    (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR11_status4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status4_MASK)

#define NOC_GICD_GICD_ICGERRR11_status5_MASK     (0x20U)
#define NOC_GICD_GICD_ICGERRR11_status5_SHIFT    (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR11_status5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status5_MASK)

#define NOC_GICD_GICD_ICGERRR11_status6_MASK     (0x40U)
#define NOC_GICD_GICD_ICGERRR11_status6_SHIFT    (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR11_status6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status6_MASK)

#define NOC_GICD_GICD_ICGERRR11_status7_MASK     (0x80U)
#define NOC_GICD_GICD_ICGERRR11_status7_SHIFT    (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR11_status7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status7_MASK)

#define NOC_GICD_GICD_ICGERRR11_status8_MASK     (0x100U)
#define NOC_GICD_GICD_ICGERRR11_status8_SHIFT    (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR11_status8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status8_MASK)

#define NOC_GICD_GICD_ICGERRR11_status9_MASK     (0x200U)
#define NOC_GICD_GICD_ICGERRR11_status9_SHIFT    (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR11_status9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status9_MASK)

#define NOC_GICD_GICD_ICGERRR11_status10_MASK    (0x400U)
#define NOC_GICD_GICD_ICGERRR11_status10_SHIFT   (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR11_status10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status10_MASK)

#define NOC_GICD_GICD_ICGERRR11_status11_MASK    (0x800U)
#define NOC_GICD_GICD_ICGERRR11_status11_SHIFT   (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR11_status11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status11_MASK)

#define NOC_GICD_GICD_ICGERRR11_status12_MASK    (0x1000U)
#define NOC_GICD_GICD_ICGERRR11_status12_SHIFT   (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR11_status12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status12_MASK)

#define NOC_GICD_GICD_ICGERRR11_status13_MASK    (0x2000U)
#define NOC_GICD_GICD_ICGERRR11_status13_SHIFT   (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR11_status13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status13_MASK)

#define NOC_GICD_GICD_ICGERRR11_status14_MASK    (0x4000U)
#define NOC_GICD_GICD_ICGERRR11_status14_SHIFT   (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR11_status14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status14_MASK)

#define NOC_GICD_GICD_ICGERRR11_status15_MASK    (0x8000U)
#define NOC_GICD_GICD_ICGERRR11_status15_SHIFT   (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR11_status15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status15_MASK)

#define NOC_GICD_GICD_ICGERRR11_status16_MASK    (0x10000U)
#define NOC_GICD_GICD_ICGERRR11_status16_SHIFT   (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR11_status16(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status16_MASK)

#define NOC_GICD_GICD_ICGERRR11_status17_MASK    (0x20000U)
#define NOC_GICD_GICD_ICGERRR11_status17_SHIFT   (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR11_status17(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status17_MASK)

#define NOC_GICD_GICD_ICGERRR11_status18_MASK    (0x40000U)
#define NOC_GICD_GICD_ICGERRR11_status18_SHIFT   (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR11_status18(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status18_MASK)

#define NOC_GICD_GICD_ICGERRR11_status19_MASK    (0x80000U)
#define NOC_GICD_GICD_ICGERRR11_status19_SHIFT   (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR11_status19(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status19_MASK)

#define NOC_GICD_GICD_ICGERRR11_status20_MASK    (0x100000U)
#define NOC_GICD_GICD_ICGERRR11_status20_SHIFT   (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR11_status20(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status20_MASK)

#define NOC_GICD_GICD_ICGERRR11_status21_MASK    (0x200000U)
#define NOC_GICD_GICD_ICGERRR11_status21_SHIFT   (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR11_status21(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status21_MASK)

#define NOC_GICD_GICD_ICGERRR11_status22_MASK    (0x400000U)
#define NOC_GICD_GICD_ICGERRR11_status22_SHIFT   (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR11_status22(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status22_MASK)

#define NOC_GICD_GICD_ICGERRR11_status23_MASK    (0x800000U)
#define NOC_GICD_GICD_ICGERRR11_status23_SHIFT   (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR11_status23(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status23_MASK)

#define NOC_GICD_GICD_ICGERRR11_status24_MASK    (0x1000000U)
#define NOC_GICD_GICD_ICGERRR11_status24_SHIFT   (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR11_status24(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status24_MASK)

#define NOC_GICD_GICD_ICGERRR11_status25_MASK    (0x2000000U)
#define NOC_GICD_GICD_ICGERRR11_status25_SHIFT   (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR11_status25(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status25_MASK)

#define NOC_GICD_GICD_ICGERRR11_status26_MASK    (0x4000000U)
#define NOC_GICD_GICD_ICGERRR11_status26_SHIFT   (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR11_status26(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status26_MASK)

#define NOC_GICD_GICD_ICGERRR11_status27_MASK    (0x8000000U)
#define NOC_GICD_GICD_ICGERRR11_status27_SHIFT   (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR11_status27(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status27_MASK)

#define NOC_GICD_GICD_ICGERRR11_status28_MASK    (0x10000000U)
#define NOC_GICD_GICD_ICGERRR11_status28_SHIFT   (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR11_status28(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status28_MASK)

#define NOC_GICD_GICD_ICGERRR11_status29_MASK    (0x20000000U)
#define NOC_GICD_GICD_ICGERRR11_status29_SHIFT   (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR11_status29(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status29_MASK)

#define NOC_GICD_GICD_ICGERRR11_status30_MASK    (0x40000000U)
#define NOC_GICD_GICD_ICGERRR11_status30_SHIFT   (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR11_status30(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status30_MASK)

#define NOC_GICD_GICD_ICGERRR11_status31_MASK    (0x80000000U)
#define NOC_GICD_GICD_ICGERRR11_status31_SHIFT   (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR11_status31(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR11_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR11_status31_MASK)
/*! @} */

/*! @name GICD_ICGERRR12 - GICD_ICGERRR12 */
/*! @{ */

#define NOC_GICD_GICD_ICGERRR12_status0_MASK     (0x1U)
#define NOC_GICD_GICD_ICGERRR12_status0_SHIFT    (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ICGERRR12_status0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status0_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status0_MASK)

#define NOC_GICD_GICD_ICGERRR12_status1_MASK     (0x2U)
#define NOC_GICD_GICD_ICGERRR12_status1_SHIFT    (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ICGERRR12_status1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status1_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status1_MASK)

#define NOC_GICD_GICD_ICGERRR12_status2_MASK     (0x4U)
#define NOC_GICD_GICD_ICGERRR12_status2_SHIFT    (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ICGERRR12_status2(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status2_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status2_MASK)

#define NOC_GICD_GICD_ICGERRR12_status3_MASK     (0x8U)
#define NOC_GICD_GICD_ICGERRR12_status3_SHIFT    (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ICGERRR12_status3(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status3_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status3_MASK)

#define NOC_GICD_GICD_ICGERRR12_status4_MASK     (0x10U)
#define NOC_GICD_GICD_ICGERRR12_status4_SHIFT    (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ICGERRR12_status4(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status4_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status4_MASK)

#define NOC_GICD_GICD_ICGERRR12_status5_MASK     (0x20U)
#define NOC_GICD_GICD_ICGERRR12_status5_SHIFT    (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ICGERRR12_status5(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status5_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status5_MASK)

#define NOC_GICD_GICD_ICGERRR12_status6_MASK     (0x40U)
#define NOC_GICD_GICD_ICGERRR12_status6_SHIFT    (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ICGERRR12_status6(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status6_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status6_MASK)

#define NOC_GICD_GICD_ICGERRR12_status7_MASK     (0x80U)
#define NOC_GICD_GICD_ICGERRR12_status7_SHIFT    (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ICGERRR12_status7(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status7_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status7_MASK)

#define NOC_GICD_GICD_ICGERRR12_status8_MASK     (0x100U)
#define NOC_GICD_GICD_ICGERRR12_status8_SHIFT    (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ICGERRR12_status8(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status8_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status8_MASK)

#define NOC_GICD_GICD_ICGERRR12_status9_MASK     (0x200U)
#define NOC_GICD_GICD_ICGERRR12_status9_SHIFT    (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ICGERRR12_status9(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status9_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status9_MASK)

#define NOC_GICD_GICD_ICGERRR12_status10_MASK    (0x400U)
#define NOC_GICD_GICD_ICGERRR12_status10_SHIFT   (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ICGERRR12_status10(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status10_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status10_MASK)

#define NOC_GICD_GICD_ICGERRR12_status11_MASK    (0x800U)
#define NOC_GICD_GICD_ICGERRR12_status11_SHIFT   (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ICGERRR12_status11(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status11_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status11_MASK)

#define NOC_GICD_GICD_ICGERRR12_status12_MASK    (0x1000U)
#define NOC_GICD_GICD_ICGERRR12_status12_SHIFT   (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ICGERRR12_status12(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status12_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status12_MASK)

#define NOC_GICD_GICD_ICGERRR12_status13_MASK    (0x2000U)
#define NOC_GICD_GICD_ICGERRR12_status13_SHIFT   (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ICGERRR12_status13(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status13_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status13_MASK)

#define NOC_GICD_GICD_ICGERRR12_status14_MASK    (0x4000U)
#define NOC_GICD_GICD_ICGERRR12_status14_SHIFT   (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ICGERRR12_status14(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status14_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status14_MASK)

#define NOC_GICD_GICD_ICGERRR12_status15_MASK    (0x8000U)
#define NOC_GICD_GICD_ICGERRR12_status15_SHIFT   (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ICGERRR12_status15(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status15_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status15_MASK)

#define NOC_GICD_GICD_ICGERRR12_status16_MASK    (0x10000U)
#define NOC_GICD_GICD_ICGERRR12_status16_SHIFT   (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ICGERRR12_status16(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status16_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status16_MASK)

#define NOC_GICD_GICD_ICGERRR12_status17_MASK    (0x20000U)
#define NOC_GICD_GICD_ICGERRR12_status17_SHIFT   (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ICGERRR12_status17(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status17_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status17_MASK)

#define NOC_GICD_GICD_ICGERRR12_status18_MASK    (0x40000U)
#define NOC_GICD_GICD_ICGERRR12_status18_SHIFT   (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ICGERRR12_status18(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status18_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status18_MASK)

#define NOC_GICD_GICD_ICGERRR12_status19_MASK    (0x80000U)
#define NOC_GICD_GICD_ICGERRR12_status19_SHIFT   (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ICGERRR12_status19(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status19_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status19_MASK)

#define NOC_GICD_GICD_ICGERRR12_status20_MASK    (0x100000U)
#define NOC_GICD_GICD_ICGERRR12_status20_SHIFT   (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ICGERRR12_status20(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status20_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status20_MASK)

#define NOC_GICD_GICD_ICGERRR12_status21_MASK    (0x200000U)
#define NOC_GICD_GICD_ICGERRR12_status21_SHIFT   (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ICGERRR12_status21(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status21_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status21_MASK)

#define NOC_GICD_GICD_ICGERRR12_status22_MASK    (0x400000U)
#define NOC_GICD_GICD_ICGERRR12_status22_SHIFT   (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ICGERRR12_status22(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status22_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status22_MASK)

#define NOC_GICD_GICD_ICGERRR12_status23_MASK    (0x800000U)
#define NOC_GICD_GICD_ICGERRR12_status23_SHIFT   (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ICGERRR12_status23(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status23_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status23_MASK)

#define NOC_GICD_GICD_ICGERRR12_status24_MASK    (0x1000000U)
#define NOC_GICD_GICD_ICGERRR12_status24_SHIFT   (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ICGERRR12_status24(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status24_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status24_MASK)

#define NOC_GICD_GICD_ICGERRR12_status25_MASK    (0x2000000U)
#define NOC_GICD_GICD_ICGERRR12_status25_SHIFT   (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ICGERRR12_status25(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status25_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status25_MASK)

#define NOC_GICD_GICD_ICGERRR12_status26_MASK    (0x4000000U)
#define NOC_GICD_GICD_ICGERRR12_status26_SHIFT   (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ICGERRR12_status26(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status26_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status26_MASK)

#define NOC_GICD_GICD_ICGERRR12_status27_MASK    (0x8000000U)
#define NOC_GICD_GICD_ICGERRR12_status27_SHIFT   (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ICGERRR12_status27(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status27_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status27_MASK)

#define NOC_GICD_GICD_ICGERRR12_status28_MASK    (0x10000000U)
#define NOC_GICD_GICD_ICGERRR12_status28_SHIFT   (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ICGERRR12_status28(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status28_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status28_MASK)

#define NOC_GICD_GICD_ICGERRR12_status29_MASK    (0x20000000U)
#define NOC_GICD_GICD_ICGERRR12_status29_SHIFT   (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ICGERRR12_status29(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status29_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status29_MASK)

#define NOC_GICD_GICD_ICGERRR12_status30_MASK    (0x40000000U)
#define NOC_GICD_GICD_ICGERRR12_status30_SHIFT   (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ICGERRR12_status30(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status30_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status30_MASK)

#define NOC_GICD_GICD_ICGERRR12_status31_MASK    (0x80000000U)
#define NOC_GICD_GICD_ICGERRR12_status31_SHIFT   (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ICGERRR12_status31(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ICGERRR12_status31_SHIFT)) & NOC_GICD_GICD_ICGERRR12_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR1 - GICD_ISERRR1 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR1_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR1_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR1_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status0_SHIFT)) & NOC_GICD_GICD_ISERRR1_status0_MASK)

#define NOC_GICD_GICD_ISERRR1_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR1_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR1_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status1_SHIFT)) & NOC_GICD_GICD_ISERRR1_status1_MASK)

#define NOC_GICD_GICD_ISERRR1_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR1_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR1_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status2_SHIFT)) & NOC_GICD_GICD_ISERRR1_status2_MASK)

#define NOC_GICD_GICD_ISERRR1_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR1_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR1_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status3_SHIFT)) & NOC_GICD_GICD_ISERRR1_status3_MASK)

#define NOC_GICD_GICD_ISERRR1_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR1_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR1_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status4_SHIFT)) & NOC_GICD_GICD_ISERRR1_status4_MASK)

#define NOC_GICD_GICD_ISERRR1_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR1_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR1_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status5_SHIFT)) & NOC_GICD_GICD_ISERRR1_status5_MASK)

#define NOC_GICD_GICD_ISERRR1_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR1_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR1_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status6_SHIFT)) & NOC_GICD_GICD_ISERRR1_status6_MASK)

#define NOC_GICD_GICD_ISERRR1_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR1_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR1_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status7_SHIFT)) & NOC_GICD_GICD_ISERRR1_status7_MASK)

#define NOC_GICD_GICD_ISERRR1_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR1_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR1_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status8_SHIFT)) & NOC_GICD_GICD_ISERRR1_status8_MASK)

#define NOC_GICD_GICD_ISERRR1_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR1_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR1_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status9_SHIFT)) & NOC_GICD_GICD_ISERRR1_status9_MASK)

#define NOC_GICD_GICD_ISERRR1_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR1_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR1_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status10_SHIFT)) & NOC_GICD_GICD_ISERRR1_status10_MASK)

#define NOC_GICD_GICD_ISERRR1_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR1_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR1_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status11_SHIFT)) & NOC_GICD_GICD_ISERRR1_status11_MASK)

#define NOC_GICD_GICD_ISERRR1_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR1_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR1_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status12_SHIFT)) & NOC_GICD_GICD_ISERRR1_status12_MASK)

#define NOC_GICD_GICD_ISERRR1_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR1_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR1_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status13_SHIFT)) & NOC_GICD_GICD_ISERRR1_status13_MASK)

#define NOC_GICD_GICD_ISERRR1_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR1_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR1_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status14_SHIFT)) & NOC_GICD_GICD_ISERRR1_status14_MASK)

#define NOC_GICD_GICD_ISERRR1_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR1_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR1_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status15_SHIFT)) & NOC_GICD_GICD_ISERRR1_status15_MASK)

#define NOC_GICD_GICD_ISERRR1_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR1_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR1_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status16_SHIFT)) & NOC_GICD_GICD_ISERRR1_status16_MASK)

#define NOC_GICD_GICD_ISERRR1_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR1_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR1_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status17_SHIFT)) & NOC_GICD_GICD_ISERRR1_status17_MASK)

#define NOC_GICD_GICD_ISERRR1_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR1_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR1_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status18_SHIFT)) & NOC_GICD_GICD_ISERRR1_status18_MASK)

#define NOC_GICD_GICD_ISERRR1_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR1_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR1_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status19_SHIFT)) & NOC_GICD_GICD_ISERRR1_status19_MASK)

#define NOC_GICD_GICD_ISERRR1_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR1_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR1_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status20_SHIFT)) & NOC_GICD_GICD_ISERRR1_status20_MASK)

#define NOC_GICD_GICD_ISERRR1_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR1_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR1_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status21_SHIFT)) & NOC_GICD_GICD_ISERRR1_status21_MASK)

#define NOC_GICD_GICD_ISERRR1_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR1_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR1_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status22_SHIFT)) & NOC_GICD_GICD_ISERRR1_status22_MASK)

#define NOC_GICD_GICD_ISERRR1_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR1_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR1_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status23_SHIFT)) & NOC_GICD_GICD_ISERRR1_status23_MASK)

#define NOC_GICD_GICD_ISERRR1_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR1_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR1_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status24_SHIFT)) & NOC_GICD_GICD_ISERRR1_status24_MASK)

#define NOC_GICD_GICD_ISERRR1_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR1_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR1_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status25_SHIFT)) & NOC_GICD_GICD_ISERRR1_status25_MASK)

#define NOC_GICD_GICD_ISERRR1_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR1_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR1_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status26_SHIFT)) & NOC_GICD_GICD_ISERRR1_status26_MASK)

#define NOC_GICD_GICD_ISERRR1_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR1_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR1_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status27_SHIFT)) & NOC_GICD_GICD_ISERRR1_status27_MASK)

#define NOC_GICD_GICD_ISERRR1_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR1_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR1_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status28_SHIFT)) & NOC_GICD_GICD_ISERRR1_status28_MASK)

#define NOC_GICD_GICD_ISERRR1_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR1_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR1_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status29_SHIFT)) & NOC_GICD_GICD_ISERRR1_status29_MASK)

#define NOC_GICD_GICD_ISERRR1_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR1_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR1_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status30_SHIFT)) & NOC_GICD_GICD_ISERRR1_status30_MASK)

#define NOC_GICD_GICD_ISERRR1_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR1_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR1_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR1_status31_SHIFT)) & NOC_GICD_GICD_ISERRR1_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR2 - GICD_ISERRR2 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR2_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR2_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR2_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status0_SHIFT)) & NOC_GICD_GICD_ISERRR2_status0_MASK)

#define NOC_GICD_GICD_ISERRR2_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR2_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR2_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status1_SHIFT)) & NOC_GICD_GICD_ISERRR2_status1_MASK)

#define NOC_GICD_GICD_ISERRR2_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR2_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR2_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status2_SHIFT)) & NOC_GICD_GICD_ISERRR2_status2_MASK)

#define NOC_GICD_GICD_ISERRR2_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR2_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR2_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status3_SHIFT)) & NOC_GICD_GICD_ISERRR2_status3_MASK)

#define NOC_GICD_GICD_ISERRR2_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR2_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR2_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status4_SHIFT)) & NOC_GICD_GICD_ISERRR2_status4_MASK)

#define NOC_GICD_GICD_ISERRR2_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR2_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR2_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status5_SHIFT)) & NOC_GICD_GICD_ISERRR2_status5_MASK)

#define NOC_GICD_GICD_ISERRR2_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR2_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR2_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status6_SHIFT)) & NOC_GICD_GICD_ISERRR2_status6_MASK)

#define NOC_GICD_GICD_ISERRR2_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR2_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR2_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status7_SHIFT)) & NOC_GICD_GICD_ISERRR2_status7_MASK)

#define NOC_GICD_GICD_ISERRR2_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR2_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR2_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status8_SHIFT)) & NOC_GICD_GICD_ISERRR2_status8_MASK)

#define NOC_GICD_GICD_ISERRR2_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR2_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR2_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status9_SHIFT)) & NOC_GICD_GICD_ISERRR2_status9_MASK)

#define NOC_GICD_GICD_ISERRR2_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR2_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR2_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status10_SHIFT)) & NOC_GICD_GICD_ISERRR2_status10_MASK)

#define NOC_GICD_GICD_ISERRR2_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR2_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR2_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status11_SHIFT)) & NOC_GICD_GICD_ISERRR2_status11_MASK)

#define NOC_GICD_GICD_ISERRR2_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR2_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR2_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status12_SHIFT)) & NOC_GICD_GICD_ISERRR2_status12_MASK)

#define NOC_GICD_GICD_ISERRR2_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR2_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR2_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status13_SHIFT)) & NOC_GICD_GICD_ISERRR2_status13_MASK)

#define NOC_GICD_GICD_ISERRR2_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR2_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR2_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status14_SHIFT)) & NOC_GICD_GICD_ISERRR2_status14_MASK)

#define NOC_GICD_GICD_ISERRR2_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR2_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR2_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status15_SHIFT)) & NOC_GICD_GICD_ISERRR2_status15_MASK)

#define NOC_GICD_GICD_ISERRR2_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR2_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR2_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status16_SHIFT)) & NOC_GICD_GICD_ISERRR2_status16_MASK)

#define NOC_GICD_GICD_ISERRR2_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR2_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR2_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status17_SHIFT)) & NOC_GICD_GICD_ISERRR2_status17_MASK)

#define NOC_GICD_GICD_ISERRR2_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR2_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR2_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status18_SHIFT)) & NOC_GICD_GICD_ISERRR2_status18_MASK)

#define NOC_GICD_GICD_ISERRR2_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR2_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR2_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status19_SHIFT)) & NOC_GICD_GICD_ISERRR2_status19_MASK)

#define NOC_GICD_GICD_ISERRR2_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR2_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR2_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status20_SHIFT)) & NOC_GICD_GICD_ISERRR2_status20_MASK)

#define NOC_GICD_GICD_ISERRR2_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR2_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR2_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status21_SHIFT)) & NOC_GICD_GICD_ISERRR2_status21_MASK)

#define NOC_GICD_GICD_ISERRR2_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR2_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR2_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status22_SHIFT)) & NOC_GICD_GICD_ISERRR2_status22_MASK)

#define NOC_GICD_GICD_ISERRR2_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR2_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR2_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status23_SHIFT)) & NOC_GICD_GICD_ISERRR2_status23_MASK)

#define NOC_GICD_GICD_ISERRR2_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR2_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR2_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status24_SHIFT)) & NOC_GICD_GICD_ISERRR2_status24_MASK)

#define NOC_GICD_GICD_ISERRR2_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR2_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR2_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status25_SHIFT)) & NOC_GICD_GICD_ISERRR2_status25_MASK)

#define NOC_GICD_GICD_ISERRR2_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR2_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR2_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status26_SHIFT)) & NOC_GICD_GICD_ISERRR2_status26_MASK)

#define NOC_GICD_GICD_ISERRR2_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR2_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR2_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status27_SHIFT)) & NOC_GICD_GICD_ISERRR2_status27_MASK)

#define NOC_GICD_GICD_ISERRR2_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR2_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR2_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status28_SHIFT)) & NOC_GICD_GICD_ISERRR2_status28_MASK)

#define NOC_GICD_GICD_ISERRR2_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR2_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR2_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status29_SHIFT)) & NOC_GICD_GICD_ISERRR2_status29_MASK)

#define NOC_GICD_GICD_ISERRR2_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR2_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR2_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status30_SHIFT)) & NOC_GICD_GICD_ISERRR2_status30_MASK)

#define NOC_GICD_GICD_ISERRR2_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR2_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR2_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR2_status31_SHIFT)) & NOC_GICD_GICD_ISERRR2_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR3 - GICD_ISERRR3 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR3_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR3_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR3_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status0_SHIFT)) & NOC_GICD_GICD_ISERRR3_status0_MASK)

#define NOC_GICD_GICD_ISERRR3_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR3_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR3_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status1_SHIFT)) & NOC_GICD_GICD_ISERRR3_status1_MASK)

#define NOC_GICD_GICD_ISERRR3_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR3_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR3_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status2_SHIFT)) & NOC_GICD_GICD_ISERRR3_status2_MASK)

#define NOC_GICD_GICD_ISERRR3_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR3_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR3_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status3_SHIFT)) & NOC_GICD_GICD_ISERRR3_status3_MASK)

#define NOC_GICD_GICD_ISERRR3_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR3_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR3_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status4_SHIFT)) & NOC_GICD_GICD_ISERRR3_status4_MASK)

#define NOC_GICD_GICD_ISERRR3_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR3_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR3_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status5_SHIFT)) & NOC_GICD_GICD_ISERRR3_status5_MASK)

#define NOC_GICD_GICD_ISERRR3_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR3_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR3_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status6_SHIFT)) & NOC_GICD_GICD_ISERRR3_status6_MASK)

#define NOC_GICD_GICD_ISERRR3_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR3_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR3_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status7_SHIFT)) & NOC_GICD_GICD_ISERRR3_status7_MASK)

#define NOC_GICD_GICD_ISERRR3_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR3_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR3_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status8_SHIFT)) & NOC_GICD_GICD_ISERRR3_status8_MASK)

#define NOC_GICD_GICD_ISERRR3_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR3_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR3_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status9_SHIFT)) & NOC_GICD_GICD_ISERRR3_status9_MASK)

#define NOC_GICD_GICD_ISERRR3_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR3_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR3_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status10_SHIFT)) & NOC_GICD_GICD_ISERRR3_status10_MASK)

#define NOC_GICD_GICD_ISERRR3_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR3_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR3_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status11_SHIFT)) & NOC_GICD_GICD_ISERRR3_status11_MASK)

#define NOC_GICD_GICD_ISERRR3_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR3_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR3_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status12_SHIFT)) & NOC_GICD_GICD_ISERRR3_status12_MASK)

#define NOC_GICD_GICD_ISERRR3_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR3_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR3_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status13_SHIFT)) & NOC_GICD_GICD_ISERRR3_status13_MASK)

#define NOC_GICD_GICD_ISERRR3_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR3_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR3_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status14_SHIFT)) & NOC_GICD_GICD_ISERRR3_status14_MASK)

#define NOC_GICD_GICD_ISERRR3_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR3_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR3_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status15_SHIFT)) & NOC_GICD_GICD_ISERRR3_status15_MASK)

#define NOC_GICD_GICD_ISERRR3_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR3_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR3_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status16_SHIFT)) & NOC_GICD_GICD_ISERRR3_status16_MASK)

#define NOC_GICD_GICD_ISERRR3_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR3_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR3_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status17_SHIFT)) & NOC_GICD_GICD_ISERRR3_status17_MASK)

#define NOC_GICD_GICD_ISERRR3_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR3_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR3_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status18_SHIFT)) & NOC_GICD_GICD_ISERRR3_status18_MASK)

#define NOC_GICD_GICD_ISERRR3_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR3_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR3_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status19_SHIFT)) & NOC_GICD_GICD_ISERRR3_status19_MASK)

#define NOC_GICD_GICD_ISERRR3_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR3_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR3_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status20_SHIFT)) & NOC_GICD_GICD_ISERRR3_status20_MASK)

#define NOC_GICD_GICD_ISERRR3_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR3_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR3_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status21_SHIFT)) & NOC_GICD_GICD_ISERRR3_status21_MASK)

#define NOC_GICD_GICD_ISERRR3_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR3_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR3_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status22_SHIFT)) & NOC_GICD_GICD_ISERRR3_status22_MASK)

#define NOC_GICD_GICD_ISERRR3_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR3_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR3_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status23_SHIFT)) & NOC_GICD_GICD_ISERRR3_status23_MASK)

#define NOC_GICD_GICD_ISERRR3_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR3_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR3_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status24_SHIFT)) & NOC_GICD_GICD_ISERRR3_status24_MASK)

#define NOC_GICD_GICD_ISERRR3_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR3_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR3_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status25_SHIFT)) & NOC_GICD_GICD_ISERRR3_status25_MASK)

#define NOC_GICD_GICD_ISERRR3_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR3_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR3_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status26_SHIFT)) & NOC_GICD_GICD_ISERRR3_status26_MASK)

#define NOC_GICD_GICD_ISERRR3_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR3_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR3_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status27_SHIFT)) & NOC_GICD_GICD_ISERRR3_status27_MASK)

#define NOC_GICD_GICD_ISERRR3_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR3_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR3_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status28_SHIFT)) & NOC_GICD_GICD_ISERRR3_status28_MASK)

#define NOC_GICD_GICD_ISERRR3_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR3_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR3_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status29_SHIFT)) & NOC_GICD_GICD_ISERRR3_status29_MASK)

#define NOC_GICD_GICD_ISERRR3_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR3_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR3_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status30_SHIFT)) & NOC_GICD_GICD_ISERRR3_status30_MASK)

#define NOC_GICD_GICD_ISERRR3_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR3_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR3_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR3_status31_SHIFT)) & NOC_GICD_GICD_ISERRR3_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR4 - GICD_ISERRR4 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR4_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR4_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR4_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status0_SHIFT)) & NOC_GICD_GICD_ISERRR4_status0_MASK)

#define NOC_GICD_GICD_ISERRR4_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR4_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR4_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status1_SHIFT)) & NOC_GICD_GICD_ISERRR4_status1_MASK)

#define NOC_GICD_GICD_ISERRR4_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR4_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR4_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status2_SHIFT)) & NOC_GICD_GICD_ISERRR4_status2_MASK)

#define NOC_GICD_GICD_ISERRR4_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR4_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR4_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status3_SHIFT)) & NOC_GICD_GICD_ISERRR4_status3_MASK)

#define NOC_GICD_GICD_ISERRR4_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR4_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR4_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status4_SHIFT)) & NOC_GICD_GICD_ISERRR4_status4_MASK)

#define NOC_GICD_GICD_ISERRR4_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR4_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR4_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status5_SHIFT)) & NOC_GICD_GICD_ISERRR4_status5_MASK)

#define NOC_GICD_GICD_ISERRR4_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR4_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR4_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status6_SHIFT)) & NOC_GICD_GICD_ISERRR4_status6_MASK)

#define NOC_GICD_GICD_ISERRR4_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR4_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR4_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status7_SHIFT)) & NOC_GICD_GICD_ISERRR4_status7_MASK)

#define NOC_GICD_GICD_ISERRR4_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR4_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR4_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status8_SHIFT)) & NOC_GICD_GICD_ISERRR4_status8_MASK)

#define NOC_GICD_GICD_ISERRR4_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR4_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR4_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status9_SHIFT)) & NOC_GICD_GICD_ISERRR4_status9_MASK)

#define NOC_GICD_GICD_ISERRR4_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR4_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR4_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status10_SHIFT)) & NOC_GICD_GICD_ISERRR4_status10_MASK)

#define NOC_GICD_GICD_ISERRR4_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR4_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR4_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status11_SHIFT)) & NOC_GICD_GICD_ISERRR4_status11_MASK)

#define NOC_GICD_GICD_ISERRR4_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR4_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR4_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status12_SHIFT)) & NOC_GICD_GICD_ISERRR4_status12_MASK)

#define NOC_GICD_GICD_ISERRR4_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR4_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR4_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status13_SHIFT)) & NOC_GICD_GICD_ISERRR4_status13_MASK)

#define NOC_GICD_GICD_ISERRR4_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR4_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR4_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status14_SHIFT)) & NOC_GICD_GICD_ISERRR4_status14_MASK)

#define NOC_GICD_GICD_ISERRR4_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR4_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR4_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status15_SHIFT)) & NOC_GICD_GICD_ISERRR4_status15_MASK)

#define NOC_GICD_GICD_ISERRR4_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR4_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR4_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status16_SHIFT)) & NOC_GICD_GICD_ISERRR4_status16_MASK)

#define NOC_GICD_GICD_ISERRR4_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR4_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR4_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status17_SHIFT)) & NOC_GICD_GICD_ISERRR4_status17_MASK)

#define NOC_GICD_GICD_ISERRR4_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR4_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR4_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status18_SHIFT)) & NOC_GICD_GICD_ISERRR4_status18_MASK)

#define NOC_GICD_GICD_ISERRR4_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR4_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR4_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status19_SHIFT)) & NOC_GICD_GICD_ISERRR4_status19_MASK)

#define NOC_GICD_GICD_ISERRR4_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR4_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR4_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status20_SHIFT)) & NOC_GICD_GICD_ISERRR4_status20_MASK)

#define NOC_GICD_GICD_ISERRR4_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR4_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR4_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status21_SHIFT)) & NOC_GICD_GICD_ISERRR4_status21_MASK)

#define NOC_GICD_GICD_ISERRR4_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR4_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR4_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status22_SHIFT)) & NOC_GICD_GICD_ISERRR4_status22_MASK)

#define NOC_GICD_GICD_ISERRR4_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR4_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR4_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status23_SHIFT)) & NOC_GICD_GICD_ISERRR4_status23_MASK)

#define NOC_GICD_GICD_ISERRR4_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR4_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR4_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status24_SHIFT)) & NOC_GICD_GICD_ISERRR4_status24_MASK)

#define NOC_GICD_GICD_ISERRR4_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR4_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR4_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status25_SHIFT)) & NOC_GICD_GICD_ISERRR4_status25_MASK)

#define NOC_GICD_GICD_ISERRR4_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR4_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR4_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status26_SHIFT)) & NOC_GICD_GICD_ISERRR4_status26_MASK)

#define NOC_GICD_GICD_ISERRR4_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR4_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR4_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status27_SHIFT)) & NOC_GICD_GICD_ISERRR4_status27_MASK)

#define NOC_GICD_GICD_ISERRR4_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR4_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR4_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status28_SHIFT)) & NOC_GICD_GICD_ISERRR4_status28_MASK)

#define NOC_GICD_GICD_ISERRR4_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR4_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR4_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status29_SHIFT)) & NOC_GICD_GICD_ISERRR4_status29_MASK)

#define NOC_GICD_GICD_ISERRR4_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR4_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR4_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status30_SHIFT)) & NOC_GICD_GICD_ISERRR4_status30_MASK)

#define NOC_GICD_GICD_ISERRR4_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR4_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR4_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR4_status31_SHIFT)) & NOC_GICD_GICD_ISERRR4_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR5 - GICD_ISERRR5 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR5_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR5_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR5_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status0_SHIFT)) & NOC_GICD_GICD_ISERRR5_status0_MASK)

#define NOC_GICD_GICD_ISERRR5_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR5_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR5_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status1_SHIFT)) & NOC_GICD_GICD_ISERRR5_status1_MASK)

#define NOC_GICD_GICD_ISERRR5_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR5_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR5_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status2_SHIFT)) & NOC_GICD_GICD_ISERRR5_status2_MASK)

#define NOC_GICD_GICD_ISERRR5_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR5_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR5_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status3_SHIFT)) & NOC_GICD_GICD_ISERRR5_status3_MASK)

#define NOC_GICD_GICD_ISERRR5_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR5_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR5_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status4_SHIFT)) & NOC_GICD_GICD_ISERRR5_status4_MASK)

#define NOC_GICD_GICD_ISERRR5_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR5_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR5_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status5_SHIFT)) & NOC_GICD_GICD_ISERRR5_status5_MASK)

#define NOC_GICD_GICD_ISERRR5_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR5_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR5_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status6_SHIFT)) & NOC_GICD_GICD_ISERRR5_status6_MASK)

#define NOC_GICD_GICD_ISERRR5_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR5_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR5_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status7_SHIFT)) & NOC_GICD_GICD_ISERRR5_status7_MASK)

#define NOC_GICD_GICD_ISERRR5_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR5_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR5_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status8_SHIFT)) & NOC_GICD_GICD_ISERRR5_status8_MASK)

#define NOC_GICD_GICD_ISERRR5_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR5_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR5_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status9_SHIFT)) & NOC_GICD_GICD_ISERRR5_status9_MASK)

#define NOC_GICD_GICD_ISERRR5_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR5_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR5_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status10_SHIFT)) & NOC_GICD_GICD_ISERRR5_status10_MASK)

#define NOC_GICD_GICD_ISERRR5_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR5_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR5_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status11_SHIFT)) & NOC_GICD_GICD_ISERRR5_status11_MASK)

#define NOC_GICD_GICD_ISERRR5_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR5_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR5_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status12_SHIFT)) & NOC_GICD_GICD_ISERRR5_status12_MASK)

#define NOC_GICD_GICD_ISERRR5_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR5_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR5_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status13_SHIFT)) & NOC_GICD_GICD_ISERRR5_status13_MASK)

#define NOC_GICD_GICD_ISERRR5_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR5_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR5_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status14_SHIFT)) & NOC_GICD_GICD_ISERRR5_status14_MASK)

#define NOC_GICD_GICD_ISERRR5_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR5_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR5_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status15_SHIFT)) & NOC_GICD_GICD_ISERRR5_status15_MASK)

#define NOC_GICD_GICD_ISERRR5_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR5_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR5_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status16_SHIFT)) & NOC_GICD_GICD_ISERRR5_status16_MASK)

#define NOC_GICD_GICD_ISERRR5_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR5_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR5_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status17_SHIFT)) & NOC_GICD_GICD_ISERRR5_status17_MASK)

#define NOC_GICD_GICD_ISERRR5_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR5_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR5_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status18_SHIFT)) & NOC_GICD_GICD_ISERRR5_status18_MASK)

#define NOC_GICD_GICD_ISERRR5_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR5_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR5_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status19_SHIFT)) & NOC_GICD_GICD_ISERRR5_status19_MASK)

#define NOC_GICD_GICD_ISERRR5_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR5_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR5_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status20_SHIFT)) & NOC_GICD_GICD_ISERRR5_status20_MASK)

#define NOC_GICD_GICD_ISERRR5_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR5_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR5_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status21_SHIFT)) & NOC_GICD_GICD_ISERRR5_status21_MASK)

#define NOC_GICD_GICD_ISERRR5_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR5_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR5_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status22_SHIFT)) & NOC_GICD_GICD_ISERRR5_status22_MASK)

#define NOC_GICD_GICD_ISERRR5_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR5_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR5_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status23_SHIFT)) & NOC_GICD_GICD_ISERRR5_status23_MASK)

#define NOC_GICD_GICD_ISERRR5_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR5_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR5_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status24_SHIFT)) & NOC_GICD_GICD_ISERRR5_status24_MASK)

#define NOC_GICD_GICD_ISERRR5_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR5_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR5_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status25_SHIFT)) & NOC_GICD_GICD_ISERRR5_status25_MASK)

#define NOC_GICD_GICD_ISERRR5_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR5_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR5_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status26_SHIFT)) & NOC_GICD_GICD_ISERRR5_status26_MASK)

#define NOC_GICD_GICD_ISERRR5_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR5_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR5_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status27_SHIFT)) & NOC_GICD_GICD_ISERRR5_status27_MASK)

#define NOC_GICD_GICD_ISERRR5_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR5_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR5_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status28_SHIFT)) & NOC_GICD_GICD_ISERRR5_status28_MASK)

#define NOC_GICD_GICD_ISERRR5_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR5_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR5_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status29_SHIFT)) & NOC_GICD_GICD_ISERRR5_status29_MASK)

#define NOC_GICD_GICD_ISERRR5_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR5_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR5_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status30_SHIFT)) & NOC_GICD_GICD_ISERRR5_status30_MASK)

#define NOC_GICD_GICD_ISERRR5_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR5_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR5_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR5_status31_SHIFT)) & NOC_GICD_GICD_ISERRR5_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR6 - GICD_ISERRR6 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR6_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR6_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR6_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status0_SHIFT)) & NOC_GICD_GICD_ISERRR6_status0_MASK)

#define NOC_GICD_GICD_ISERRR6_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR6_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR6_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status1_SHIFT)) & NOC_GICD_GICD_ISERRR6_status1_MASK)

#define NOC_GICD_GICD_ISERRR6_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR6_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR6_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status2_SHIFT)) & NOC_GICD_GICD_ISERRR6_status2_MASK)

#define NOC_GICD_GICD_ISERRR6_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR6_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR6_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status3_SHIFT)) & NOC_GICD_GICD_ISERRR6_status3_MASK)

#define NOC_GICD_GICD_ISERRR6_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR6_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR6_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status4_SHIFT)) & NOC_GICD_GICD_ISERRR6_status4_MASK)

#define NOC_GICD_GICD_ISERRR6_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR6_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR6_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status5_SHIFT)) & NOC_GICD_GICD_ISERRR6_status5_MASK)

#define NOC_GICD_GICD_ISERRR6_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR6_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR6_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status6_SHIFT)) & NOC_GICD_GICD_ISERRR6_status6_MASK)

#define NOC_GICD_GICD_ISERRR6_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR6_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR6_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status7_SHIFT)) & NOC_GICD_GICD_ISERRR6_status7_MASK)

#define NOC_GICD_GICD_ISERRR6_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR6_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR6_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status8_SHIFT)) & NOC_GICD_GICD_ISERRR6_status8_MASK)

#define NOC_GICD_GICD_ISERRR6_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR6_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR6_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status9_SHIFT)) & NOC_GICD_GICD_ISERRR6_status9_MASK)

#define NOC_GICD_GICD_ISERRR6_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR6_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR6_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status10_SHIFT)) & NOC_GICD_GICD_ISERRR6_status10_MASK)

#define NOC_GICD_GICD_ISERRR6_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR6_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR6_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status11_SHIFT)) & NOC_GICD_GICD_ISERRR6_status11_MASK)

#define NOC_GICD_GICD_ISERRR6_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR6_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR6_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status12_SHIFT)) & NOC_GICD_GICD_ISERRR6_status12_MASK)

#define NOC_GICD_GICD_ISERRR6_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR6_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR6_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status13_SHIFT)) & NOC_GICD_GICD_ISERRR6_status13_MASK)

#define NOC_GICD_GICD_ISERRR6_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR6_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR6_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status14_SHIFT)) & NOC_GICD_GICD_ISERRR6_status14_MASK)

#define NOC_GICD_GICD_ISERRR6_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR6_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR6_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status15_SHIFT)) & NOC_GICD_GICD_ISERRR6_status15_MASK)

#define NOC_GICD_GICD_ISERRR6_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR6_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR6_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status16_SHIFT)) & NOC_GICD_GICD_ISERRR6_status16_MASK)

#define NOC_GICD_GICD_ISERRR6_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR6_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR6_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status17_SHIFT)) & NOC_GICD_GICD_ISERRR6_status17_MASK)

#define NOC_GICD_GICD_ISERRR6_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR6_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR6_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status18_SHIFT)) & NOC_GICD_GICD_ISERRR6_status18_MASK)

#define NOC_GICD_GICD_ISERRR6_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR6_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR6_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status19_SHIFT)) & NOC_GICD_GICD_ISERRR6_status19_MASK)

#define NOC_GICD_GICD_ISERRR6_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR6_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR6_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status20_SHIFT)) & NOC_GICD_GICD_ISERRR6_status20_MASK)

#define NOC_GICD_GICD_ISERRR6_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR6_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR6_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status21_SHIFT)) & NOC_GICD_GICD_ISERRR6_status21_MASK)

#define NOC_GICD_GICD_ISERRR6_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR6_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR6_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status22_SHIFT)) & NOC_GICD_GICD_ISERRR6_status22_MASK)

#define NOC_GICD_GICD_ISERRR6_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR6_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR6_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status23_SHIFT)) & NOC_GICD_GICD_ISERRR6_status23_MASK)

#define NOC_GICD_GICD_ISERRR6_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR6_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR6_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status24_SHIFT)) & NOC_GICD_GICD_ISERRR6_status24_MASK)

#define NOC_GICD_GICD_ISERRR6_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR6_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR6_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status25_SHIFT)) & NOC_GICD_GICD_ISERRR6_status25_MASK)

#define NOC_GICD_GICD_ISERRR6_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR6_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR6_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status26_SHIFT)) & NOC_GICD_GICD_ISERRR6_status26_MASK)

#define NOC_GICD_GICD_ISERRR6_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR6_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR6_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status27_SHIFT)) & NOC_GICD_GICD_ISERRR6_status27_MASK)

#define NOC_GICD_GICD_ISERRR6_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR6_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR6_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status28_SHIFT)) & NOC_GICD_GICD_ISERRR6_status28_MASK)

#define NOC_GICD_GICD_ISERRR6_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR6_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR6_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status29_SHIFT)) & NOC_GICD_GICD_ISERRR6_status29_MASK)

#define NOC_GICD_GICD_ISERRR6_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR6_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR6_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status30_SHIFT)) & NOC_GICD_GICD_ISERRR6_status30_MASK)

#define NOC_GICD_GICD_ISERRR6_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR6_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR6_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR6_status31_SHIFT)) & NOC_GICD_GICD_ISERRR6_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR7 - GICD_ISERRR7 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR7_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR7_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR7_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status0_SHIFT)) & NOC_GICD_GICD_ISERRR7_status0_MASK)

#define NOC_GICD_GICD_ISERRR7_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR7_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR7_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status1_SHIFT)) & NOC_GICD_GICD_ISERRR7_status1_MASK)

#define NOC_GICD_GICD_ISERRR7_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR7_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR7_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status2_SHIFT)) & NOC_GICD_GICD_ISERRR7_status2_MASK)

#define NOC_GICD_GICD_ISERRR7_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR7_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR7_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status3_SHIFT)) & NOC_GICD_GICD_ISERRR7_status3_MASK)

#define NOC_GICD_GICD_ISERRR7_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR7_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR7_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status4_SHIFT)) & NOC_GICD_GICD_ISERRR7_status4_MASK)

#define NOC_GICD_GICD_ISERRR7_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR7_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR7_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status5_SHIFT)) & NOC_GICD_GICD_ISERRR7_status5_MASK)

#define NOC_GICD_GICD_ISERRR7_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR7_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR7_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status6_SHIFT)) & NOC_GICD_GICD_ISERRR7_status6_MASK)

#define NOC_GICD_GICD_ISERRR7_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR7_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR7_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status7_SHIFT)) & NOC_GICD_GICD_ISERRR7_status7_MASK)

#define NOC_GICD_GICD_ISERRR7_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR7_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR7_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status8_SHIFT)) & NOC_GICD_GICD_ISERRR7_status8_MASK)

#define NOC_GICD_GICD_ISERRR7_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR7_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR7_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status9_SHIFT)) & NOC_GICD_GICD_ISERRR7_status9_MASK)

#define NOC_GICD_GICD_ISERRR7_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR7_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR7_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status10_SHIFT)) & NOC_GICD_GICD_ISERRR7_status10_MASK)

#define NOC_GICD_GICD_ISERRR7_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR7_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR7_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status11_SHIFT)) & NOC_GICD_GICD_ISERRR7_status11_MASK)

#define NOC_GICD_GICD_ISERRR7_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR7_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR7_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status12_SHIFT)) & NOC_GICD_GICD_ISERRR7_status12_MASK)

#define NOC_GICD_GICD_ISERRR7_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR7_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR7_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status13_SHIFT)) & NOC_GICD_GICD_ISERRR7_status13_MASK)

#define NOC_GICD_GICD_ISERRR7_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR7_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR7_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status14_SHIFT)) & NOC_GICD_GICD_ISERRR7_status14_MASK)

#define NOC_GICD_GICD_ISERRR7_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR7_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR7_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status15_SHIFT)) & NOC_GICD_GICD_ISERRR7_status15_MASK)

#define NOC_GICD_GICD_ISERRR7_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR7_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR7_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status16_SHIFT)) & NOC_GICD_GICD_ISERRR7_status16_MASK)

#define NOC_GICD_GICD_ISERRR7_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR7_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR7_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status17_SHIFT)) & NOC_GICD_GICD_ISERRR7_status17_MASK)

#define NOC_GICD_GICD_ISERRR7_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR7_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR7_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status18_SHIFT)) & NOC_GICD_GICD_ISERRR7_status18_MASK)

#define NOC_GICD_GICD_ISERRR7_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR7_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR7_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status19_SHIFT)) & NOC_GICD_GICD_ISERRR7_status19_MASK)

#define NOC_GICD_GICD_ISERRR7_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR7_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR7_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status20_SHIFT)) & NOC_GICD_GICD_ISERRR7_status20_MASK)

#define NOC_GICD_GICD_ISERRR7_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR7_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR7_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status21_SHIFT)) & NOC_GICD_GICD_ISERRR7_status21_MASK)

#define NOC_GICD_GICD_ISERRR7_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR7_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR7_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status22_SHIFT)) & NOC_GICD_GICD_ISERRR7_status22_MASK)

#define NOC_GICD_GICD_ISERRR7_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR7_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR7_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status23_SHIFT)) & NOC_GICD_GICD_ISERRR7_status23_MASK)

#define NOC_GICD_GICD_ISERRR7_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR7_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR7_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status24_SHIFT)) & NOC_GICD_GICD_ISERRR7_status24_MASK)

#define NOC_GICD_GICD_ISERRR7_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR7_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR7_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status25_SHIFT)) & NOC_GICD_GICD_ISERRR7_status25_MASK)

#define NOC_GICD_GICD_ISERRR7_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR7_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR7_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status26_SHIFT)) & NOC_GICD_GICD_ISERRR7_status26_MASK)

#define NOC_GICD_GICD_ISERRR7_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR7_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR7_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status27_SHIFT)) & NOC_GICD_GICD_ISERRR7_status27_MASK)

#define NOC_GICD_GICD_ISERRR7_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR7_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR7_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status28_SHIFT)) & NOC_GICD_GICD_ISERRR7_status28_MASK)

#define NOC_GICD_GICD_ISERRR7_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR7_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR7_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status29_SHIFT)) & NOC_GICD_GICD_ISERRR7_status29_MASK)

#define NOC_GICD_GICD_ISERRR7_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR7_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR7_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status30_SHIFT)) & NOC_GICD_GICD_ISERRR7_status30_MASK)

#define NOC_GICD_GICD_ISERRR7_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR7_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR7_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR7_status31_SHIFT)) & NOC_GICD_GICD_ISERRR7_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR8 - GICD_ISERRR8 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR8_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR8_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR8_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status0_SHIFT)) & NOC_GICD_GICD_ISERRR8_status0_MASK)

#define NOC_GICD_GICD_ISERRR8_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR8_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR8_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status1_SHIFT)) & NOC_GICD_GICD_ISERRR8_status1_MASK)

#define NOC_GICD_GICD_ISERRR8_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR8_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR8_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status2_SHIFT)) & NOC_GICD_GICD_ISERRR8_status2_MASK)

#define NOC_GICD_GICD_ISERRR8_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR8_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR8_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status3_SHIFT)) & NOC_GICD_GICD_ISERRR8_status3_MASK)

#define NOC_GICD_GICD_ISERRR8_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR8_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR8_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status4_SHIFT)) & NOC_GICD_GICD_ISERRR8_status4_MASK)

#define NOC_GICD_GICD_ISERRR8_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR8_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR8_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status5_SHIFT)) & NOC_GICD_GICD_ISERRR8_status5_MASK)

#define NOC_GICD_GICD_ISERRR8_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR8_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR8_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status6_SHIFT)) & NOC_GICD_GICD_ISERRR8_status6_MASK)

#define NOC_GICD_GICD_ISERRR8_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR8_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR8_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status7_SHIFT)) & NOC_GICD_GICD_ISERRR8_status7_MASK)

#define NOC_GICD_GICD_ISERRR8_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR8_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR8_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status8_SHIFT)) & NOC_GICD_GICD_ISERRR8_status8_MASK)

#define NOC_GICD_GICD_ISERRR8_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR8_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR8_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status9_SHIFT)) & NOC_GICD_GICD_ISERRR8_status9_MASK)

#define NOC_GICD_GICD_ISERRR8_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR8_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR8_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status10_SHIFT)) & NOC_GICD_GICD_ISERRR8_status10_MASK)

#define NOC_GICD_GICD_ISERRR8_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR8_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR8_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status11_SHIFT)) & NOC_GICD_GICD_ISERRR8_status11_MASK)

#define NOC_GICD_GICD_ISERRR8_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR8_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR8_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status12_SHIFT)) & NOC_GICD_GICD_ISERRR8_status12_MASK)

#define NOC_GICD_GICD_ISERRR8_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR8_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR8_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status13_SHIFT)) & NOC_GICD_GICD_ISERRR8_status13_MASK)

#define NOC_GICD_GICD_ISERRR8_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR8_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR8_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status14_SHIFT)) & NOC_GICD_GICD_ISERRR8_status14_MASK)

#define NOC_GICD_GICD_ISERRR8_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR8_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR8_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status15_SHIFT)) & NOC_GICD_GICD_ISERRR8_status15_MASK)

#define NOC_GICD_GICD_ISERRR8_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR8_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR8_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status16_SHIFT)) & NOC_GICD_GICD_ISERRR8_status16_MASK)

#define NOC_GICD_GICD_ISERRR8_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR8_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR8_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status17_SHIFT)) & NOC_GICD_GICD_ISERRR8_status17_MASK)

#define NOC_GICD_GICD_ISERRR8_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR8_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR8_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status18_SHIFT)) & NOC_GICD_GICD_ISERRR8_status18_MASK)

#define NOC_GICD_GICD_ISERRR8_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR8_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR8_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status19_SHIFT)) & NOC_GICD_GICD_ISERRR8_status19_MASK)

#define NOC_GICD_GICD_ISERRR8_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR8_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR8_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status20_SHIFT)) & NOC_GICD_GICD_ISERRR8_status20_MASK)

#define NOC_GICD_GICD_ISERRR8_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR8_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR8_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status21_SHIFT)) & NOC_GICD_GICD_ISERRR8_status21_MASK)

#define NOC_GICD_GICD_ISERRR8_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR8_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR8_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status22_SHIFT)) & NOC_GICD_GICD_ISERRR8_status22_MASK)

#define NOC_GICD_GICD_ISERRR8_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR8_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR8_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status23_SHIFT)) & NOC_GICD_GICD_ISERRR8_status23_MASK)

#define NOC_GICD_GICD_ISERRR8_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR8_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR8_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status24_SHIFT)) & NOC_GICD_GICD_ISERRR8_status24_MASK)

#define NOC_GICD_GICD_ISERRR8_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR8_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR8_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status25_SHIFT)) & NOC_GICD_GICD_ISERRR8_status25_MASK)

#define NOC_GICD_GICD_ISERRR8_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR8_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR8_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status26_SHIFT)) & NOC_GICD_GICD_ISERRR8_status26_MASK)

#define NOC_GICD_GICD_ISERRR8_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR8_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR8_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status27_SHIFT)) & NOC_GICD_GICD_ISERRR8_status27_MASK)

#define NOC_GICD_GICD_ISERRR8_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR8_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR8_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status28_SHIFT)) & NOC_GICD_GICD_ISERRR8_status28_MASK)

#define NOC_GICD_GICD_ISERRR8_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR8_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR8_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status29_SHIFT)) & NOC_GICD_GICD_ISERRR8_status29_MASK)

#define NOC_GICD_GICD_ISERRR8_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR8_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR8_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status30_SHIFT)) & NOC_GICD_GICD_ISERRR8_status30_MASK)

#define NOC_GICD_GICD_ISERRR8_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR8_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR8_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR8_status31_SHIFT)) & NOC_GICD_GICD_ISERRR8_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR9 - GICD_ISERRR9 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR9_status0_MASK       (0x1U)
#define NOC_GICD_GICD_ISERRR9_status0_SHIFT      (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR9_status0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status0_SHIFT)) & NOC_GICD_GICD_ISERRR9_status0_MASK)

#define NOC_GICD_GICD_ISERRR9_status1_MASK       (0x2U)
#define NOC_GICD_GICD_ISERRR9_status1_SHIFT      (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR9_status1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status1_SHIFT)) & NOC_GICD_GICD_ISERRR9_status1_MASK)

#define NOC_GICD_GICD_ISERRR9_status2_MASK       (0x4U)
#define NOC_GICD_GICD_ISERRR9_status2_SHIFT      (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR9_status2(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status2_SHIFT)) & NOC_GICD_GICD_ISERRR9_status2_MASK)

#define NOC_GICD_GICD_ISERRR9_status3_MASK       (0x8U)
#define NOC_GICD_GICD_ISERRR9_status3_SHIFT      (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR9_status3(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status3_SHIFT)) & NOC_GICD_GICD_ISERRR9_status3_MASK)

#define NOC_GICD_GICD_ISERRR9_status4_MASK       (0x10U)
#define NOC_GICD_GICD_ISERRR9_status4_SHIFT      (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR9_status4(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status4_SHIFT)) & NOC_GICD_GICD_ISERRR9_status4_MASK)

#define NOC_GICD_GICD_ISERRR9_status5_MASK       (0x20U)
#define NOC_GICD_GICD_ISERRR9_status5_SHIFT      (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR9_status5(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status5_SHIFT)) & NOC_GICD_GICD_ISERRR9_status5_MASK)

#define NOC_GICD_GICD_ISERRR9_status6_MASK       (0x40U)
#define NOC_GICD_GICD_ISERRR9_status6_SHIFT      (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR9_status6(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status6_SHIFT)) & NOC_GICD_GICD_ISERRR9_status6_MASK)

#define NOC_GICD_GICD_ISERRR9_status7_MASK       (0x80U)
#define NOC_GICD_GICD_ISERRR9_status7_SHIFT      (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR9_status7(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status7_SHIFT)) & NOC_GICD_GICD_ISERRR9_status7_MASK)

#define NOC_GICD_GICD_ISERRR9_status8_MASK       (0x100U)
#define NOC_GICD_GICD_ISERRR9_status8_SHIFT      (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR9_status8(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status8_SHIFT)) & NOC_GICD_GICD_ISERRR9_status8_MASK)

#define NOC_GICD_GICD_ISERRR9_status9_MASK       (0x200U)
#define NOC_GICD_GICD_ISERRR9_status9_SHIFT      (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR9_status9(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status9_SHIFT)) & NOC_GICD_GICD_ISERRR9_status9_MASK)

#define NOC_GICD_GICD_ISERRR9_status10_MASK      (0x400U)
#define NOC_GICD_GICD_ISERRR9_status10_SHIFT     (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR9_status10(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status10_SHIFT)) & NOC_GICD_GICD_ISERRR9_status10_MASK)

#define NOC_GICD_GICD_ISERRR9_status11_MASK      (0x800U)
#define NOC_GICD_GICD_ISERRR9_status11_SHIFT     (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR9_status11(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status11_SHIFT)) & NOC_GICD_GICD_ISERRR9_status11_MASK)

#define NOC_GICD_GICD_ISERRR9_status12_MASK      (0x1000U)
#define NOC_GICD_GICD_ISERRR9_status12_SHIFT     (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR9_status12(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status12_SHIFT)) & NOC_GICD_GICD_ISERRR9_status12_MASK)

#define NOC_GICD_GICD_ISERRR9_status13_MASK      (0x2000U)
#define NOC_GICD_GICD_ISERRR9_status13_SHIFT     (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR9_status13(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status13_SHIFT)) & NOC_GICD_GICD_ISERRR9_status13_MASK)

#define NOC_GICD_GICD_ISERRR9_status14_MASK      (0x4000U)
#define NOC_GICD_GICD_ISERRR9_status14_SHIFT     (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR9_status14(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status14_SHIFT)) & NOC_GICD_GICD_ISERRR9_status14_MASK)

#define NOC_GICD_GICD_ISERRR9_status15_MASK      (0x8000U)
#define NOC_GICD_GICD_ISERRR9_status15_SHIFT     (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR9_status15(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status15_SHIFT)) & NOC_GICD_GICD_ISERRR9_status15_MASK)

#define NOC_GICD_GICD_ISERRR9_status16_MASK      (0x10000U)
#define NOC_GICD_GICD_ISERRR9_status16_SHIFT     (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR9_status16(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status16_SHIFT)) & NOC_GICD_GICD_ISERRR9_status16_MASK)

#define NOC_GICD_GICD_ISERRR9_status17_MASK      (0x20000U)
#define NOC_GICD_GICD_ISERRR9_status17_SHIFT     (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR9_status17(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status17_SHIFT)) & NOC_GICD_GICD_ISERRR9_status17_MASK)

#define NOC_GICD_GICD_ISERRR9_status18_MASK      (0x40000U)
#define NOC_GICD_GICD_ISERRR9_status18_SHIFT     (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR9_status18(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status18_SHIFT)) & NOC_GICD_GICD_ISERRR9_status18_MASK)

#define NOC_GICD_GICD_ISERRR9_status19_MASK      (0x80000U)
#define NOC_GICD_GICD_ISERRR9_status19_SHIFT     (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR9_status19(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status19_SHIFT)) & NOC_GICD_GICD_ISERRR9_status19_MASK)

#define NOC_GICD_GICD_ISERRR9_status20_MASK      (0x100000U)
#define NOC_GICD_GICD_ISERRR9_status20_SHIFT     (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR9_status20(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status20_SHIFT)) & NOC_GICD_GICD_ISERRR9_status20_MASK)

#define NOC_GICD_GICD_ISERRR9_status21_MASK      (0x200000U)
#define NOC_GICD_GICD_ISERRR9_status21_SHIFT     (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR9_status21(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status21_SHIFT)) & NOC_GICD_GICD_ISERRR9_status21_MASK)

#define NOC_GICD_GICD_ISERRR9_status22_MASK      (0x400000U)
#define NOC_GICD_GICD_ISERRR9_status22_SHIFT     (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR9_status22(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status22_SHIFT)) & NOC_GICD_GICD_ISERRR9_status22_MASK)

#define NOC_GICD_GICD_ISERRR9_status23_MASK      (0x800000U)
#define NOC_GICD_GICD_ISERRR9_status23_SHIFT     (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR9_status23(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status23_SHIFT)) & NOC_GICD_GICD_ISERRR9_status23_MASK)

#define NOC_GICD_GICD_ISERRR9_status24_MASK      (0x1000000U)
#define NOC_GICD_GICD_ISERRR9_status24_SHIFT     (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR9_status24(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status24_SHIFT)) & NOC_GICD_GICD_ISERRR9_status24_MASK)

#define NOC_GICD_GICD_ISERRR9_status25_MASK      (0x2000000U)
#define NOC_GICD_GICD_ISERRR9_status25_SHIFT     (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR9_status25(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status25_SHIFT)) & NOC_GICD_GICD_ISERRR9_status25_MASK)

#define NOC_GICD_GICD_ISERRR9_status26_MASK      (0x4000000U)
#define NOC_GICD_GICD_ISERRR9_status26_SHIFT     (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR9_status26(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status26_SHIFT)) & NOC_GICD_GICD_ISERRR9_status26_MASK)

#define NOC_GICD_GICD_ISERRR9_status27_MASK      (0x8000000U)
#define NOC_GICD_GICD_ISERRR9_status27_SHIFT     (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR9_status27(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status27_SHIFT)) & NOC_GICD_GICD_ISERRR9_status27_MASK)

#define NOC_GICD_GICD_ISERRR9_status28_MASK      (0x10000000U)
#define NOC_GICD_GICD_ISERRR9_status28_SHIFT     (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR9_status28(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status28_SHIFT)) & NOC_GICD_GICD_ISERRR9_status28_MASK)

#define NOC_GICD_GICD_ISERRR9_status29_MASK      (0x20000000U)
#define NOC_GICD_GICD_ISERRR9_status29_SHIFT     (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR9_status29(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status29_SHIFT)) & NOC_GICD_GICD_ISERRR9_status29_MASK)

#define NOC_GICD_GICD_ISERRR9_status30_MASK      (0x40000000U)
#define NOC_GICD_GICD_ISERRR9_status30_SHIFT     (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR9_status30(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status30_SHIFT)) & NOC_GICD_GICD_ISERRR9_status30_MASK)

#define NOC_GICD_GICD_ISERRR9_status31_MASK      (0x80000000U)
#define NOC_GICD_GICD_ISERRR9_status31_SHIFT     (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR9_status31(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR9_status31_SHIFT)) & NOC_GICD_GICD_ISERRR9_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR10 - GICD_ISERRR10 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR10_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ISERRR10_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR10_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status0_SHIFT)) & NOC_GICD_GICD_ISERRR10_status0_MASK)

#define NOC_GICD_GICD_ISERRR10_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ISERRR10_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR10_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status1_SHIFT)) & NOC_GICD_GICD_ISERRR10_status1_MASK)

#define NOC_GICD_GICD_ISERRR10_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ISERRR10_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR10_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status2_SHIFT)) & NOC_GICD_GICD_ISERRR10_status2_MASK)

#define NOC_GICD_GICD_ISERRR10_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ISERRR10_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR10_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status3_SHIFT)) & NOC_GICD_GICD_ISERRR10_status3_MASK)

#define NOC_GICD_GICD_ISERRR10_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ISERRR10_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR10_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status4_SHIFT)) & NOC_GICD_GICD_ISERRR10_status4_MASK)

#define NOC_GICD_GICD_ISERRR10_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ISERRR10_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR10_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status5_SHIFT)) & NOC_GICD_GICD_ISERRR10_status5_MASK)

#define NOC_GICD_GICD_ISERRR10_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ISERRR10_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR10_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status6_SHIFT)) & NOC_GICD_GICD_ISERRR10_status6_MASK)

#define NOC_GICD_GICD_ISERRR10_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ISERRR10_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR10_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status7_SHIFT)) & NOC_GICD_GICD_ISERRR10_status7_MASK)

#define NOC_GICD_GICD_ISERRR10_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ISERRR10_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR10_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status8_SHIFT)) & NOC_GICD_GICD_ISERRR10_status8_MASK)

#define NOC_GICD_GICD_ISERRR10_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ISERRR10_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR10_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status9_SHIFT)) & NOC_GICD_GICD_ISERRR10_status9_MASK)

#define NOC_GICD_GICD_ISERRR10_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ISERRR10_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR10_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status10_SHIFT)) & NOC_GICD_GICD_ISERRR10_status10_MASK)

#define NOC_GICD_GICD_ISERRR10_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ISERRR10_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR10_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status11_SHIFT)) & NOC_GICD_GICD_ISERRR10_status11_MASK)

#define NOC_GICD_GICD_ISERRR10_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ISERRR10_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR10_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status12_SHIFT)) & NOC_GICD_GICD_ISERRR10_status12_MASK)

#define NOC_GICD_GICD_ISERRR10_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ISERRR10_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR10_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status13_SHIFT)) & NOC_GICD_GICD_ISERRR10_status13_MASK)

#define NOC_GICD_GICD_ISERRR10_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ISERRR10_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR10_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status14_SHIFT)) & NOC_GICD_GICD_ISERRR10_status14_MASK)

#define NOC_GICD_GICD_ISERRR10_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ISERRR10_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR10_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status15_SHIFT)) & NOC_GICD_GICD_ISERRR10_status15_MASK)

#define NOC_GICD_GICD_ISERRR10_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ISERRR10_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR10_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status16_SHIFT)) & NOC_GICD_GICD_ISERRR10_status16_MASK)

#define NOC_GICD_GICD_ISERRR10_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ISERRR10_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR10_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status17_SHIFT)) & NOC_GICD_GICD_ISERRR10_status17_MASK)

#define NOC_GICD_GICD_ISERRR10_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ISERRR10_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR10_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status18_SHIFT)) & NOC_GICD_GICD_ISERRR10_status18_MASK)

#define NOC_GICD_GICD_ISERRR10_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ISERRR10_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR10_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status19_SHIFT)) & NOC_GICD_GICD_ISERRR10_status19_MASK)

#define NOC_GICD_GICD_ISERRR10_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ISERRR10_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR10_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status20_SHIFT)) & NOC_GICD_GICD_ISERRR10_status20_MASK)

#define NOC_GICD_GICD_ISERRR10_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ISERRR10_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR10_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status21_SHIFT)) & NOC_GICD_GICD_ISERRR10_status21_MASK)

#define NOC_GICD_GICD_ISERRR10_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ISERRR10_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR10_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status22_SHIFT)) & NOC_GICD_GICD_ISERRR10_status22_MASK)

#define NOC_GICD_GICD_ISERRR10_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ISERRR10_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR10_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status23_SHIFT)) & NOC_GICD_GICD_ISERRR10_status23_MASK)

#define NOC_GICD_GICD_ISERRR10_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ISERRR10_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR10_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status24_SHIFT)) & NOC_GICD_GICD_ISERRR10_status24_MASK)

#define NOC_GICD_GICD_ISERRR10_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ISERRR10_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR10_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status25_SHIFT)) & NOC_GICD_GICD_ISERRR10_status25_MASK)

#define NOC_GICD_GICD_ISERRR10_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ISERRR10_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR10_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status26_SHIFT)) & NOC_GICD_GICD_ISERRR10_status26_MASK)

#define NOC_GICD_GICD_ISERRR10_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ISERRR10_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR10_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status27_SHIFT)) & NOC_GICD_GICD_ISERRR10_status27_MASK)

#define NOC_GICD_GICD_ISERRR10_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ISERRR10_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR10_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status28_SHIFT)) & NOC_GICD_GICD_ISERRR10_status28_MASK)

#define NOC_GICD_GICD_ISERRR10_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ISERRR10_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR10_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status29_SHIFT)) & NOC_GICD_GICD_ISERRR10_status29_MASK)

#define NOC_GICD_GICD_ISERRR10_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ISERRR10_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR10_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status30_SHIFT)) & NOC_GICD_GICD_ISERRR10_status30_MASK)

#define NOC_GICD_GICD_ISERRR10_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ISERRR10_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR10_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR10_status31_SHIFT)) & NOC_GICD_GICD_ISERRR10_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR11 - GICD_ISERRR11 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR11_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ISERRR11_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR11_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status0_SHIFT)) & NOC_GICD_GICD_ISERRR11_status0_MASK)

#define NOC_GICD_GICD_ISERRR11_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ISERRR11_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR11_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status1_SHIFT)) & NOC_GICD_GICD_ISERRR11_status1_MASK)

#define NOC_GICD_GICD_ISERRR11_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ISERRR11_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR11_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status2_SHIFT)) & NOC_GICD_GICD_ISERRR11_status2_MASK)

#define NOC_GICD_GICD_ISERRR11_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ISERRR11_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR11_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status3_SHIFT)) & NOC_GICD_GICD_ISERRR11_status3_MASK)

#define NOC_GICD_GICD_ISERRR11_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ISERRR11_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR11_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status4_SHIFT)) & NOC_GICD_GICD_ISERRR11_status4_MASK)

#define NOC_GICD_GICD_ISERRR11_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ISERRR11_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR11_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status5_SHIFT)) & NOC_GICD_GICD_ISERRR11_status5_MASK)

#define NOC_GICD_GICD_ISERRR11_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ISERRR11_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR11_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status6_SHIFT)) & NOC_GICD_GICD_ISERRR11_status6_MASK)

#define NOC_GICD_GICD_ISERRR11_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ISERRR11_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR11_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status7_SHIFT)) & NOC_GICD_GICD_ISERRR11_status7_MASK)

#define NOC_GICD_GICD_ISERRR11_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ISERRR11_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR11_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status8_SHIFT)) & NOC_GICD_GICD_ISERRR11_status8_MASK)

#define NOC_GICD_GICD_ISERRR11_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ISERRR11_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR11_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status9_SHIFT)) & NOC_GICD_GICD_ISERRR11_status9_MASK)

#define NOC_GICD_GICD_ISERRR11_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ISERRR11_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR11_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status10_SHIFT)) & NOC_GICD_GICD_ISERRR11_status10_MASK)

#define NOC_GICD_GICD_ISERRR11_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ISERRR11_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR11_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status11_SHIFT)) & NOC_GICD_GICD_ISERRR11_status11_MASK)

#define NOC_GICD_GICD_ISERRR11_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ISERRR11_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR11_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status12_SHIFT)) & NOC_GICD_GICD_ISERRR11_status12_MASK)

#define NOC_GICD_GICD_ISERRR11_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ISERRR11_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR11_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status13_SHIFT)) & NOC_GICD_GICD_ISERRR11_status13_MASK)

#define NOC_GICD_GICD_ISERRR11_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ISERRR11_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR11_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status14_SHIFT)) & NOC_GICD_GICD_ISERRR11_status14_MASK)

#define NOC_GICD_GICD_ISERRR11_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ISERRR11_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR11_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status15_SHIFT)) & NOC_GICD_GICD_ISERRR11_status15_MASK)

#define NOC_GICD_GICD_ISERRR11_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ISERRR11_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR11_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status16_SHIFT)) & NOC_GICD_GICD_ISERRR11_status16_MASK)

#define NOC_GICD_GICD_ISERRR11_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ISERRR11_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR11_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status17_SHIFT)) & NOC_GICD_GICD_ISERRR11_status17_MASK)

#define NOC_GICD_GICD_ISERRR11_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ISERRR11_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR11_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status18_SHIFT)) & NOC_GICD_GICD_ISERRR11_status18_MASK)

#define NOC_GICD_GICD_ISERRR11_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ISERRR11_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR11_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status19_SHIFT)) & NOC_GICD_GICD_ISERRR11_status19_MASK)

#define NOC_GICD_GICD_ISERRR11_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ISERRR11_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR11_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status20_SHIFT)) & NOC_GICD_GICD_ISERRR11_status20_MASK)

#define NOC_GICD_GICD_ISERRR11_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ISERRR11_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR11_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status21_SHIFT)) & NOC_GICD_GICD_ISERRR11_status21_MASK)

#define NOC_GICD_GICD_ISERRR11_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ISERRR11_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR11_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status22_SHIFT)) & NOC_GICD_GICD_ISERRR11_status22_MASK)

#define NOC_GICD_GICD_ISERRR11_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ISERRR11_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR11_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status23_SHIFT)) & NOC_GICD_GICD_ISERRR11_status23_MASK)

#define NOC_GICD_GICD_ISERRR11_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ISERRR11_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR11_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status24_SHIFT)) & NOC_GICD_GICD_ISERRR11_status24_MASK)

#define NOC_GICD_GICD_ISERRR11_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ISERRR11_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR11_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status25_SHIFT)) & NOC_GICD_GICD_ISERRR11_status25_MASK)

#define NOC_GICD_GICD_ISERRR11_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ISERRR11_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR11_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status26_SHIFT)) & NOC_GICD_GICD_ISERRR11_status26_MASK)

#define NOC_GICD_GICD_ISERRR11_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ISERRR11_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR11_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status27_SHIFT)) & NOC_GICD_GICD_ISERRR11_status27_MASK)

#define NOC_GICD_GICD_ISERRR11_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ISERRR11_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR11_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status28_SHIFT)) & NOC_GICD_GICD_ISERRR11_status28_MASK)

#define NOC_GICD_GICD_ISERRR11_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ISERRR11_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR11_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status29_SHIFT)) & NOC_GICD_GICD_ISERRR11_status29_MASK)

#define NOC_GICD_GICD_ISERRR11_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ISERRR11_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR11_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status30_SHIFT)) & NOC_GICD_GICD_ISERRR11_status30_MASK)

#define NOC_GICD_GICD_ISERRR11_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ISERRR11_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR11_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR11_status31_SHIFT)) & NOC_GICD_GICD_ISERRR11_status31_MASK)
/*! @} */

/*! @name GICD_ISERRR12 - GICD_ISERRR12 */
/*! @{ */

#define NOC_GICD_GICD_ISERRR12_status0_MASK      (0x1U)
#define NOC_GICD_GICD_ISERRR12_status0_SHIFT     (0U)
/*! status0 - status0 */
#define NOC_GICD_GICD_ISERRR12_status0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status0_SHIFT)) & NOC_GICD_GICD_ISERRR12_status0_MASK)

#define NOC_GICD_GICD_ISERRR12_status1_MASK      (0x2U)
#define NOC_GICD_GICD_ISERRR12_status1_SHIFT     (1U)
/*! status1 - status1 */
#define NOC_GICD_GICD_ISERRR12_status1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status1_SHIFT)) & NOC_GICD_GICD_ISERRR12_status1_MASK)

#define NOC_GICD_GICD_ISERRR12_status2_MASK      (0x4U)
#define NOC_GICD_GICD_ISERRR12_status2_SHIFT     (2U)
/*! status2 - status2 */
#define NOC_GICD_GICD_ISERRR12_status2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status2_SHIFT)) & NOC_GICD_GICD_ISERRR12_status2_MASK)

#define NOC_GICD_GICD_ISERRR12_status3_MASK      (0x8U)
#define NOC_GICD_GICD_ISERRR12_status3_SHIFT     (3U)
/*! status3 - status3 */
#define NOC_GICD_GICD_ISERRR12_status3(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status3_SHIFT)) & NOC_GICD_GICD_ISERRR12_status3_MASK)

#define NOC_GICD_GICD_ISERRR12_status4_MASK      (0x10U)
#define NOC_GICD_GICD_ISERRR12_status4_SHIFT     (4U)
/*! status4 - status4 */
#define NOC_GICD_GICD_ISERRR12_status4(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status4_SHIFT)) & NOC_GICD_GICD_ISERRR12_status4_MASK)

#define NOC_GICD_GICD_ISERRR12_status5_MASK      (0x20U)
#define NOC_GICD_GICD_ISERRR12_status5_SHIFT     (5U)
/*! status5 - status5 */
#define NOC_GICD_GICD_ISERRR12_status5(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status5_SHIFT)) & NOC_GICD_GICD_ISERRR12_status5_MASK)

#define NOC_GICD_GICD_ISERRR12_status6_MASK      (0x40U)
#define NOC_GICD_GICD_ISERRR12_status6_SHIFT     (6U)
/*! status6 - status6 */
#define NOC_GICD_GICD_ISERRR12_status6(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status6_SHIFT)) & NOC_GICD_GICD_ISERRR12_status6_MASK)

#define NOC_GICD_GICD_ISERRR12_status7_MASK      (0x80U)
#define NOC_GICD_GICD_ISERRR12_status7_SHIFT     (7U)
/*! status7 - status7 */
#define NOC_GICD_GICD_ISERRR12_status7(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status7_SHIFT)) & NOC_GICD_GICD_ISERRR12_status7_MASK)

#define NOC_GICD_GICD_ISERRR12_status8_MASK      (0x100U)
#define NOC_GICD_GICD_ISERRR12_status8_SHIFT     (8U)
/*! status8 - status8 */
#define NOC_GICD_GICD_ISERRR12_status8(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status8_SHIFT)) & NOC_GICD_GICD_ISERRR12_status8_MASK)

#define NOC_GICD_GICD_ISERRR12_status9_MASK      (0x200U)
#define NOC_GICD_GICD_ISERRR12_status9_SHIFT     (9U)
/*! status9 - status9 */
#define NOC_GICD_GICD_ISERRR12_status9(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status9_SHIFT)) & NOC_GICD_GICD_ISERRR12_status9_MASK)

#define NOC_GICD_GICD_ISERRR12_status10_MASK     (0x400U)
#define NOC_GICD_GICD_ISERRR12_status10_SHIFT    (10U)
/*! status10 - status10 */
#define NOC_GICD_GICD_ISERRR12_status10(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status10_SHIFT)) & NOC_GICD_GICD_ISERRR12_status10_MASK)

#define NOC_GICD_GICD_ISERRR12_status11_MASK     (0x800U)
#define NOC_GICD_GICD_ISERRR12_status11_SHIFT    (11U)
/*! status11 - status11 */
#define NOC_GICD_GICD_ISERRR12_status11(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status11_SHIFT)) & NOC_GICD_GICD_ISERRR12_status11_MASK)

#define NOC_GICD_GICD_ISERRR12_status12_MASK     (0x1000U)
#define NOC_GICD_GICD_ISERRR12_status12_SHIFT    (12U)
/*! status12 - status12 */
#define NOC_GICD_GICD_ISERRR12_status12(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status12_SHIFT)) & NOC_GICD_GICD_ISERRR12_status12_MASK)

#define NOC_GICD_GICD_ISERRR12_status13_MASK     (0x2000U)
#define NOC_GICD_GICD_ISERRR12_status13_SHIFT    (13U)
/*! status13 - status13 */
#define NOC_GICD_GICD_ISERRR12_status13(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status13_SHIFT)) & NOC_GICD_GICD_ISERRR12_status13_MASK)

#define NOC_GICD_GICD_ISERRR12_status14_MASK     (0x4000U)
#define NOC_GICD_GICD_ISERRR12_status14_SHIFT    (14U)
/*! status14 - status14 */
#define NOC_GICD_GICD_ISERRR12_status14(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status14_SHIFT)) & NOC_GICD_GICD_ISERRR12_status14_MASK)

#define NOC_GICD_GICD_ISERRR12_status15_MASK     (0x8000U)
#define NOC_GICD_GICD_ISERRR12_status15_SHIFT    (15U)
/*! status15 - status15 */
#define NOC_GICD_GICD_ISERRR12_status15(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status15_SHIFT)) & NOC_GICD_GICD_ISERRR12_status15_MASK)

#define NOC_GICD_GICD_ISERRR12_status16_MASK     (0x10000U)
#define NOC_GICD_GICD_ISERRR12_status16_SHIFT    (16U)
/*! status16 - status16 */
#define NOC_GICD_GICD_ISERRR12_status16(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status16_SHIFT)) & NOC_GICD_GICD_ISERRR12_status16_MASK)

#define NOC_GICD_GICD_ISERRR12_status17_MASK     (0x20000U)
#define NOC_GICD_GICD_ISERRR12_status17_SHIFT    (17U)
/*! status17 - status17 */
#define NOC_GICD_GICD_ISERRR12_status17(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status17_SHIFT)) & NOC_GICD_GICD_ISERRR12_status17_MASK)

#define NOC_GICD_GICD_ISERRR12_status18_MASK     (0x40000U)
#define NOC_GICD_GICD_ISERRR12_status18_SHIFT    (18U)
/*! status18 - status18 */
#define NOC_GICD_GICD_ISERRR12_status18(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status18_SHIFT)) & NOC_GICD_GICD_ISERRR12_status18_MASK)

#define NOC_GICD_GICD_ISERRR12_status19_MASK     (0x80000U)
#define NOC_GICD_GICD_ISERRR12_status19_SHIFT    (19U)
/*! status19 - status19 */
#define NOC_GICD_GICD_ISERRR12_status19(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status19_SHIFT)) & NOC_GICD_GICD_ISERRR12_status19_MASK)

#define NOC_GICD_GICD_ISERRR12_status20_MASK     (0x100000U)
#define NOC_GICD_GICD_ISERRR12_status20_SHIFT    (20U)
/*! status20 - status20 */
#define NOC_GICD_GICD_ISERRR12_status20(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status20_SHIFT)) & NOC_GICD_GICD_ISERRR12_status20_MASK)

#define NOC_GICD_GICD_ISERRR12_status21_MASK     (0x200000U)
#define NOC_GICD_GICD_ISERRR12_status21_SHIFT    (21U)
/*! status21 - status21 */
#define NOC_GICD_GICD_ISERRR12_status21(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status21_SHIFT)) & NOC_GICD_GICD_ISERRR12_status21_MASK)

#define NOC_GICD_GICD_ISERRR12_status22_MASK     (0x400000U)
#define NOC_GICD_GICD_ISERRR12_status22_SHIFT    (22U)
/*! status22 - status22 */
#define NOC_GICD_GICD_ISERRR12_status22(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status22_SHIFT)) & NOC_GICD_GICD_ISERRR12_status22_MASK)

#define NOC_GICD_GICD_ISERRR12_status23_MASK     (0x800000U)
#define NOC_GICD_GICD_ISERRR12_status23_SHIFT    (23U)
/*! status23 - status23 */
#define NOC_GICD_GICD_ISERRR12_status23(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status23_SHIFT)) & NOC_GICD_GICD_ISERRR12_status23_MASK)

#define NOC_GICD_GICD_ISERRR12_status24_MASK     (0x1000000U)
#define NOC_GICD_GICD_ISERRR12_status24_SHIFT    (24U)
/*! status24 - status24 */
#define NOC_GICD_GICD_ISERRR12_status24(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status24_SHIFT)) & NOC_GICD_GICD_ISERRR12_status24_MASK)

#define NOC_GICD_GICD_ISERRR12_status25_MASK     (0x2000000U)
#define NOC_GICD_GICD_ISERRR12_status25_SHIFT    (25U)
/*! status25 - status25 */
#define NOC_GICD_GICD_ISERRR12_status25(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status25_SHIFT)) & NOC_GICD_GICD_ISERRR12_status25_MASK)

#define NOC_GICD_GICD_ISERRR12_status26_MASK     (0x4000000U)
#define NOC_GICD_GICD_ISERRR12_status26_SHIFT    (26U)
/*! status26 - status26 */
#define NOC_GICD_GICD_ISERRR12_status26(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status26_SHIFT)) & NOC_GICD_GICD_ISERRR12_status26_MASK)

#define NOC_GICD_GICD_ISERRR12_status27_MASK     (0x8000000U)
#define NOC_GICD_GICD_ISERRR12_status27_SHIFT    (27U)
/*! status27 - status27 */
#define NOC_GICD_GICD_ISERRR12_status27(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status27_SHIFT)) & NOC_GICD_GICD_ISERRR12_status27_MASK)

#define NOC_GICD_GICD_ISERRR12_status28_MASK     (0x10000000U)
#define NOC_GICD_GICD_ISERRR12_status28_SHIFT    (28U)
/*! status28 - status28 */
#define NOC_GICD_GICD_ISERRR12_status28(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status28_SHIFT)) & NOC_GICD_GICD_ISERRR12_status28_MASK)

#define NOC_GICD_GICD_ISERRR12_status29_MASK     (0x20000000U)
#define NOC_GICD_GICD_ISERRR12_status29_SHIFT    (29U)
/*! status29 - status29 */
#define NOC_GICD_GICD_ISERRR12_status29(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status29_SHIFT)) & NOC_GICD_GICD_ISERRR12_status29_MASK)

#define NOC_GICD_GICD_ISERRR12_status30_MASK     (0x40000000U)
#define NOC_GICD_GICD_ISERRR12_status30_SHIFT    (30U)
/*! status30 - status30 */
#define NOC_GICD_GICD_ISERRR12_status30(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status30_SHIFT)) & NOC_GICD_GICD_ISERRR12_status30_MASK)

#define NOC_GICD_GICD_ISERRR12_status31_MASK     (0x80000000U)
#define NOC_GICD_GICD_ISERRR12_status31_SHIFT    (31U)
/*! status31 - status31 */
#define NOC_GICD_GICD_ISERRR12_status31(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_ISERRR12_status31_SHIFT)) & NOC_GICD_GICD_ISERRR12_status31_MASK)
/*! @} */

/*! @name GICD_CFGID - GICD_CFGID */
/*! @{ */

#define NOC_GICD_GICD_CFGID_SocketOnline_MASK    (0x1U)
#define NOC_GICD_GICD_CFGID_SocketOnline_SHIFT   (0U)
/*! SocketOnline - SocketOnline */
#define NOC_GICD_GICD_CFGID_SocketOnline(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_SocketOnline_SHIFT)) & NOC_GICD_GICD_CFGID_SocketOnline_MASK)

#define NOC_GICD_GICD_CFGID_RESERVED0_MASK       (0xEU)
#define NOC_GICD_GICD_CFGID_RESERVED0_SHIFT      (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CFGID_RESERVED0(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_RESERVED0_SHIFT)) & NOC_GICD_GICD_CFGID_RESERVED0_MASK)

#define NOC_GICD_GICD_CFGID_SocketNumber_MASK    (0xF0U)
#define NOC_GICD_GICD_CFGID_SocketNumber_SHIFT   (4U)
/*! SocketNumber - SocketNumber */
#define NOC_GICD_GICD_CFGID_SocketNumber(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_SocketNumber_SHIFT)) & NOC_GICD_GICD_CFGID_SocketNumber_MASK)

#define NOC_GICD_GICD_CFGID_ITSCount_MASK        (0xF00U)
#define NOC_GICD_GICD_CFGID_ITSCount_SHIFT       (8U)
/*! ITSCount - ITSCount */
#define NOC_GICD_GICD_CFGID_ITSCount(x)          (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_ITSCount_SHIFT)) & NOC_GICD_GICD_CFGID_ITSCount_MASK)

#define NOC_GICD_GICD_CFGID_LPISupport_MASK      (0x1000U)
#define NOC_GICD_GICD_CFGID_LPISupport_SHIFT     (12U)
/*! LPISupport - LPISupport */
#define NOC_GICD_GICD_CFGID_LPISupport(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_LPISupport_SHIFT)) & NOC_GICD_GICD_CFGID_LPISupport_MASK)

#define NOC_GICD_GICD_CFGID_v41Support_MASK      (0x2000U)
#define NOC_GICD_GICD_CFGID_v41Support_SHIFT     (13U)
/*! v41Support - v41Support */
#define NOC_GICD_GICD_CFGID_v41Support(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_v41Support_SHIFT)) & NOC_GICD_GICD_CFGID_v41Support_MASK)

#define NOC_GICD_GICD_CFGID_ChipAffinityLevel_MASK (0x4000U)
#define NOC_GICD_GICD_CFGID_ChipAffinityLevel_SHIFT (14U)
/*! ChipAffinityLevel - ChipAffinityLevel */
#define NOC_GICD_GICD_CFGID_ChipAffinityLevel(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_ChipAffinityLevel_SHIFT)) & NOC_GICD_GICD_CFGID_ChipAffinityLevel_MASK)

#define NOC_GICD_GICD_CFGID_SPIGroups_MASK       (0x1F8000U)
#define NOC_GICD_GICD_CFGID_SPIGroups_SHIFT      (15U)
/*! SPIGroups - SPIGroups */
#define NOC_GICD_GICD_CFGID_SPIGroups(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_SPIGroups_SHIFT)) & NOC_GICD_GICD_CFGID_SPIGroups_MASK)

#define NOC_GICD_GICD_CFGID_LocalChipAddressing_MASK (0x200000U)
#define NOC_GICD_GICD_CFGID_LocalChipAddressing_SHIFT (21U)
/*! LocalChipAddressing - LocalChipAddressing */
#define NOC_GICD_GICD_CFGID_LocalChipAddressing(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_LocalChipAddressing_SHIFT)) & NOC_GICD_GICD_CFGID_LocalChipAddressing_MASK)

#define NOC_GICD_GICD_CFGID_RESERVED1_MASK       (0xC00000U)
#define NOC_GICD_GICD_CFGID_RESERVED1_SHIFT      (22U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_CFGID_RESERVED1(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_RESERVED1_SHIFT)) & NOC_GICD_GICD_CFGID_RESERVED1_MASK)

#define NOC_GICD_GICD_CFGID_RDCollapseSupport_MASK (0x1000000U)
#define NOC_GICD_GICD_CFGID_RDCollapseSupport_SHIFT (24U)
/*! RDCollapseSupport - RDCollapseSupport */
#define NOC_GICD_GICD_CFGID_RDCollapseSupport(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_RDCollapseSupport_SHIFT)) & NOC_GICD_GICD_CFGID_RDCollapseSupport_MASK)

#define NOC_GICD_GICD_CFGID_ExtendedITSSupport_MASK (0x2000000U)
#define NOC_GICD_GICD_CFGID_ExtendedITSSupport_SHIFT (25U)
/*! ExtendedITSSupport - ExtendedITSSupport */
#define NOC_GICD_GICD_CFGID_ExtendedITSSupport(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_ExtendedITSSupport_SHIFT)) & NOC_GICD_GICD_CFGID_ExtendedITSSupport_MASK)

#define NOC_GICD_GICD_CFGID_RESERVED2_MASK       (0xC000000U)
#define NOC_GICD_GICD_CFGID_RESERVED2_SHIFT      (26U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICD_GICD_CFGID_RESERVED2(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_RESERVED2_SHIFT)) & NOC_GICD_GICD_CFGID_RESERVED2_MASK)

#define NOC_GICD_GICD_CFGID_Chips_MASK           (0xF0000000U)
#define NOC_GICD_GICD_CFGID_Chips_SHIFT          (28U)
/*! Chips - Chips */
#define NOC_GICD_GICD_CFGID_Chips(x)             (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_Chips_SHIFT)) & NOC_GICD_GICD_CFGID_Chips_MASK)

#define NOC_GICD_GICD_CFGID_Affinity0Bits_MASK   (0xF00000000U)
#define NOC_GICD_GICD_CFGID_Affinity0Bits_SHIFT  (32U)
/*! Affinity0Bits - Affinity0Bits */
#define NOC_GICD_GICD_CFGID_Affinity0Bits(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_Affinity0Bits_SHIFT)) & NOC_GICD_GICD_CFGID_Affinity0Bits_MASK)

#define NOC_GICD_GICD_CFGID_Affinity1Bits_MASK   (0xF000000000U)
#define NOC_GICD_GICD_CFGID_Affinity1Bits_SHIFT  (36U)
/*! Affinity1Bits - Affinity1Bits */
#define NOC_GICD_GICD_CFGID_Affinity1Bits(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_Affinity1Bits_SHIFT)) & NOC_GICD_GICD_CFGID_Affinity1Bits_MASK)

#define NOC_GICD_GICD_CFGID_Affinity2Bits_MASK   (0xF0000000000U)
#define NOC_GICD_GICD_CFGID_Affinity2Bits_SHIFT  (40U)
/*! Affinity2Bits - Affinity2Bits */
#define NOC_GICD_GICD_CFGID_Affinity2Bits(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_Affinity2Bits_SHIFT)) & NOC_GICD_GICD_CFGID_Affinity2Bits_MASK)

#define NOC_GICD_GICD_CFGID_Affinity3Bits_MASK   (0xF00000000000U)
#define NOC_GICD_GICD_CFGID_Affinity3Bits_SHIFT  (44U)
/*! Affinity3Bits - Affinity3Bits */
#define NOC_GICD_GICD_CFGID_Affinity3Bits(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_Affinity3Bits_SHIFT)) & NOC_GICD_GICD_CFGID_Affinity3Bits_MASK)

#define NOC_GICD_GICD_CFGID_PEwidth_MASK         (0x1F000000000000U)
#define NOC_GICD_GICD_CFGID_PEwidth_SHIFT        (48U)
/*! PEwidth - PEwidth */
#define NOC_GICD_GICD_CFGID_PEwidth(x)           (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_PEwidth_SHIFT)) & NOC_GICD_GICD_CFGID_PEwidth_MASK)

#define NOC_GICD_GICD_CFGID_RESERVED3_MASK       (0xFFE0000000000000U)
#define NOC_GICD_GICD_CFGID_RESERVED3_SHIFT      (53U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICD_GICD_CFGID_RESERVED3(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICD_GICD_CFGID_RESERVED3_SHIFT)) & NOC_GICD_GICD_CFGID_RESERVED3_MASK)
/*! @} */

/*! @name GICD_PIDR4 - GICD_PIDR4 */
/*! @{ */

#define NOC_GICD_GICD_PIDR4_DES_2_MASK           (0xFU)
#define NOC_GICD_GICD_PIDR4_DES_2_SHIFT          (0U)
/*! DES_2 - DES_2 */
#define NOC_GICD_GICD_PIDR4_DES_2(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR4_DES_2_SHIFT)) & NOC_GICD_GICD_PIDR4_DES_2_MASK)

#define NOC_GICD_GICD_PIDR4_SIZE_MASK            (0xF0U)
#define NOC_GICD_GICD_PIDR4_SIZE_SHIFT           (4U)
/*! SIZE - SIZE */
#define NOC_GICD_GICD_PIDR4_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR4_SIZE_SHIFT)) & NOC_GICD_GICD_PIDR4_SIZE_MASK)

#define NOC_GICD_GICD_PIDR4_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR4_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR4_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR4_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR4_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR5 - GICD_PIDR5 */
/*! @{ */

#define NOC_GICD_GICD_PIDR5_RESERVED_MASK        (0xFFU)
#define NOC_GICD_GICD_PIDR5_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICD_GICD_PIDR5_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR5_RESERVED_SHIFT)) & NOC_GICD_GICD_PIDR5_RESERVED_MASK)

#define NOC_GICD_GICD_PIDR5_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR5_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR5_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR5_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR5_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR6 - GICD_PIDR6 */
/*! @{ */

#define NOC_GICD_GICD_PIDR6_RESERVED_MASK        (0xFFU)
#define NOC_GICD_GICD_PIDR6_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICD_GICD_PIDR6_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR6_RESERVED_SHIFT)) & NOC_GICD_GICD_PIDR6_RESERVED_MASK)

#define NOC_GICD_GICD_PIDR6_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR6_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR6_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR6_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR6_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR7 - GICD_PIDR7 */
/*! @{ */

#define NOC_GICD_GICD_PIDR7_RESERVED_MASK        (0xFFU)
#define NOC_GICD_GICD_PIDR7_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICD_GICD_PIDR7_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR7_RESERVED_SHIFT)) & NOC_GICD_GICD_PIDR7_RESERVED_MASK)

#define NOC_GICD_GICD_PIDR7_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR7_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR7_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR7_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR7_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR0 - GICD_PIDR0 */
/*! @{ */

#define NOC_GICD_GICD_PIDR0_PART_0_MASK          (0xFFU)
#define NOC_GICD_GICD_PIDR0_PART_0_SHIFT         (0U)
/*! PART_0 - PART_0 */
#define NOC_GICD_GICD_PIDR0_PART_0(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR0_PART_0_SHIFT)) & NOC_GICD_GICD_PIDR0_PART_0_MASK)

#define NOC_GICD_GICD_PIDR0_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR0_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR0_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR0_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR1 - GICD_PIDR1 */
/*! @{ */

#define NOC_GICD_GICD_PIDR1_PART_1_MASK          (0xFU)
#define NOC_GICD_GICD_PIDR1_PART_1_SHIFT         (0U)
/*! PART_1 - PART_1 */
#define NOC_GICD_GICD_PIDR1_PART_1(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR1_PART_1_SHIFT)) & NOC_GICD_GICD_PIDR1_PART_1_MASK)

#define NOC_GICD_GICD_PIDR1_DES_0_MASK           (0xF0U)
#define NOC_GICD_GICD_PIDR1_DES_0_SHIFT          (4U)
/*! DES_0 - DES_0 */
#define NOC_GICD_GICD_PIDR1_DES_0(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR1_DES_0_SHIFT)) & NOC_GICD_GICD_PIDR1_DES_0_MASK)

#define NOC_GICD_GICD_PIDR1_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR1_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR1_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR1_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR2 - GICD_PIDR2 */
/*! @{ */

#define NOC_GICD_GICD_PIDR2_DES_1_MASK           (0x7U)
#define NOC_GICD_GICD_PIDR2_DES_1_SHIFT          (0U)
/*! DES_1 - DES_1 */
#define NOC_GICD_GICD_PIDR2_DES_1(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR2_DES_1_SHIFT)) & NOC_GICD_GICD_PIDR2_DES_1_MASK)

#define NOC_GICD_GICD_PIDR2_JEDEC_MASK           (0x8U)
#define NOC_GICD_GICD_PIDR2_JEDEC_SHIFT          (3U)
/*! JEDEC - JEDEC */
#define NOC_GICD_GICD_PIDR2_JEDEC(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR2_JEDEC_SHIFT)) & NOC_GICD_GICD_PIDR2_JEDEC_MASK)

#define NOC_GICD_GICD_PIDR2_REVISION_MASK        (0xF0U)
#define NOC_GICD_GICD_PIDR2_REVISION_SHIFT       (4U)
/*! REVISION - REVISION */
#define NOC_GICD_GICD_PIDR2_REVISION(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR2_REVISION_SHIFT)) & NOC_GICD_GICD_PIDR2_REVISION_MASK)

#define NOC_GICD_GICD_PIDR2_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR2_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR2_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR2_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICD_PIDR3 - GICD_PIDR3 */
/*! @{ */

#define NOC_GICD_GICD_PIDR3_CMOD_MASK            (0x7U)
#define NOC_GICD_GICD_PIDR3_CMOD_SHIFT           (0U)
/*! CMOD - CMOD */
#define NOC_GICD_GICD_PIDR3_CMOD(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR3_CMOD_SHIFT)) & NOC_GICD_GICD_PIDR3_CMOD_MASK)

#define NOC_GICD_GICD_PIDR3_RESERVED0_MASK       (0x8U)
#define NOC_GICD_GICD_PIDR3_RESERVED0_SHIFT      (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_PIDR3_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR3_RESERVED0_SHIFT)) & NOC_GICD_GICD_PIDR3_RESERVED0_MASK)

#define NOC_GICD_GICD_PIDR3_REVAND_MASK          (0xF0U)
#define NOC_GICD_GICD_PIDR3_REVAND_SHIFT         (4U)
/*! REVAND - REVAND */
#define NOC_GICD_GICD_PIDR3_REVAND(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR3_REVAND_SHIFT)) & NOC_GICD_GICD_PIDR3_REVAND_MASK)

#define NOC_GICD_GICD_PIDR3_RESERVED1_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_PIDR3_RESERVED1_SHIFT      (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICD_GICD_PIDR3_RESERVED1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_PIDR3_RESERVED1_SHIFT)) & NOC_GICD_GICD_PIDR3_RESERVED1_MASK)
/*! @} */

/*! @name GICD_CIDR0 - GICD_CIDR0 */
/*! @{ */

#define NOC_GICD_GICD_CIDR0_PRMBL_0_MASK         (0xFFU)
#define NOC_GICD_GICD_CIDR0_PRMBL_0_SHIFT        (0U)
/*! PRMBL_0 - PRMBL_0 */
#define NOC_GICD_GICD_CIDR0_PRMBL_0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR0_PRMBL_0_SHIFT)) & NOC_GICD_GICD_CIDR0_PRMBL_0_MASK)

#define NOC_GICD_GICD_CIDR0_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_CIDR0_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CIDR0_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR0_RESERVED0_SHIFT)) & NOC_GICD_GICD_CIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICD_CIDR1 - GICD_CIDR1 */
/*! @{ */

#define NOC_GICD_GICD_CIDR1_PRMBL_1_MASK         (0xFU)
#define NOC_GICD_GICD_CIDR1_PRMBL_1_SHIFT        (0U)
/*! PRMBL_1 - PRMBL_1 */
#define NOC_GICD_GICD_CIDR1_PRMBL_1(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR1_PRMBL_1_SHIFT)) & NOC_GICD_GICD_CIDR1_PRMBL_1_MASK)

#define NOC_GICD_GICD_CIDR1_CLASS_MASK           (0xF0U)
#define NOC_GICD_GICD_CIDR1_CLASS_SHIFT          (4U)
/*! CLASS - CLASS */
#define NOC_GICD_GICD_CIDR1_CLASS(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR1_CLASS_SHIFT)) & NOC_GICD_GICD_CIDR1_CLASS_MASK)

#define NOC_GICD_GICD_CIDR1_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_CIDR1_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CIDR1_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR1_RESERVED0_SHIFT)) & NOC_GICD_GICD_CIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICD_CIDR2 - GICD_CIDR2 */
/*! @{ */

#define NOC_GICD_GICD_CIDR2_PRMBL_2_MASK         (0xFFU)
#define NOC_GICD_GICD_CIDR2_PRMBL_2_SHIFT        (0U)
/*! PRMBL_2 - PRMBL_2 */
#define NOC_GICD_GICD_CIDR2_PRMBL_2(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR2_PRMBL_2_SHIFT)) & NOC_GICD_GICD_CIDR2_PRMBL_2_MASK)

#define NOC_GICD_GICD_CIDR2_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_CIDR2_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CIDR2_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR2_RESERVED0_SHIFT)) & NOC_GICD_GICD_CIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICD_CIDR3 - GICD_CIDR3 */
/*! @{ */

#define NOC_GICD_GICD_CIDR3_PRMBL_3_MASK         (0xFFU)
#define NOC_GICD_GICD_CIDR3_PRMBL_3_SHIFT        (0U)
/*! PRMBL_3 - PRMBL_3 */
#define NOC_GICD_GICD_CIDR3_PRMBL_3(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR3_PRMBL_3_SHIFT)) & NOC_GICD_GICD_CIDR3_PRMBL_3_MASK)

#define NOC_GICD_GICD_CIDR3_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICD_GICD_CIDR3_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICD_GICD_CIDR3_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICD_GICD_CIDR3_RESERVED0_SHIFT)) & NOC_GICD_GICD_CIDR3_RESERVED0_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_GICD_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_GICD_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NOC_GICD_H_ */

