// Seed: 2498753362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    output wand id_8,
    output supply1 id_9,
    input wand id_10
);
  always_latch @(id_3 or 1);
  wire id_12 = 1 && id_7++;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
