//****************************************************************************
//*
//*   Copyright (C) 2016 Shilo_XyZ_. All rights reserved.
//*   Author:  Shilo_XyZ_ <Shilo_XyZ_<at>mail.ru>
//*
//* Redistribution and use in source and binary forms, with or without
//* modification, are permitted provided that the following conditions
//* are met:
//*
//* 1. Redistributions of source code must retain the above copyright
//*    notice, this list of conditions and the following disclaimer.
//* 2. Redistributions in binary form must reproduce the above copyright
//*    notice, this list of conditions and the following disclaimer in
//*    the documentation and/or other materials provided with the
//*    distribution.
//*
//* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
//* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
//* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
//* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
//* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
//* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
//* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
//* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
//* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
//* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
//* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
//* POSSIBILITY OF SUCH DAMAGE.
//*
//****************************************************************************/

`define     PART_FAMILY             "@PART_FAMILY@"

`define     MEMORY_UNIT_SIZE        @MEMORY_UNIT_SIZE@
`define	    NUM_OF_SYS_MEM_UNITS    @FPGA_DP_MEMORY_USE@

`define     INPUT_CLOCK_HZ          @INPUT_CLOCK_HZ@
`define     INPUT_CLOCK_PERIOD_NS_F @INPUT_CLOCK_PERIOD_NS_F@

`define     MASER_FREQ_COUNTER_LEN  @MASTER_FREQ_COUNTER_LEN@
`define     INPUT_FREQ_COUNTER_LEN  @INPUT_FREQ_COUNTER_LEN@
`define     TEST_SIGNAL_DEVIDER     @TEST_SIGNAL_DEVIDER@

// Clock
`define     FREF_PLL_MULTIPLYER     @FREF_PLL_MULTIPLYER@
`define     FREF_CLOCK_DEVIDER      @FREF_CLOCK_DEVIDER@

`define     CPU_PLL_MULTIPLYER      @CPU_PLL_MULTIPLYER@
`define     CPU_CLOCK_DEVIDER       @CPU_CLOCK_DEVIDER@

`define     SPI_CLK_DEVIDER_LEN     @SPI_CLK_DEVIDER_LEN@

// peripherial
@UART0_ENABLED_STR@
@TIMER_ENABLED_STR@
@ETHERNET_ENABLED_STR@
@GPIO_ENABLED_STR@
@SHA1_ENABLED_STR@
@I2C_ENABLED_STR@
@I2C_PRESENT_STR@

// uarts
`define     UART0_BAUD              @UART0_BAUD@
`define     UART1_BAUD              @UART1_BAUD@

// inputs
`define     F_INPUTS_COUNT          @F_INPUTS_COUNT@
@USE_PHISICAL_INPUTS@
@MASTER_HYBRID_COUNTER_STR@

// mdio
`define     MDIO_BAUD               @MDIO_BAUD@

// i2c
`define     I2C_BAUD                @I2C_BAUD@

// gpio
@GPIO_PRESENT_STR@
`define     GPIO_COUNT              @GPIO_COUNT@
@I2C_OVER_GPIO_SDA_PIN_STR@
@I2C_OVER_GPIO_SCL_PIN_STR@

// tests
`define     TEST_IMAGE_FOR_DMA_MEMORY_NAME "@TEST_IMAGE_FOR_DMA_MEMORY_NAME@"
`define     COUNT_TEST_MEMORY_IMAGE        "@COUNT_TEST_MEMORY_IMAGE@"
