{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq.lib.iic import *\n",
    "from ov5640_config import *\n",
    "from pynq.lib.video import *\n",
    "from matplotlib import pyplot as plt\n",
    "from time import sleep\n",
    "import pynq.lib.dma\n",
    "from pynq import allocate\n",
    "import cv2\n",
    "import os\n",
    "import shutil"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Instantiate Overlay and download bitstream"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "ov5640_mnist = Overlay(\"./../bitstreams/ov5640_mnist.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "iic = AxiIIC(ov5640_mnist.ip_dict['axi_iic_0'])\n",
    "address = 0x3c\n",
    "length = 3"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "for config in ov5640_config:\n",
    "    tmp1 = config[0] >> 8;\n",
    "    tmp2 = config[0] & 0xff;\n",
    "    iic.send(address, bytes([tmp1, tmp2, config[1]]), length)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "bayer2rgb = ov5640_mnist.v_demosaic_0\n",
    "bayer2rgb.write(0x10, 1280)\n",
    "bayer2rgb.write(0x18, 720)\n",
    "bayer2rgb.write(0x28, 1)\n",
    "bayer2rgb.write(0x00, 0x81)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Check the attributes and methods in Overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'axi_dma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'system_axi_dma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_gpio_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41200000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_HIGHADDR': '0x4120FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'btns_4bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092616192,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 4},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 4},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_1': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41210000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_HIGHADDR': '0x4121FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_1_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'leds_4bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092681728,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 4},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 4},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_2': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_2',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41220000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '2',\n",
       "   'C_HIGHADDR': '0x4122FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_2_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'sws_2bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092747264,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 2},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 2},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_iic_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.iic.AxiIIC,\n",
       "  'fullpath': 'axi_iic_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'iic2intc_irpt': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_iic_0/iic2intc_irpt',\n",
       "    'index': 2}},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'AXI_ACLK_FREQ_MHZ': '100.0',\n",
       "   'C_BASEADDR': '0x41600000',\n",
       "   'C_DEFAULT_VALUE': '0x00',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPO_WIDTH': '1',\n",
       "   'C_HIGHADDR': '0x4160FFFF',\n",
       "   'C_IIC_FREQ': '100000',\n",
       "   'C_SCL_INERTIAL_DELAY': '0',\n",
       "   'C_SDA_INERTIAL_DELAY': '0',\n",
       "   'C_SDA_LEVEL': '1',\n",
       "   'C_SMBUS_PMBUS_HOST': '0',\n",
       "   'C_S_AXI_ACLK_FREQ_HZ': '100000000',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TEN_BIT_ADR': '0',\n",
       "   'Component_Name': 'system_axi_iic_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'IIC_BOARD_INTERFACE': 'Custom',\n",
       "   'IIC_FREQ_KHZ': '100',\n",
       "   'TEN_BIT_ADR': '7_bit',\n",
       "   'USE_BOARD_FLOW': 'false'},\n",
       "  'phys_addr': 1096810496,\n",
       "  'registers': {'ADR': {'access': 'read-write',\n",
       "    'address_offset': 272,\n",
       "    'description': 'Slave Address Register',\n",
       "    'fields': {'Slave_Address': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 7,\n",
       "      'description': 'Slave Address Register'}},\n",
       "    'size': 32},\n",
       "   'CR': {'access': 'read-write',\n",
       "    'address_offset': 256,\n",
       "    'description': 'Control Register',\n",
       "    'fields': {'EN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'GC_EN': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'MSMS': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'RSTA': {'access': 'read-write',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'TX': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'TXAK': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'},\n",
       "     'TX_FIFO Reset': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control Register'}},\n",
       "    'size': 32},\n",
       "   'GIE': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'GIE': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'GPO': {'access': 'read-write',\n",
       "    'address_offset': 292,\n",
       "    'description': 'General Purpose Output Register',\n",
       "    'fields': {'General Purpose Outputs': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'General Purpose Output Register'}},\n",
       "    'size': 32},\n",
       "   'IER': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'int0': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int1': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int2': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int3': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int4': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int5': {'access': 'read-write',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int6': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'},\n",
       "     'int7': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'ISR': {'access': 'read-write',\n",
       "    'address_offset': 32,\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'int0': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int1': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int2': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int3': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int4': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int5': {'access': 'read-write',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int6': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'},\n",
       "     'int7': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Interrupt Status Register'}},\n",
       "    'size': 32},\n",
       "   'RX_FIFO': {'access': 'read-only',\n",
       "    'address_offset': 268,\n",
       "    'description': 'Recieve FIFO Register',\n",
       "    'fields': {'D7_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Recieve FIFO Register'}},\n",
       "    'size': 32},\n",
       "   'RX_FIFO_OCY': {'access': 'read-only',\n",
       "    'address_offset': 280,\n",
       "    'description': 'Recieve FIFO Occupency Register',\n",
       "    'fields': {'Occupancy_Value': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Recieve FIFO Occupency Register'}},\n",
       "    'size': 32},\n",
       "   'RX_FIFO_PIRQ': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'Recieve FIFO Programmable Depth Interrupt Register',\n",
       "    'fields': {'Compare Value': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Recieve FIFO Programmable Depth Interrupt Register'}},\n",
       "    'size': 32},\n",
       "   'SOFTR': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'Soft Reset Register',\n",
       "    'fields': {'RKEY': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Soft Reset Register'}},\n",
       "    'size': 32},\n",
       "   'SR': {'access': 'read-only',\n",
       "    'address_offset': 260,\n",
       "    'description': 'Status Register',\n",
       "    'fields': {'AAS': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'ABGC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'ARW': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'BB': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'RX_FIFO_Empty': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'RX_FIFO_Full': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'TX_FIFO_Empty': {'access': 'read-only',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'},\n",
       "     'TX_FIFO_Full': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Status Register'}},\n",
       "    'size': 32},\n",
       "   'TBUF': {'access': 'read-write',\n",
       "    'address_offset': 312,\n",
       "    'description': 'Timing Parameter TBUF Register',\n",
       "    'fields': {'TBUF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter TBUF Register'}},\n",
       "    'size': 32},\n",
       "   'TEN_ADR': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Slave Ten Bit Address Register',\n",
       "    'fields': {'MSB of Slave Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Slave Ten Bit Address Register'}},\n",
       "    'size': 32},\n",
       "   'THDDAT': {'access': 'read-write',\n",
       "    'address_offset': 324,\n",
       "    'description': 'Timing Parameter THDDAT Register',\n",
       "    'fields': {'THDDAT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter THDDAT Register'}},\n",
       "    'size': 32},\n",
       "   'THDSTA': {'access': 'read-write',\n",
       "    'address_offset': 304,\n",
       "    'description': 'Timing Parameter THDSTA Register',\n",
       "    'fields': {'THDSTA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter THDSTA Register'}},\n",
       "    'size': 32},\n",
       "   'THIGH': {'access': 'read-write',\n",
       "    'address_offset': 316,\n",
       "    'description': 'Timing Parameter THIGH Register',\n",
       "    'fields': {'THIGH': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter THIGH Register'}},\n",
       "    'size': 32},\n",
       "   'TLOW': {'access': 'read-write',\n",
       "    'address_offset': 320,\n",
       "    'description': 'Timing Parameter TLOW Register',\n",
       "    'fields': {'TLOW': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter TLOW Register'}},\n",
       "    'size': 32},\n",
       "   'TSUDAT': {'access': 'read-write',\n",
       "    'address_offset': 308,\n",
       "    'description': 'Timing Parameter TSUDAT Register',\n",
       "    'fields': {'TSUDAT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter TSUDAT Register'}},\n",
       "    'size': 32},\n",
       "   'TSUSTA': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'Timing Parameter TSUSTA Register',\n",
       "    'fields': {'TSUSTA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter TSUSTA Register'}},\n",
       "    'size': 32},\n",
       "   'TSUSTO': {'access': 'read-write',\n",
       "    'address_offset': 300,\n",
       "    'description': 'Timing Parameter TSUSTO Register',\n",
       "    'fields': {'TSUSTO': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Timing Parameter TSUSTO Register'}},\n",
       "    'size': 32},\n",
       "   'TX_FIFO': {'access': 'write-only',\n",
       "    'address_offset': 264,\n",
       "    'description': 'Transmit FIFO Register',\n",
       "    'fields': {'D7_D0': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Transmit FIFO Register'},\n",
       "     'Start': {'access': 'write-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Transmit FIFO Register'},\n",
       "     'Stop': {'access': 'write-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Transmit FIFO Register'}},\n",
       "    'size': 32},\n",
       "   'TX_FIFO_OCY': {'access': 'read-only',\n",
       "    'address_offset': 276,\n",
       "    'description': 'Transmit FIFO Occupency Register',\n",
       "    'fields': {'Occupancy_Value': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Transmit FIFO Occupency Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_iic:2.0'},\n",
       " 'axi_intc_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_intc_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi',\n",
       "  'parameters': {'C_ADDR_WIDTH': '32',\n",
       "   'C_ASYNC_INTR': '0xFFFFFFFB',\n",
       "   'C_BASEADDR': '0x41800000',\n",
       "   'C_CASCADE_MASTER': '0',\n",
       "   'C_DISABLE_SYNCHRONIZERS': '0',\n",
       "   'C_ENABLE_ASYNC': '0',\n",
       "   'C_EN_CASCADE_MODE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HAS_CIE': '1',\n",
       "   'C_HAS_FAST': '0',\n",
       "   'C_HAS_ILR': '0',\n",
       "   'C_HAS_IPR': '1',\n",
       "   'C_HAS_IVR': '1',\n",
       "   'C_HAS_SIE': '1',\n",
       "   'C_HIGHADDR': '0x4180FFFF',\n",
       "   'C_INSTANCE': 'system_axi_intc_0_0',\n",
       "   'C_IRQ_ACTIVE': '0x1',\n",
       "   'C_IRQ_CONNECTION': '0',\n",
       "   'C_IRQ_IS_LEVEL': '1',\n",
       "   'C_IVAR_RESET_VALUE': '0x0000000000000010',\n",
       "   'C_KIND_OF_EDGE': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_INTR': '0xfffffff8',\n",
       "   'C_KIND_OF_LVL': '0xFFFFFFFF',\n",
       "   'C_MB_CLK_NOT_CONNECTED': '1',\n",
       "   'C_NUM_INTR_INPUTS': '3',\n",
       "   'C_NUM_SW_INTR': '0',\n",
       "   'C_NUM_SYNC_FF': '2',\n",
       "   'C_PROCESSOR_CLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ACLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'system_axi_intc_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'INTR_CTRL',\n",
       "   'Sense_of_IRQ_Edge_Type': 'Rising',\n",
       "   'Sense_of_IRQ_Level_Type': 'Active_High'},\n",
       "  'phys_addr': 1098907648,\n",
       "  'registers': {'CIE': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'Clear Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Clear Interrupt Enables'}},\n",
       "    'size': 3},\n",
       "   'IAR': {'access': 'write-only',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Interrupt Acknowledge Register',\n",
       "    'fields': {'INT': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Acknowledge Register'}},\n",
       "    'size': 3},\n",
       "   'IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Enable Register'}},\n",
       "    'size': 3},\n",
       "   'ILR': {'access': 'read-write',\n",
       "    'address_offset': 36,\n",
       "    'description': 'Interrupt Level Register',\n",
       "    'fields': {'ILN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Level Register'}},\n",
       "    'size': 5},\n",
       "   'IMR': {'access': 'read-write',\n",
       "    'address_offset': 32,\n",
       "    'description': 'Interrupt Mode Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Mode Register'}},\n",
       "    'size': 3},\n",
       "   'IPR': {'access': 'read-only',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Interrupt Pending Register',\n",
       "    'fields': {'INT': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Pending Register'}},\n",
       "    'size': 3},\n",
       "   'ISR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Status Register'}},\n",
       "    'size': 3},\n",
       "   'IVAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 256,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 300,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 304,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 308,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 312,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 316,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 320,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 324,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 328,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 332,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 260,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 336,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 340,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 344,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 348,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 352,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 356,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 360,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 364,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 368,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 372,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 264,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 376,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 380,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 268,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 272,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 276,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 280,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 292,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 512,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 592,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 600,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 608,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 616,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 624,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 632,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 640,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 648,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 656,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 664,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 672,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 680,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 688,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 696,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 704,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 712,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 720,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 728,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 736,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 744,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 528,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 752,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 760,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 536,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 544,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 552,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 560,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 568,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 576,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 584,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVR': {'access': 'read-only',\n",
       "    'address_offset': 24,\n",
       "    'description': 'Interrupt Vector Register',\n",
       "    'fields': {'IVN': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Vector Register'}},\n",
       "    'size': 5},\n",
       "   'MER': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'Master Enable Register',\n",
       "    'fields': {'HIE': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'},\n",
       "     'ME': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'}},\n",
       "    'size': 2},\n",
       "   'SIE': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'Set Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Set Interrupt Enables'}},\n",
       "    'size': 3}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_intc:4.1'},\n",
       " 'axi_vdma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.lib.video.dma.AxiVDMA,\n",
       "  'fullpath': 'axi_vdma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'mm2s_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_vdma_0/mm2s_introut',\n",
       "    'index': 0},\n",
       "   's2mm_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_vdma_0/s2mm_introut',\n",
       "    'index': 1}},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x43000000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_DYNAMIC_RESOLUTION': '1',\n",
       "   'C_ENABLE_DEBUG_ALL': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_0': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_1': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_10': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_11': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_12': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_13': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_14': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_15': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_2': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_3': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_4': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_5': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_6': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_7': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_8': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_9': '0',\n",
       "   'C_ENABLE_VERT_FLIP': '0',\n",
       "   'C_ENABLE_VIDPRMTR_READS': '1',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_FLUSH_ON_FSYNC': '1',\n",
       "   'C_HIGHADDR': '0x4300FFFF',\n",
       "   'C_INCLUDE_INTERNAL_GENLOCK': '1',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INSTANCE': 'axi_vdma',\n",
       "   'C_MM2S_GENLOCK_MODE': '3',\n",
       "   'C_MM2S_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_MM2S_GENLOCK_REPEAT_EN': '0',\n",
       "   'C_MM2S_LINEBUFFER_DEPTH': '512',\n",
       "   'C_MM2S_LINEBUFFER_THRESH': '4',\n",
       "   'C_MM2S_MAX_BURST_LENGTH': '8',\n",
       "   'C_MM2S_SOF_ENABLE': '1',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '24',\n",
       "   'C_M_AXIS_MM2S_TUSER_BITS': '1',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_FSTORES': '3',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '1',\n",
       "   'C_S2MM_GENLOCK_MODE': '2',\n",
       "   'C_S2MM_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_S2MM_GENLOCK_REPEAT_EN': '1',\n",
       "   'C_S2MM_LINEBUFFER_DEPTH': '512',\n",
       "   'C_S2MM_LINEBUFFER_THRESH': '4',\n",
       "   'C_S2MM_MAX_BURST_LENGTH': '8',\n",
       "   'C_S2MM_SOF_ENABLE': '1',\n",
       "   'C_SELECT_XPM': '0',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '24',\n",
       "   'C_S_AXIS_S2MM_TUSER_BITS': '1',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_USE_FSYNC': '1',\n",
       "   'C_USE_MM2S_FSYNC': '0',\n",
       "   'C_USE_S2MM_FSYNC': '2',\n",
       "   'Component_Name': 'system_axi_vdma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_dynamic_resolution': '1',\n",
       "   'c_enable_all': '0',\n",
       "   'c_enable_mm2s_buf_empty': '0',\n",
       "   'c_enable_mm2s_delay_counter': '1',\n",
       "   'c_enable_mm2s_frm_counter': '1',\n",
       "   'c_enable_mm2s_frmstr_reg': '0',\n",
       "   'c_enable_mm2s_fsync_out': '0',\n",
       "   'c_enable_mm2s_param_updt': '0',\n",
       "   'c_enable_mm2s_rst_out': '0',\n",
       "   'c_enable_s2mm_buf_full': '0',\n",
       "   'c_enable_s2mm_delay_counter': '1',\n",
       "   'c_enable_s2mm_frm_counter': '1',\n",
       "   'c_enable_s2mm_frmstr_reg': '0',\n",
       "   'c_enable_s2mm_fsync_out': '0',\n",
       "   'c_enable_s2mm_param_updt': '0',\n",
       "   'c_enable_s2mm_rst_out': '0',\n",
       "   'c_enable_s2mm_sts_reg': '0',\n",
       "   'c_enable_tstvec': '0',\n",
       "   'c_enable_vert_flip': '0',\n",
       "   'c_enable_vidprmtr_reads': '1',\n",
       "   'c_flush_on_fsync': '1',\n",
       "   'c_include_internal_genlock': '1',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '0',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '24',\n",
       "   'c_mm2s_genlock_mode': '3',\n",
       "   'c_mm2s_genlock_num_masters': '1',\n",
       "   'c_mm2s_genlock_repeat_en': '0',\n",
       "   'c_mm2s_linebuffer_depth': '512',\n",
       "   'c_mm2s_linebuffer_thresh': '4',\n",
       "   'c_mm2s_max_burst_length': '8',\n",
       "   'c_mm2s_sof_enable': '1',\n",
       "   'c_num_fstores': '3',\n",
       "   'c_prmry_is_aclk_async': '1',\n",
       "   'c_s2mm_genlock_mode': '2',\n",
       "   'c_s2mm_genlock_num_masters': '1',\n",
       "   'c_s2mm_genlock_repeat_en': '1',\n",
       "   'c_s2mm_linebuffer_depth': '512',\n",
       "   'c_s2mm_linebuffer_thresh': '4',\n",
       "   'c_s2mm_max_burst_length': '8',\n",
       "   'c_s2mm_sof_enable': '1',\n",
       "   'c_s_axis_s2mm_tdata_width': '24',\n",
       "   'c_single_interface': '0',\n",
       "   'c_use_fsync': '1',\n",
       "   'c_use_mm2s_fsync': '0',\n",
       "   'c_use_s2mm_fsync': '2'},\n",
       "  'phys_addr': 1124073472,\n",
       "  'registers': {'MM2S_FRMDLY_STRIDE': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'MM2S Frame Delay and Stride',\n",
       "    'fields': {'Frame_Delay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'MM2S Frame Delay and Stride'},\n",
       "     'Stride': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Frame Delay and Stride'}},\n",
       "    'size': 32},\n",
       "   'MM2S_HSIZE': {'access': 'read-write',\n",
       "    'address_offset': 84,\n",
       "    'description': 'MM2S Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Horizontal Size'}},\n",
       "    'size': 32},\n",
       "   'MM2S_REG_INDEX': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S Register Index',\n",
       "    'fields': {'MM2S_Reg_Index': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S Register Index'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA1': {'access': 'read-write',\n",
       "    'address_offset': 92,\n",
       "    'description': 'MM2S Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA10': {'access': 'read-write',\n",
       "    'address_offset': 128,\n",
       "    'description': 'MM2S Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA11': {'access': 'read-write',\n",
       "    'address_offset': 132,\n",
       "    'description': 'MM2S Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA12': {'access': 'read-write',\n",
       "    'address_offset': 136,\n",
       "    'description': 'MM2S Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA13': {'access': 'read-write',\n",
       "    'address_offset': 140,\n",
       "    'description': 'MM2S Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA14': {'access': 'read-write',\n",
       "    'address_offset': 144,\n",
       "    'description': 'MM2S Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA15': {'access': 'read-write',\n",
       "    'address_offset': 148,\n",
       "    'description': 'MM2S Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA16': {'access': 'read-write',\n",
       "    'address_offset': 152,\n",
       "    'description': 'MM2S Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA2': {'access': 'read-write',\n",
       "    'address_offset': 96,\n",
       "    'description': 'MM2S Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA3': {'access': 'read-write',\n",
       "    'address_offset': 100,\n",
       "    'description': 'MM2S Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA4': {'access': 'read-write',\n",
       "    'address_offset': 104,\n",
       "    'description': 'MM2S Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA5': {'access': 'read-write',\n",
       "    'address_offset': 108,\n",
       "    'description': 'MM2S Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA6': {'access': 'read-write',\n",
       "    'address_offset': 112,\n",
       "    'description': 'MM2S Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA7': {'access': 'read-write',\n",
       "    'address_offset': 116,\n",
       "    'description': 'MM2S Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA8': {'access': 'read-write',\n",
       "    'address_offset': 120,\n",
       "    'description': 'MM2S Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA9': {'access': 'read-write',\n",
       "    'address_offset': 124,\n",
       "    'description': 'MM2S Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VDMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S VDMA Control Register',\n",
       "    'fields': {'Circular_Park': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'DlyCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'FrameCntEn': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'FrmCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'GenlockEn': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'GenlockSrc': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'IRQDelayCount': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'IRQFrameCount': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'RdPntrNum': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Repeat_En': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VDMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S VDMA Status Register',\n",
       "    'fields': {'DlyCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'FrmCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'IRQDelayCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'IRQFrameCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'SOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMAIntErr': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VSIZE': {'access': 'read-write',\n",
       "    'address_offset': 80,\n",
       "    'description': 'MM2S Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'MM2S Vertical Size'}},\n",
       "    'size': 32},\n",
       "   'PARK_PTR_REG': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'Park Pointer Register',\n",
       "    'fields': {'RdFrmPtrRef': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'RdFrmStore': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'WrFrmPtrRef': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'WrFrmStore': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_FRMDLY_STRIDE': {'access': 'read-write',\n",
       "    'address_offset': 168,\n",
       "    'description': 'S2MM Frame Delay and Stride',\n",
       "    'fields': {'Frame_Delay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'S2MM Frame Delay and Stride'},\n",
       "     'Stride': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Frame Delay and Stride'}},\n",
       "    'size': 32},\n",
       "   'S2MM_HSIZE': {'access': 'read-write',\n",
       "    'address_offset': 164,\n",
       "    'description': 'S2MM Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Horizontal Size'}},\n",
       "    'size': 32},\n",
       "   'S2MM_REG_INDEX': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM Register Index',\n",
       "    'fields': {'S2MM_Reg_Index': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Register Index'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA1': {'access': 'read-write',\n",
       "    'address_offset': 172,\n",
       "    'description': 'S2MM Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA10': {'access': 'read-write',\n",
       "    'address_offset': 208,\n",
       "    'description': 'S2MM Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA11': {'access': 'read-write',\n",
       "    'address_offset': 212,\n",
       "    'description': 'S2MM Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA12': {'access': 'read-write',\n",
       "    'address_offset': 216,\n",
       "    'description': 'S2MM Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA13': {'access': 'read-write',\n",
       "    'address_offset': 220,\n",
       "    'description': 'S2MM Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA14': {'access': 'read-write',\n",
       "    'address_offset': 224,\n",
       "    'description': 'S2MM Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA15': {'access': 'read-write',\n",
       "    'address_offset': 228,\n",
       "    'description': 'S2MM Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA16': {'access': 'read-write',\n",
       "    'address_offset': 232,\n",
       "    'description': 'S2MM Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA2': {'access': 'read-write',\n",
       "    'address_offset': 176,\n",
       "    'description': 'S2MM Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA3': {'access': 'read-write',\n",
       "    'address_offset': 180,\n",
       "    'description': 'S2MM Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA4': {'access': 'read-write',\n",
       "    'address_offset': 184,\n",
       "    'description': 'S2MM Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA5': {'access': 'read-write',\n",
       "    'address_offset': 188,\n",
       "    'description': 'S2MM Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA6': {'access': 'read-write',\n",
       "    'address_offset': 192,\n",
       "    'description': 'S2MM Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA7': {'access': 'read-write',\n",
       "    'address_offset': 196,\n",
       "    'description': 'S2MM Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA8': {'access': 'read-write',\n",
       "    'address_offset': 200,\n",
       "    'description': 'S2MM Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA9': {'access': 'read-write',\n",
       "    'address_offset': 204,\n",
       "    'description': 'S2MM Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM VDMA Control Register',\n",
       "    'fields': {'Circular_Park': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'DlyCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'FrameCntEn': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'FrmCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'GenlockEn': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'GenlockSrc': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'IRQDelayCount': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'IRQFrameCount': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'RdPntrNum': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Repeat_En': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM VDMA Status Register',\n",
       "    'fields': {'DlyCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'EOLEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'EOLLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'FrmCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'IRQDelayCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'IRQFrameCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'SOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'SOFLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 11,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMAIntErr': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMA_IRQ_MASK': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM Error Interrupt Mask Register',\n",
       "    'fields': {'IRQMaskEOLEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskEOLLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskSOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskSOFLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VSIZE': {'access': 'read-write',\n",
       "    'address_offset': 160,\n",
       "    'description': 'S2MM Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'S2MM Vertical Size'}},\n",
       "    'size': 32},\n",
       "   'VDMA_VERSION': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'AXI VDMA Version Register',\n",
       "    'fields': {'Major_Version': {'access': 'read-only',\n",
       "      'bit_offset': 28,\n",
       "      'bit_width': 4,\n",
       "      'description': 'AXI VDMA Version Register'},\n",
       "     'Minor_Version': {'access': 'read-only',\n",
       "      'bit_offset': 20,\n",
       "      'bit_width': 8,\n",
       "      'description': 'AXI VDMA Version Register'},\n",
       "     'Xilinx_Internal': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'AXI VDMA Version Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_vdma:6.3'},\n",
       " 'v_demosaic_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0205eb0>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'v_demosaic_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_CTRL',\n",
       "  'parameters': {'ALGORITHM': '0',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CTRL_BASEADDR': '0x43C00000',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'system_v_demosaic_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'ENABLE_ZIPPER_REMOVAL': 'true',\n",
       "   'MAX_COLS': '3840',\n",
       "   'MAX_DATA_WIDTH': '8',\n",
       "   'MAX_ROWS': '2160',\n",
       "   'SAMPLES_PER_CLOCK': '1',\n",
       "   'USE_URAM': '0'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:v_demosaic:1.0'}}"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ov5640_mnist.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configure VDMAs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0 = ov5640_mnist.axi_vdma_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'0x43000000'"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hex(ov5640_mnist.ip_dict[\"axi_vdma_0\"][\"phys_addr\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma0 = ov5640_mnist.axi_dma_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'0x40400000'"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hex(ov5640_mnist.ip_dict[\"axi_dma_0\"][\"phys_addr\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "mode = VideoMode(1280, 720, 24)\n",
    "vdma0.readchannel.mode = mode\n",
    "vdma0.writechannel.mode = mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0.readchannel.tie(vdma0.writechannel)\n",
    "vdma0.writechannel.start()\n",
    "vdma0.readchannel.start()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "output_buf = allocate(shape=(1,), dtype=np.uint32)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "time cost: 2.40009 s\n",
      "1\n",
      "time cost: 1.3982 s\n",
      "1\n",
      "time cost: 1.39821 s\n",
      "1\n",
      "time cost: 1.39821 s\n",
      "5\n",
      "time cost: 1.39822 s\n",
      "0\n",
      "time cost: 1.39802 s\n",
      "0\n",
      "time cost: 1.39824 s\n",
      "0\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-33-657bb7125b88>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      4\u001b[0m     \u001b[0mstart\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mtime\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtime\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m     \u001b[0mdma0\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrecvchannel\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransfer\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moutput_buf\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 6\u001b[0;31m     \u001b[0mdma0\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrecvchannel\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      7\u001b[0m     \u001b[0mend\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mtime\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtime\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      8\u001b[0m     \u001b[0;32mif\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mround\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mend\u001b[0m\u001b[0;34m-\u001b[0m\u001b[0mstart\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;36m5\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m>\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/usr/local/lib/python3.6/dist-packages/pynq/lib/dma.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    134\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrunning\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    135\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mRuntimeError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'DMA channel not started'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 136\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0midle\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    137\u001b[0m             \u001b[0;32mpass\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    138\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_flush_before\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/usr/local/lib/python3.6/dist-packages/pynq/lib/dma.py\u001b[0m in \u001b[0;36midle\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     77\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     78\u001b[0m         \"\"\"\n\u001b[0;32m---> 79\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_mmio\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_offset\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0;36m4\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m&\u001b[0m \u001b[0;36m0x02\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;36m0x02\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     80\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     81\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mstart\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/usr/local/lib/python3.6/dist-packages/pynq/mmio.py\u001b[0m in \u001b[0;36mread_mm\u001b[0;34m(self, offset, length)\u001b[0m\n\u001b[1;32m    108\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    109\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 110\u001b[0;31m     \u001b[0;32mdef\u001b[0m \u001b[0mread_mm\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0moffset\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mlength\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m4\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    111\u001b[0m         \"\"\"The method to read data from MMIO.\n\u001b[1;32m    112\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "import time\n",
    "\n",
    "while(1):\n",
    "    start = time.time()\n",
    "    dma0.recvchannel.transfer(output_buf)\n",
    "    dma0.recvchannel.wait()\n",
    "    end = time.time()\n",
    "    if(round(end-start,5) > 1):\n",
    "        print('time cost: ' + str(round(end-start,5)) + ' s')\n",
    "        print(str(output_buf[0]))\n",
    "        sleep(1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Close VDMAs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0.writechannel.stop()\n",
    "vdma0.readchannel.stop()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
