

================================================================
== Vitis HLS Report for 'Module8Func_Pipeline_module_8_epoch'
================================================================
* Date:           Tue May  9 20:42:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Module8Func (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- module_8_epoch  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_ld_1_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_ld_1_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_ld_0_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_ld_0_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %dram_t0_bank_0_fifo, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 11 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/usr/local/include/tapa/xilinx/hls/stream.h:34]   --->   Operation 12 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %fifo_ld_0_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 13 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln27 = br i1 %tmp, void %_ZNK4tapa7istreamIfE3eotERb.exit34, void %land.rhs.i.i28" [/usr/local/include/tapa/xilinx/hls/stream.h:27]   --->   Operation 14 'br' 'br_ln27' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%fifo_ld_0_peek_read = nbread i34 @_ssdm_op_NbRead.ap_fifo.volatile.i33P0A, i33 %fifo_ld_0_peek" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 15 'nbread' 'fifo_ld_0_peek_read' <Predicate = (tmp)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node phitmp1)   --->   "%p_vld = extractvalue i34 %fifo_ld_0_peek_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 16 'extractvalue' 'p_vld' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%p_s = extractvalue i34 %fifo_ld_0_peek_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 17 'extractvalue' 'p_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%elem_eot = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_s, i32 32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 18 'bitselect' 'elem_eot' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.12ns) (out node of the LUT)   --->   "%phitmp = xor i1 %elem_eot, i1 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 19 'xor' 'phitmp' <Predicate = (tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns) (out node of the LUT)   --->   "%phitmp1 = xor i1 %p_vld, i1 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 20 'xor' 'phitmp1' <Predicate = (tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_ZNK4tapa7istreamIfE3eotERb.exit34"   --->   Operation 21 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%phi_ln59 = phi i1 %phitmp, void %land.rhs.i.i28, i1 0, void %for.cond" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 22 'phi' 'phi_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln59_1 = phi i1 %phitmp1, void %land.rhs.i.i28, i1 1, void %for.cond" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 23 'phi' 'phi_ln59_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln59 = or i1 %phi_ln59, i1 %phi_ln59_1" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 24 'or' 'or_ln59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %or_ln59, void %_ZNK4tapa7istreamIfE3eotERb.exit.for.end_crit_edge.exitStub, void %land.rhs" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 25 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %fifo_ld_1_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_3' <Predicate = (or_ln59)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln27 = br i1 %tmp_3, void %_ZNK4tapa7istreamIfE3eotERb.exit, void %land.rhs.i.i" [/usr/local/include/tapa/xilinx/hls/stream.h:27]   --->   Operation 27 'br' 'br_ln27' <Predicate = (or_ln59)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "%fifo_ld_1_peek_read = nbread i34 @_ssdm_op_NbRead.ap_fifo.volatile.i33P0A, i33 %fifo_ld_1_peek" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 28 'nbread' 'fifo_ld_1_peek_read' <Predicate = (or_ln59 & tmp_3)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node phitmp2)   --->   "%p_vld1 = extractvalue i34 %fifo_ld_1_peek_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 29 'extractvalue' 'p_vld1' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%p_1 = extractvalue i34 %fifo_ld_1_peek_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 30 'extractvalue' 'p_1' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%elem_eot_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_1, i32 32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 31 'bitselect' 'elem_eot_1' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%phitmp2 = xor i1 %p_vld1, i1 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 32 'xor' 'phitmp2' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%phitmp3 = xor i1 %elem_eot_1, i1 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 33 'xor' 'phitmp3' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_ZNK4tapa7istreamIfE3eotERb.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (or_ln59 & tmp_3)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln59_1)   --->   "%phi_ln59_2 = phi i1 %phitmp3, void %land.rhs.i.i, i1 0, void %land.rhs" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 35 'phi' 'phi_ln59_2' <Predicate = (or_ln59)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_ln59_3 = phi i1 %phitmp2, void %land.rhs.i.i, i1 1, void %land.rhs" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 36 'phi' 'phi_ln59_3' <Predicate = (or_ln59)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln59_1 = or i1 %phi_ln59_3, i1 %phi_ln59_2" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 37 'or' 'or_ln59_1' <Predicate = (or_ln59)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %or_ln59_1, void %_ZNK4tapa7istreamIfE3eotERb.exit.for.end_crit_edge.exitStub, void %for.body" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 38 'br' 'br_ln59' <Predicate = (or_ln59)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln59_2 = or i1 %phi_ln59_1, i1 %phi_ln59_3" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 39 'or' 'or_ln59_2' <Predicate = (or_ln59 & or_ln59_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %or_ln59_2, void %if.then, void %if.end" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 40 'br' 'br_ln59' <Predicate = (or_ln59 & or_ln59_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%fifo_ld_0_s_read = nbread i34 @_ssdm_op_NbRead.ap_fifo.volatile.i33P0A, i33 %fifo_ld_0_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 41 'nbread' 'fifo_ld_0_s_read' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i34 %fifo_ld_0_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 42 'extractvalue' 'p_2' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%elem_val = trunc i33 %p_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 43 'trunc' 'elem_val' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.21ns)   --->   "%fifo_ld_1_s_read = nbread i34 @_ssdm_op_NbRead.ap_fifo.volatile.i33P0A, i33 %fifo_ld_1_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 44 'nbread' 'fifo_ld_1_s_read' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i34 %fifo_ld_1_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 45 'extractvalue' 'p_3' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%elem_val_1 = trunc i33 %p_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 46 'trunc' 'elem_val_1' <Predicate = (or_ln59 & or_ln59_1 & !or_ln59_2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59]   --->   Operation 47 'br' 'br_ln59' <Predicate = (or_ln59 & or_ln59_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (!or_ln59_1) | (!or_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 0, i32 %elem_val_1, i32 %elem_val" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'bitconcatenate' 'p_0' <Predicate = (!or_ln59_2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i65P0A, i65 %dram_t0_bank_0_fifo, i65 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!or_ln59_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end" [/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (!or_ln59_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 3.19ns
The critical path consists of the following:
	fifo read operation ('fifo_ld_0_peek_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) on port 'fifo_ld_0_peek' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [18]  (1.22 ns)
	'xor' operation ('phitmp1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [23]  (0.122 ns)
	multiplexor before 'phi' operation ('phi_ln59_1', /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59) with incoming values : ('phitmp1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [27]  (0.387 ns)
	'phi' operation ('phi_ln59_1', /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59) with incoming values : ('phitmp1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [27]  (0 ns)
	'or' operation ('or_ln59_2', /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module8Func.cpp:59) [47]  (0.122 ns)
	blocking operation 1.34 ns on control path)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'dram_t0_bank_0_fifo' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [57]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
