ISim log file
Running: D:\ISE\vending_asychronous_Sche\freq_divider_freq_divider_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/ISE/vending_asychronous_Sche/freq_divider_freq_divider_sch_tb_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
ERROR: at 0 ps: File "D:/ISE/vending_asychronous_Sche/test_freq_divider.v" Line 11.  It is illegal to connect a Verilog reg div5 to a VHDL Port div5 at instance UUT.

ERROR: Time resolution is 1 fs
# onerror resume
# wave add /
No active Database
# run 1000 ns
Unable to execute live simulation command.
