Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 17:40:21 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|        Instance       |                    Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level             |                                        (top) |        633 |        633 |       0 |    0 | 671 |      0 |      1 |          0 |
|   (top_level)         |                                        (top) |          0 |          0 |       0 |    0 |   3 |      0 |      0 |          0 |
|   blue_ser            |                              tmds_serializer |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   bytes_screen        |                                 bytes_screen |        187 |        187 |       0 |    0 |  99 |      0 |      0 |          0 |
|     (bytes_screen)    |                                 bytes_screen |        150 |        150 |       0 |    0 |  65 |      0 |      0 |          0 |
|     uart_tx           |                                uart_transmit |         37 |         37 |       0 |    0 |  34 |      0 |      0 |          0 |
|   coordinator_main    |                             midi_coordinator |         16 |         16 |       0 |    0 | 100 |      0 |      0 |          0 |
|   divider_main        |                               output_divider |         67 |         67 |       0 |    0 |  87 |      0 |      0 |          0 |
|     (divider_main)    |                               output_divider |          0 |          0 |       0 |    0 |  16 |      0 |      0 |          0 |
|     wave_divider      |                                      divider |         67 |         67 |       0 |    0 |  71 |      0 |      0 |          0 |
|   genblk1[0].osc_inst |                                   oscillator |         26 |         26 |       0 |    0 |  44 |      0 |      0 |          0 |
|   genblk1[1].osc_inst |                                 oscillator_0 |         26 |         26 |       0 |    0 |  44 |      0 |      0 |          0 |
|   genblk1[2].osc_inst |                                 oscillator_1 |         27 |         27 |       0 |    0 |  44 |      0 |      0 |          0 |
|   genblk1[3].osc_inst |                                 oscillator_2 |         26 |         26 |       0 |    0 |  44 |      0 |      0 |          0 |
|   green_ser           |                            tmds_serializer_3 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   i2s_clk_wiz         |                            i2s_clk_wiz_44100 |         12 |         12 |       0 |    0 |  12 |      0 |      0 |          0 |
|   i2s_tx_inst         |                                       i2s_tx |         27 |         27 |       0 |    0 |  42 |      0 |      0 |          0 |
|   memio               |                                  wave_loader |         41 |         41 |       0 |    0 |  14 |      0 |      0 |          0 |
|     (memio)           |                                  wave_loader |         41 |         41 |       0 |    0 |   0 |      0 |      0 |          0 |
|     bytes_screen_ram  | xilinx_true_dual_port_read_first_1_clock_ram |          0 |          0 |       0 |    0 |  14 |      0 |      0 |          0 |
|   mvg                 |                                video_sig_gen |         46 |         46 |       0 |    0 |  25 |      0 |      0 |          0 |
|   processor_main      |                               midi_processor |         72 |         72 |       0 |    0 |   2 |      0 |      1 |          0 |
|   reader_main         |                                  midi_reader |         45 |         45 |       0 |    0 |  60 |      0 |      0 |          0 |
|     (reader_main)     |                                  midi_reader |          2 |          2 |       0 |    0 |  23 |      0 |      0 |          0 |
|     uart_rec          |                                 uart_receive |         43 |         43 |       0 |    0 |  37 |      0 |      0 |          0 |
|   red_ser             |                            tmds_serializer_4 |          1 |          1 |       0 |    0 |   1 |      0 |      0 |          0 |
|   tmds_blue           |                                 tmds_encoder |          2 |          2 |       0 |    0 |   8 |      0 |      0 |          0 |
|   tmds_red            |                               tmds_encoder_5 |          4 |          4 |       0 |    0 |   7 |      0 |      0 |          0 |
|   ui_handle           |                                   ui_handler |         24 |         24 |       0 |    0 |  35 |      0 |      0 |          0 |
|   wizard_hdmi         |                            clk_wiz_0_clk_wiz |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
+-----------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


