// Seed: 1144720376
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3
    , id_4
);
  assign id_1[""] = 1;
  type_10 id_5 (
      .id_0(1),
      .id_1(1 - 1)
  );
  logic   id_6;
  type_12 id_7 = id_5;
  type_13(
      ~1'h0, id_0
  );
endmodule
