#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 20 04:27:49 2019
# Process ID: 14264
# Current directory: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18364 D:\Alex\Documents\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.xpr
# Log file: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/vivado.log
# Journal file: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018.3/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 762.918 ; gain = 191.211
open_bd_design {D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
Adding cell -- xilinx.com:module_ref:Descrambler:1.0 - Descrambler_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:brach_logic:1.0 - brach_logic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:module_ref:hazard_count:1.0 - hazard_count_0
Adding cell -- xilinx.com:module_ref:hazard_logic:1.0 - hazard_logic_0
Adding cell -- xilinx.com:module_ref:instruction_clear:1.0 - instruction_clear_0
Adding cell -- xilinx.com:module_ref:mux_output:1.0 - mux_output_0
Adding cell -- xilinx.com:module_ref:mux_reg_descr_alu:1.0 - mux_reg_descr_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_pc_alu:1.0 - mux_reg_pc_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_write:1.0 - mux_reg_write_0
Adding cell -- xilinx.com:module_ref:pc_logic:1.0 - pc_logic_0
Adding cell -- xilinx.com:module_ref:program_counter:1.0 - program_counter_1
Adding cell -- xilinx.com:module_ref:registers:1.0 - registers_0
Adding cell -- xilinx.com:module_ref:stage_DE:1.0 - stage_DE_0
Adding cell -- xilinx.com:module_ref:stage_EM:1.0 - stage_EM_0
Adding cell -- xilinx.com:module_ref:stage_FD:1.0 - stage_FD_0
Adding cell -- xilinx.com:module_ref:stage_MW:1.0 - stage_MW_0
Adding cell -- xilinx.com:module_ref:RV32I:1.0 - RV32I_0
Adding cell -- xilinx.com:module_ref:alu_signals:1.0 - alu_signals_0
Adding cell -- xilinx.com:module_ref:pc_shift_down:1.0 - pc_shift_down_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:module_ref:post_memory_logic:1.0 - post_memory_logic_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_1
Adding cell -- xilinx.com:module_ref:pre_memory_logic:1.0 - pre_memory_logic_0
Adding cell -- xilinx.com:module_ref:terminal_tld:1.0 - terminal_tld_0
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /hazard_count_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /program_counter_1/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_DE_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_EM_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_FD_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_MW_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_1/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /debounce_0/dbnc(undef) and /program_counter_1/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /blk_mem_gen_1/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /terminal_tld_0/clk_en(undef)
Successfully read diagram <RV32I_pipelined> from BD file <D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 1626.180 ; gain = 40.934
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIshort.coe' provided. It will be converted relative to IP Instance files '../../../../../Dumps_and_Assembly/Dumps/BenchmarkNewUIshort.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {D:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIshort.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIshort.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Dumps_and_Assembly/Dumps/BenchmarkNewUIshort.coe'
endgroup
save_bd_design
Wrote  : <D:\Alex\Documents\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
reset_run synth_1
reset_run RV32I_pipelined_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <D:\Alex\Documents\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
[Sat Apr 20 04:32:35 2019] Launched RV32I_pipelined_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
RV32I_pipelined_blk_mem_gen_0_0_synth_1: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_blk_mem_gen_0_0_synth_1/runme.log
synth_1: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/synth_1/runme.log
[Sat Apr 20 04:32:35 2019] Launched impl_1...
Run output will be captured here: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:48 . Memory (MB): peak = 1627.684 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279A6A5E2A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2144.602 ; gain = 516.918
set_property PROGRAM.FILE {D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1/RV32I_pipelined_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1/RV32I_pipelined_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIlong.coe' provided. It will be converted relative to IP Instance files '../../../../../Dumps_and_Assembly/Dumps/BenchmarkNewUIlong.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {D:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIlong.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Alex/Documents/RISC-V-Processor/Dumps_and_Assembly/Dumps/BenchmarkNewUIlong.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Dumps_and_Assembly/Dumps/BenchmarkNewUIlong.coe'
endgroup
save_bd_design
Wrote  : <D:\Alex\Documents\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/synth_1

reset_run RV32I_pipelined_blk_mem_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_blk_mem_gen_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <D:\Alex\Documents\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
[Sat Apr 20 05:03:12 2019] Launched RV32I_pipelined_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
RV32I_pipelined_blk_mem_gen_0_0_synth_1: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_blk_mem_gen_0_0_synth_1/runme.log
synth_1: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/synth_1/runme.log
[Sat Apr 20 05:03:12 2019] Launched impl_1...
Run output will be captured here: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:02:53 . Memory (MB): peak = 2295.203 ; gain = 39.656
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1/RV32I_pipelined_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279A6A5E2A
