LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY Lab03 IS PORT (        
	i : IN std_logic;   
	s0 : IN std_logic;
	y1,y0 : OUT std_logic
);
END ENTITY;

ARCHITECTURE q1 OF Lab03 IS
BEGIN

y0 <= i AND (NOT s0);
y1 <= i AND s0;

END ARCHITECTURE;