<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyLATCHS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_Latch.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CSR_Latch_CSR_Latch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSR_Latch_CSR_Latch_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_FlipFlop.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_Latch.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_Latch_D_Latch_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MS_FlipFlop.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MS_FlipFlop_MS_FlipFlop_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FlipFlop_MS_FlipFlop_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_Latch.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SR_Latch_SR_Latch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_Latch_SR_Latch_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_Latch_drc.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574247603" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1574247603">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1574252705" xil_pn:in_ck="-6103944300238243096" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1574252705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_Latch_sim.v"/>
      <outfile xil_pn:name="D_FlipFlop_sim.v"/>
      <outfile xil_pn:name="D_Latch_sim.v"/>
      <outfile xil_pn:name="MS_FlipFlop_sim.v"/>
      <outfile xil_pn:name="SR_Latch_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1574252798" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7690833241088253569" xil_pn:start_ts="1574252798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574252800" xil_pn:in_ck="8443601308428888744" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6916919459052918707" xil_pn:start_ts="1574252798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_Latch.vf"/>
      <outfile xil_pn:name="D_FlipFlop.vf"/>
      <outfile xil_pn:name="D_Latch.vf"/>
      <outfile xil_pn:name="MS_FlipFlop.vf"/>
      <outfile xil_pn:name="SR_Latch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1574251044" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8768086940094148945" xil_pn:start_ts="1574251044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574252800" xil_pn:in_ck="421094762851223142" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1574252800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_Latch.vf"/>
      <outfile xil_pn:name="CSR_Latch_sim.v"/>
      <outfile xil_pn:name="D_FlipFlop.vf"/>
      <outfile xil_pn:name="D_FlipFlop_sim.v"/>
      <outfile xil_pn:name="D_Latch.vf"/>
      <outfile xil_pn:name="D_Latch_sim.v"/>
      <outfile xil_pn:name="MS_FlipFlop.vf"/>
      <outfile xil_pn:name="MS_FlipFlop_sim.v"/>
      <outfile xil_pn:name="SR_Latch.vf"/>
      <outfile xil_pn:name="SR_Latch_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1574252803" xil_pn:in_ck="421094762851223142" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2392429356331631871" xil_pn:start_ts="1574252800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_beh.prj"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1574252804" xil_pn:in_ck="-297017488177292232" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4089823117708055742" xil_pn:start_ts="1574252803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
