// Seed: 1833379693
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  always #1 id_2 <= 1;
  assign id_3 = 1;
  assign id_3 = id_2;
  reg id_4;
  always @('b0) begin
    #1 id_4 <= id_4 < id_3;
  end
  assign id_3 = id_3;
  logic id_5;
  assign id_3 = id_2;
  always @(posedge id_1) begin
    id_3 <= !id_3;
  end
endmodule
