User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


numLevelsMemCell 4

cap input 16384 
cap after log 8192 
cap after rounding 8192


cap input beginning: 8192 bytes
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

[HW3] memristor flash model

[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 8KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 4
inputParameter->isMLC == [true, false]: true
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/RRAM.cell
cell->memCellType == [memristor (5)]: 5

continuing


=============
CONFIGURATION
=============
Bank Organization: 1 x 2
 - Row Activation   : 1 / 1
 - Column Activation: 2 / 2
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 2
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 568.737um x 133.848um = 76124.316um^2
 |--- Mat Area      = 568.737um x 66.924um = 38062.158um^2   (0.167%)
 |--- Subarray Area = 281.667um x 33.462um = 9425.136um^2   (0.168%)
 - Area Efficiency = 0.167%
Timing:
 -  Read Latency = 4.744ns
 |--- H-Tree Latency = 6.138ps
 |--- Mat Latency    = 4.737ns
    |--- Predecoder Latency = 190.134ps
    |--- Subarray Latency   = 4.547ns
       |--- Row Decoder Latency = 148.332ps
       |--- Bitline Latency     = 0.559ps
       |--- Senseamp Latency    = 4.370ns
       |--- Mux Latency         = 28.174ps
       |--- Precharge Latency   = 180.607ps
 - Write Latency = 20.439ns
 |--- H-Tree Latency = 3.069ps
 |--- Mat Latency    = 20.436ns
    |--- Predecoder Latency = 190.134ps
    |--- Subarray Latency   = 20.246ns
       |--- Row Decoder Latency = 148.332ps
       |--- Charge Latency      = 55.508ps
 - Read Bandwidth  = 13.975GB/s
 - Write Bandwidth = 3.161GB/s
Power:
 -  Read Dynamic Energy = 85.999pJ
 |--- H-Tree Dynamic Energy = 6.546pJ
 |--- Mat Dynamic Energy    = 39.727pJ per mat
    |--- Predecoder Dynamic Energy = 0.135pJ
    |--- Subarray Dynamic Energy   = 9.898pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.017pJ
       |--- Mux Decoder Dynamic Energy = 0.083pJ
       |--- Bitline & Cell Read Energy = 0.090pJ
       |--- Senseamp Dynamic Energy    = 9.639pJ
       |--- Mux Dynamic Energy         = 0.020pJ
       |--- Precharge Dynamic Energy   = 0.049pJ
 - Write Dynamic Energy = 330.235pJ
 |--- H-Tree Dynamic Energy = 6.546pJ
 |--- Mat Dynamic Energy    = 161.844pJ per mat
    |--- Predecoder Dynamic Energy = 0.135pJ
    |--- Subarray Dynamic Energy   = 40.427pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.017pJ
       |--- Mux Decoder Dynamic Energy = 0.083pJ
       |--- Mux Dynamic Energy         = 0.020pJ
 - Leakage Power = 77.096uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 38.548uW per mat

Finished!
