{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 17:23:13 2006 " "Info: Processing started: Sat Nov 25 17:23:13 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "osc_8k " "Info: No valid register-to-register data paths exist for clock \"osc_8k\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "osc_in register osc_count\[7\] register osc_count\[8\] 94.357 ns " "Info: Slack time is 94.357 ns for clock \"osc_in\" between source register \"osc_count\[7\]\" and destination register \"osc_count\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "177.21 MHz 5.643 ns " "Info: Fmax is 177.21 MHz (period= 5.643 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.738 ns + Largest register register " "Info: + Largest register to register requirement is 99.738 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 3.791 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_in\" to destination register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 18 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 18; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.666 ns) 3.791 ns osc_count\[8\] 2 REG LCFF_X19_Y8_N29 3 " "Info: 2: + IC(2.120 ns) + CELL(0.666 ns) = 3.791 ns; Loc. = LCFF_X19_Y8_N29; Fanout = 3; REG Node = 'osc_count\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.786 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 44.08 % ) " "Info: Total cell delay = 1.671 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 55.92 % ) " "Info: Total interconnect delay = 2.120 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 3.789 ns - Longest register " "Info: - Longest clock path from clock \"osc_in\" to source register is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 18 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 18; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.666 ns) 3.789 ns osc_count\[7\] 2 REG LCFF_X19_Y7_N15 3 " "Info: 2: + IC(2.118 ns) + CELL(0.666 ns) = 3.789 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 3; REG Node = 'osc_count\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { osc_in osc_count[7] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 44.10 % ) " "Info: Total cell delay = 1.671 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.118 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[7] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[7] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[7] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.381 ns - Longest register register " "Info: - Longest register to register delay is 5.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_count\[7\] 1 REG LCFF_X19_Y7_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 3; REG Node = 'osc_count\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_count[7] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.614 ns) 2.590 ns Equal1~148 2 COMB LCCOMB_X19_Y8_N20 1 " "Info: 2: + IC(1.976 ns) + CELL(0.614 ns) = 2.590 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 1; COMB Node = 'Equal1~148'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.590 ns" { osc_count[7] Equal1~148 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.589 ns) 4.198 ns Equal1~150 3 COMB LCCOMB_X19_Y8_N0 3 " "Info: 3: + IC(1.019 ns) + CELL(0.589 ns) = 4.198 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 3; COMB Node = 'Equal1~150'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.608 ns" { Equal1~148 Equal1~150 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.370 ns) 5.273 ns osc_count~183 4 COMB LCCOMB_X19_Y8_N28 1 " "Info: 4: + IC(0.705 ns) + CELL(0.370 ns) = 5.273 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'osc_count~183'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.075 ns" { Equal1~150 osc_count~183 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.381 ns osc_count\[8\] 5 REG LCFF_X19_Y8_N29 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.381 ns; Loc. = LCFF_X19_Y8_N29; Fanout = 3; REG Node = 'osc_count\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { osc_count~183 osc_count[8] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 31.24 % ) " "Info: Total cell delay = 1.681 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 68.76 % ) " "Info: Total interconnect delay = 3.700 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.381 ns" { osc_count[7] Equal1~148 Equal1~150 osc_count~183 osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.381 ns" { osc_count[7] Equal1~148 Equal1~150 osc_count~183 osc_count[8] } { 0.000ns 1.976ns 1.019ns 0.705ns 0.000ns } { 0.000ns 0.614ns 0.589ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[7] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.381 ns" { osc_count[7] Equal1~148 Equal1~150 osc_count~183 osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.381 ns" { osc_count[7] Equal1~148 Equal1~150 osc_count~183 osc_count[8] } { 0.000ns 1.976ns 1.019ns 0.705ns 0.000ns } { 0.000ns 0.614ns 0.589ns 0.370ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ref_8k " "Info: No valid register-to-register data paths exist for clock \"ref_8k\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_in register ref_count\[12\] register ref_count\[4\] 75.608 ns " "Info: Slack time is 75.608 ns for clock \"ref_in\" between source register \"ref_count\[12\]\" and destination register \"ref_count\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "173.25 MHz 5.772 ns " "Info: Fmax is 173.25 MHz (period= 5.772 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "80.706 ns + Largest register register " "Info: + Largest register to register requirement is 80.706 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.380 ns + " "Info: + Setup relationship between source and destination is 81.380 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.380 ns " "Info: + Latch edge is 81.380 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.410 ns + Largest " "Info: + Largest clock skew is -0.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 7.666 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 7.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.005 ns) + CELL(0.666 ns) 7.666 ns ref_count\[4\] 2 REG LCFF_X20_Y10_N17 3 " "Info: 2: + IC(6.005 ns) + CELL(0.666 ns) = 7.666 ns; Loc. = LCFF_X20_Y10_N17; Fanout = 3; REG Node = 'ref_count\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.671 ns" { ref_in ref_count[4] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 21.67 % ) " "Info: Total cell delay = 1.661 ns ( 21.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.005 ns ( 78.33 % ) " "Info: Total interconnect delay = 6.005 ns ( 78.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.666 ns" { ref_in ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.666 ns" { ref_in ref_in~combout ref_count[4] } { 0.000ns 0.000ns 6.005ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 8.076 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 8.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.415 ns) + CELL(0.666 ns) 8.076 ns ref_count\[12\] 2 REG LCFF_X19_Y9_N25 3 " "Info: 2: + IC(6.415 ns) + CELL(0.666 ns) = 8.076 ns; Loc. = LCFF_X19_Y9_N25; Fanout = 3; REG Node = 'ref_count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.081 ns" { ref_in ref_count[12] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.57 % ) " "Info: Total cell delay = 1.661 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.415 ns ( 79.43 % ) " "Info: Total interconnect delay = 6.415 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[12] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.666 ns" { ref_in ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.666 ns" { ref_in ref_in~combout ref_count[4] } { 0.000ns 0.000ns 6.005ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[12] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.666 ns" { ref_in ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.666 ns" { ref_in ref_in~combout ref_count[4] } { 0.000ns 0.000ns 6.005ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[12] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.098 ns - Longest register register " "Info: - Longest register to register delay is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[12\] 1 REG LCFF_X19_Y9_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N25; Fanout = 3; REG Node = 'ref_count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_count[12] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.534 ns) 1.647 ns Equal0~146 2 COMB LCCOMB_X18_Y9_N16 1 " "Info: 2: + IC(1.113 ns) + CELL(0.534 ns) = 1.647 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 1; COMB Node = 'Equal0~146'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.647 ns" { ref_count[12] Equal0~146 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.614 ns) 3.365 ns Equal0~150 3 COMB LCCOMB_X19_Y8_N12 6 " "Info: 3: + IC(1.104 ns) + CELL(0.614 ns) = 3.365 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 6; COMB Node = 'Equal0~150'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.718 ns" { Equal0~146 Equal0~150 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.499 ns) 4.990 ns ref_count~335 4 COMB LCCOMB_X20_Y10_N16 1 " "Info: 4: + IC(1.126 ns) + CELL(0.499 ns) = 4.990 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 1; COMB Node = 'ref_count~335'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.625 ns" { Equal0~150 ref_count~335 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.098 ns ref_count\[4\] 5 REG LCFF_X20_Y10_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.098 ns; Loc. = LCFF_X20_Y10_N17; Fanout = 3; REG Node = 'ref_count\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ref_count~335 ref_count[4] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.755 ns ( 34.43 % ) " "Info: Total cell delay = 1.755 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.343 ns ( 65.57 % ) " "Info: Total interconnect delay = 3.343 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.098 ns" { ref_count[12] Equal0~146 Equal0~150 ref_count~335 ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.098 ns" { ref_count[12] Equal0~146 Equal0~150 ref_count~335 ref_count[4] } { 0.000ns 1.113ns 1.104ns 1.126ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.499ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.666 ns" { ref_in ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.666 ns" { ref_in ref_in~combout ref_count[4] } { 0.000ns 0.000ns 6.005ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[12] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.098 ns" { ref_count[12] Equal0~146 Equal0~150 ref_count~335 ref_count[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.098 ns" { ref_count[12] Equal0~146 Equal0~150 ref_count~335 ref_count[4] } { 0.000ns 1.113ns 1.104ns 1.126ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.499ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "osc_in register osc_count\[15\] register osc_count\[15\] 753 ps " "Info: Minimum slack time is 753 ps for clock \"osc_in\" between source register \"osc_count\[15\]\" and destination register \"osc_count\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_count\[15\] 1 REG LCFF_X19_Y7_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 2; REG Node = 'osc_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns Add1~222 2 COMB LCCOMB_X19_Y7_N30 1 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 1; COMB Node = 'Add1~222'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.647 ns" { osc_count[15] Add1~222 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.755 ns osc_count\[15\] 3 REG LCFF_X19_Y7_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.755 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 2; REG Node = 'osc_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Add1~222 osc_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.59 % ) " "Info: Total cell delay = 0.314 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.755 ns" { osc_count[15] Add1~222 osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.755 ns" { osc_count[15] Add1~222 osc_count[15] } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 3.789 ns + Longest register " "Info: + Longest clock path from clock \"osc_in\" to destination register is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 18 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 18; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.666 ns) 3.789 ns osc_count\[15\] 2 REG LCFF_X19_Y7_N31 2 " "Info: 2: + IC(2.118 ns) + CELL(0.666 ns) = 3.789 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 2; REG Node = 'osc_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 44.10 % ) " "Info: Total cell delay = 1.671 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.118 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 3.789 ns - Shortest register " "Info: - Shortest clock path from clock \"osc_in\" to source register is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 18 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 18; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.666 ns) 3.789 ns osc_count\[15\] 2 REG LCFF_X19_Y7_N31 2 " "Info: 2: + IC(2.118 ns) + CELL(0.666 ns) = 3.789 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 2; REG Node = 'osc_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 44.10 % ) " "Info: Total cell delay = 1.671 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.118 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.755 ns" { osc_count[15] Add1~222 osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.755 ns" { osc_count[15] Add1~222 osc_count[15] } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.789 ns" { osc_in osc_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.789 ns" { osc_in osc_in~combout osc_count[15] } { 0.000ns 0.000ns 2.118ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ref_in register ref_count\[15\] register ref_count\[15\] 753 ps " "Info: Minimum slack time is 753 ps for clock \"ref_in\" between source register \"ref_count\[15\]\" and destination register \"ref_count\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[15\] 1 REG LCFF_X19_Y9_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'ref_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns Add0~222 2 COMB LCCOMB_X19_Y9_N30 1 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X19_Y9_N30; Fanout = 1; COMB Node = 'Add0~222'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.647 ns" { ref_count[15] Add0~222 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.755 ns ref_count\[15\] 3 REG LCFF_X19_Y9_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.755 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'ref_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Add0~222 ref_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.59 % ) " "Info: Total cell delay = 0.314 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.755 ns" { ref_count[15] Add0~222 ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.755 ns" { ref_count[15] Add0~222 ref_count[15] } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 8.076 ns + Longest register " "Info: + Longest clock path from clock \"ref_in\" to destination register is 8.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.415 ns) + CELL(0.666 ns) 8.076 ns ref_count\[15\] 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(6.415 ns) + CELL(0.666 ns) = 8.076 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'ref_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.081 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.57 % ) " "Info: Total cell delay = 1.661 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.415 ns ( 79.43 % ) " "Info: Total interconnect delay = 6.415 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 8.076 ns - Shortest register " "Info: - Shortest clock path from clock \"ref_in\" to source register is 8.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.415 ns) + CELL(0.666 ns) 8.076 ns ref_count\[15\] 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(6.415 ns) + CELL(0.666 ns) = 8.076 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'ref_count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.081 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.57 % ) " "Info: Total cell delay = 1.661 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.415 ns ( 79.43 % ) " "Info: Total interconnect delay = 6.415 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.755 ns" { ref_count[15] Add0~222 ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.755 ns" { ref_count[15] Add0~222 ref_count[15] } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.076 ns" { ref_in ref_count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.076 ns" { ref_in ref_in~combout ref_count[15] } { 0.000ns 0.000ns 6.415ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_in clock ref_8k pin LED\[2\] 5.734 ns " "Info: Slack time is 5.734 ns for clock \"ref_in\" between source clock \"ref_8k\" and destination pin \"LED\[2\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "20.000 ns + clock " "Info: + tco requirement for source clock and destination pin is 20.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0} { "Info" "ITDB_SLACK_TCO_RESULT" "14.266 ns - " "Info: - tco from clock to output pin is 14.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 8.109 ns + Longest clock " "Info: + Longest clock path from clock \"ref_in\" to source clock is 8.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.448 ns) + CELL(0.666 ns) 8.109 ns ref_8k 2 CLK LCFF_X19_Y8_N17 3 " "Info: 2: + IC(6.448 ns) + CELL(0.666 ns) = 8.109 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.114 ns" { ref_in ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.48 % ) " "Info: Total cell delay = 1.661 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.448 ns ( 79.52 % ) " "Info: Total interconnect delay = 6.448 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.109 ns" { ref_in ref_8k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.109 ns" { ref_in ref_in~combout ref_8k } { 0.000ns 0.000ns 6.448ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.853 ns + Longest clock pin " "Info: + Longest clock to pin delay is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LCFF_X19_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(3.286 ns) 5.853 ns LED\[2\] 2 PIN PIN_69 0 " "Info: 2: + IC(2.567 ns) + CELL(3.286 ns) = 5.853 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.853 ns" { ref_8k LED[2] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 56.14 % ) " "Info: Total cell delay = 3.286 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.567 ns ( 43.86 % ) " "Info: Total interconnect delay = 2.567 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.853 ns" { ref_8k LED[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.853 ns" { ref_8k LED[2] } { 0.000ns 2.567ns } { 0.000ns 3.286ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.109 ns" { ref_in ref_8k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.109 ns" { ref_in ref_in~combout ref_8k } { 0.000ns 0.000ns 6.448ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.853 ns" { ref_8k LED[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.853 ns" { ref_8k LED[2] } { 0.000ns 2.567ns } { 0.000ns 3.286ns } } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.109 ns" { ref_in ref_8k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.109 ns" { ref_in ref_in~combout ref_8k } { 0.000ns 0.000ns 6.448ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.853 ns" { ref_8k LED[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.853 ns" { ref_8k LED[2] } { 0.000ns 2.567ns } { 0.000ns 3.286ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ref_in pin LED\[0\] 8.677 ns " "Info: Slack time is 8.677 ns between source register \"ref_in\" and destination pin \"LED\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 20.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.323 ns - Longest register pin " "Info: - Longest register to pin delay is 11.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 20 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 20; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.032 ns) + CELL(3.296 ns) 11.323 ns LED\[0\] 2 PIN PIN_67 0 " "Info: 2: + IC(7.032 ns) + CELL(3.296 ns) = 11.323 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.328 ns" { ref_in LED[0] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.291 ns ( 37.90 % ) " "Info: Total cell delay = 4.291 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.032 ns ( 62.10 % ) " "Info: Total interconnect delay = 7.032 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.323 ns" { ref_in LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.323 ns" { ref_in ref_in~combout LED[0] } { 0.000ns 0.000ns 7.032ns } { 0.000ns 0.995ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.323 ns" { ref_in LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.323 ns" { ref_in ref_in~combout LED[0] } { 0.000ns 0.000ns 7.032ns } { 0.000ns 0.995ns 3.296ns } } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 17:23:13 2006 " "Info: Processing ended: Sat Nov 25 17:23:13 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
