From 231407d8a68912e10638405a681b19adfd15c19b Mon Sep 17 00:00:00 2001
From: arathinx <ayyappanx.rathinam@intel.com>
Date: Thu, 21 Mar 2019 11:45:30 +0800
Subject: [PATCH] DRVLIB_SW-2039: Remove unnecessary CLK_IGNORE_UNUSED flag
 from CGU driver

---
 drivers/clk/intel/clk-prx300.c | 18 +++++++++---------
 1 file changed, 9 insertions(+), 9 deletions(-)

diff --git a/drivers/clk/intel/clk-prx300.c b/drivers/clk/intel/clk-prx300.c
index b88ad8133a45..886ff0caf277 100644
--- a/drivers/clk/intel/clk-prx300.c
+++ b/drivers/clk/intel/clk-prx300.c
@@ -117,8 +117,8 @@ static const struct intel_clk_branch prx300_branch_clks[] __initconst = {
 	/* Divider clocks */
 	INTEL_DIV(PRX300_CLK_CPU, "cpu", "pll0a", CLK_IGNORE_UNUSED,
 		  PLL_DIV(PLL0A_CFG0), 0, PLL_DIV_WIDTH, 24, 1, 0, 0, pll_div),
-	INTEL_DIV(PRX300_CLK_QSPI, "qspi", "pll0a", CLK_IGNORE_UNUSED,
-		  PLL_DIV(PLL0A_CFG0), 12, PLL_DIV_WIDTH, 27, 1, 0, 0, pll_div),
+	INTEL_DIV(PRX300_CLK_QSPI, "qspi", "pll0a", 0, PLL_DIV(PLL0A_CFG0),
+		  12, PLL_DIV_WIDTH, 27, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_SW, "sw", "pll0b", CLK_IGNORE_UNUSED,
 		  PLL_DIV(PLL0B_CFG0), 0, PLL_DIV_WIDTH, 24, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_SSX4, "ssx4", "pll0b", CLK_IGNORE_UNUSED,
@@ -232,25 +232,25 @@ static const struct intel_clk_branch prx300_branch_clks[] __initconst = {
 };
 
 static const struct intel_clk_ddiv_data prx300_ddiv_clks[] __initconst = {
-	INTEL_DDIV(PRX300_CLK_GPHY, "gphy", "ljpll3", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_GPHY, "gphy", "ljpll3", 0,
 		   PLL_DIV(LJPLL3_CFG0), 0, PLL_DDIV_WIDTH,
 		   3, PLL_DDIV_WIDTH, 24, 1, 29, 0),
-	INTEL_DDIV(PRX300_CLK_CBPHY, "cbphy", "ljpll3", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_CBPHY, "cbphy", "ljpll3", 0,
 		   PLL_DIV(LJPLL3_CFG0), 6, PLL_DDIV_WIDTH,
 		   9, PLL_DDIV_WIDTH, 25, 1, 28, 0),
-	INTEL_DDIV(PRX300_CLK_POOL, "dd_pool", "ljpll3", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_POOL, "dd_pool", "ljpll3", 0,
 		   PLL_DIV(LJPLL3_CFG0), 12, PLL_DDIV_WIDTH,
 		   15, PLL_DDIV_WIDTH, 26, 1, 28, 0),
-	INTEL_DDIV(PRX300_CLK_PTP, "dd_ptp", "ljpll3", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_PTP, "dd_ptp", "ljpll3", 0,
 		   PLL_DIV(LJPLL3_CFG0), 18, PLL_DDIV_WIDTH,
 		   21, PLL_DDIV_WIDTH, 27, 1, 28, 0),
-	INTEL_DDIV(PRX300_CLK_PCIE, "pcie", "ljpll4", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_PCIE, "pcie", "ljpll4", 0,
 		   PLL_DIV(LJPLL4_CFG0), 0, PLL_DDIV_WIDTH,
 		   3, PLL_DDIV_WIDTH, 24, 1, 29, 0),
-	INTEL_DDIV(PRX300_CLK_PONPHY, "pon_phy", "ljpll5", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_PONPHY, "pon_phy", "ljpll5", 0,
 		   PLL_DIV(LJPLL5_CFG0), 0, PLL_DDIV_WIDTH,
 		   3, PLL_DDIV_WIDTH, 24, 1, 29, 0),
-	INTEL_DDIV(PRX300_CLK_PONIP, "pon_ip", "ljpll5", CLK_IGNORE_UNUSED,
+	INTEL_DDIV(PRX300_CLK_PONIP, "pon_ip", "ljpll5", 0,
 		   PLL_DIV(LJPLL5_CFG0), 6, PLL_DDIV_WIDTH,
 		   9, PLL_DDIV_WIDTH, 25, 1, 28, 0),
 };
